
*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top system_top -part xc7z020clg484-1 -directive PerformanceOptimized -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 981880
WARNING: [Synth 8-6901] identifier 'wren_internal_reg' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/0386/src/dac_intf.v:101]
WARNING: [Synth 8-2306] macro COUNT_TOP_20M redefined [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/7561/src/rx_iq_intf.v:8]
WARNING: [Synth 8-6901] identifier 'bits_enc_fifo_iready' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:124]
WARNING: [Synth 8-6901] identifier 'bits_enc_fifo_iready' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:139]
WARNING: [Synth 8-6901] identifier 'bits_enc_fifo_iready' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:195]
WARNING: [Synth 8-6901] identifier 'bits_enc_fifo_iready' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:227]
WARNING: [Synth 8-6901] identifier 'enc_pos' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:393]
WARNING: [Synth 8-6901] identifier 'punc_info' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:393]
WARNING: [Synth 8-6901] identifier 'pkt_fifo_space' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:508]
WARNING: [Synth 8-6901] identifier 'CP_fifo_space' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:508]
WARNING: [Synth 8-6901] identifier 'pkt_fifo_space' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:613]
WARNING: [Synth 8-6901] identifier 'CP_fifo_space' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:613]
WARNING: [Synth 8-6901] identifier 'fifo_turn' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:688]
WARNING: [Synth 8-6901] identifier 'fifo_turn' is used before its declaration [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:705]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2478.980 ; gain = 0.000 ; free physical = 2473 ; free virtual = 19184
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:1147]
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system_top.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system_wrapper.v:14]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5940]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (3#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_2_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_GND_2_0/synth/system_GND_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_2_0' (5#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_GND_2_0/synth/system_GND_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_lvds_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (6#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53766]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (7#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53766]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53631]
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (8#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53631]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (9#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:69805]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (11#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (12#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (13#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (15#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (16#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (16#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (17#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out__parameterized0' (17#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_lvds_if' (18#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (19#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (20#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (21#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (22#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (23#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MULT_MACRO' [/tools/Xilinx/Vivado/2021.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:26460]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (24#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:26460]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MULT_MACRO' (25#1) [/tools/Xilinx/Vivado/2021.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (26#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:138]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (26#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:127]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (27#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (28#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (29#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (30#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:43]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:138]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:127]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (31#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (32#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (32#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (33#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (34#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_adc_common.v:38]
WARNING: [Synth 8-7071] port 'adc_ext_sync_arm' of module 'up_adc_common' is unconnected for instance 'i_up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
WARNING: [Synth 8-7071] port 'adc_ext_sync_disarm' of module 'up_adc_common' is unconnected for instance 'i_up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
WARNING: [Synth 8-7071] port 'adc_ext_sync_manual_req' of module 'up_adc_common' is unconnected for instance 'i_up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
WARNING: [Synth 8-7071] port 'adc_custom_control' of module 'up_adc_common' is unconnected for instance 'i_up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
WARNING: [Synth 8-7071] port 'adc_symb_op' of module 'up_adc_common' is unconnected for instance 'i_up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
WARNING: [Synth 8-7071] port 'adc_symb_8_16b' of module 'up_adc_common' is unconnected for instance 'i_up_adc_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
WARNING: [Synth 8-7023] instance 'i_up_adc_common' of module 'up_adc_common' has 50 connections declared, but only 44 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:349]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (35#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (36#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_rx.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (37#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (37#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:426]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (38#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:426]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:426]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:426]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:352]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (39#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (40#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_dac_common.v:38]
WARNING: [Synth 8-7071] port 'dac_symb_op' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
WARNING: [Synth 8-7071] port 'dac_symb_8_16b' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
WARNING: [Synth 8-7071] port 'dac_ext_sync_arm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
WARNING: [Synth 8-7071] port 'dac_ext_sync_disarm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
WARNING: [Synth 8-7071] port 'dac_ext_sync_manual_req' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
WARNING: [Synth 8-7071] port 'up_dac_r1_mode' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 48 connections declared, but only 42 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:372]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (40#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (41#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (42#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (43#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/084d/axi_ad9361.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (44#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
WARNING: [Synth 8-7071] port 'dac_sync_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6506]
WARNING: [Synth 8-7071] port 'gps_pps_irq' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6506]
WARNING: [Synth 8-7071] port 'up_dac_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6506]
WARNING: [Synth 8-7071] port 'up_adc_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6506]
WARNING: [Synth 8-7023] instance 'axi_ad9361' of module 'system_axi_ad9361_0' has 79 connections declared, but only 75 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6506]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_fifo_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_rfifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/c5cc/util_rfifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (45#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_rfifo' (46#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/c5cc/util_rfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_fifo_0' (47#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:57]
WARNING: [Synth 8-7071] port 'din_valid_1' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7071] port 'din_valid_2' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7071] port 'din_valid_3' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7071] port 'dout_valid_out_0' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7071] port 'dout_valid_out_1' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7071] port 'dout_valid_out_2' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7071] port 'dout_valid_out_3' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_fifo' of module 'system_axi_ad9361_dac_fifo_0' has 38 connections declared, but only 31 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6582]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7230]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:542]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (48#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:542]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (49#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:1093]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4712]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_axi_protocol_converter' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_incr_cmd' (50#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wrap_cmd' (51#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_cmd_translator' (52#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm' (53#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_aw_channel' (54#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo' (55#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0' (55#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_b_channel' (56#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm' (57#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_ar_channel' (58#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1' (58#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2' (58#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_24_b2s_r_channel' (59#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (60#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (61#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice' (62#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized0' (62#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized1' (62#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized2' (62#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'SI_REG' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized3' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized4' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized5' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axic_register_slice__parameterized6' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_24_axi_register_slice__parameterized0' (63#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'MI_REG' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/6e0d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'system_xbar_3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7752]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'system_xbar_3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7756]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_fmc_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DISABLE_SETUP_VIOLATION_CHECK bound to: 0 - type: integer 
	Parameter C_STATIC_TIMING_REG_WIDTH bound to: 0 - type: integer 
	Parameter C_TIMING_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:6832' bound to instance 'U0' of component 'axi_iic' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (79#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (80#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (81#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (82#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (83#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (84#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (85#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (86#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (87#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (88#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-256] done synthesizing module 'filter' (89#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_0_upcnt_n' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_0_upcnt_n' (90#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (91#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_0_upcnt_n__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_0_upcnt_n__parameterized0' (91#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (92#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_0_SRL_FIFO' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_0_SRL_FIFO' (98#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (99#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_0_SRL_FIFO__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_0_SRL_FIFO__parameterized0' (99#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (100#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (101#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/68d2/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_fmc_0' (102#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_fmc_0' is unconnected for instance 'axi_iic_fmc' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6697]
WARNING: [Synth 8-7023] instance 'axi_iic_fmc' of module 'system_axi_iic_fmc_0' has 27 connections declared, but only 26 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6697]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 25.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:437]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (107#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (108#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (108#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (108#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (108#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (108#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (108#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (109#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (110#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (111#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (112#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:28767]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:18678]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (113#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (114#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (115#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (116#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:22925]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:21334]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (117#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:21334]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (118#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:22925]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25105]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:24193]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (119#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:24193]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:23882]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (120#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:23882]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (121#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25105]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27329]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25456]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (122#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25456]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (123#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27329]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27933]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (124#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27933]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (125#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (126#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (126#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (127#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (128#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (129#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (130#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (131#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (132#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (133#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (134#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (135#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (136#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (136#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (136#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (136#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (136#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (136#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (137#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (138#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (138#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (139#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (140#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (141#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (142#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:28767]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:13367]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (143#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:13367]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:12447]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (143#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (143#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (143#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (143#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (144#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:12447]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (145#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (146#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (147#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (148#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (149#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (150#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (151#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (152#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (153#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (154#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (155#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (155#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (156#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (157#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (158#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (158#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (159#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (159#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (159#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (159#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (159#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (160#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (161#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (161#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (161#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (161#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (161#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (162#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (162#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (162#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (162#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (162#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (169#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (170#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (171#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:34719]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:29966]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (172#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (173#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30266]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30285]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (174#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30266]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35197]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35251]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35306]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35361]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35416]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35471]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:35526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (175#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (176#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (177#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (178#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (179#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (179#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (179#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (179#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (179#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:40836]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41317]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41372]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41427]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41482]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41537]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41592]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:41647]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (180#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (181#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (182#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (183#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (183#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (183#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (183#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (183#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (184#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (185#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (186#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (186#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (186#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (186#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (186#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (186#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (187#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (187#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (187#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (187#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (187#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (187#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (188#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (189#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (190#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (191#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (192#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1e21/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (193#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_0' (194#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:158]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3168]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3168]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3168]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3168]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'system_axi_dma_0_0' has 94 connections declared, but only 90 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3168]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_1_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/synth/system_axi_dma_1_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/1faa/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/synth/system_axi_dma_1_0.vhd:437]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_1_0' (195#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/synth/system_axi_dma_1_0.vhd:158]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'system_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3259]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'system_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3259]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'system_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3259]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'system_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3259]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'system_axi_dma_1_0' has 94 connections declared, but only 90 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3259]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5866]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5866]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_0' has 72 connections declared, but only 70 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5866]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/94ec/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_xbar_0' is unconnected for instance 'xbar' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:8529]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_xbar_0' is unconnected for instance 'xbar' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:8529]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_0' has 78 connections declared, but only 76 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:8529]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_us_1' is unconnected for instance 'auto_us' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5530]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_us_1' is unconnected for instance 'auto_us' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5530]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_1' has 72 connections declared, but only 70 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:5530]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_24_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_24_axi_register_slice' has 93 connections declared, but only 92 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3917/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_xbar_2' is unconnected for instance 'xbar' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:10734]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_xbar_2' is unconnected for instance 'xbar' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:10734]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_2' has 78 connections declared, but only 76 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:10734]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-638] synthesizing module 'rot_lut' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/rot_lut/synth/rot_lut.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: rot_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: rot_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.244 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/rot_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/rot_lut/synth/rot_lut.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'rot_lut' (274#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/rot_lut/synth/rot_lut.vhd:70]
INFO: [Synth 8-638] synthesizing module 'div_gen_div_gen_0_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 24 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_div_gen_0_0' (287#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/div_gen_div_gen_0_0/synth/div_gen_div_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'atan_lut' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/atan_lut/synth/atan_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: atan_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: atan_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.4184 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/rot_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/atan_lut/synth/atan_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'atan_lut' (292#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/atan_lut/synth/atan_lut.vhd:67]
INFO: [Synth 8-638] synthesizing module 'complex_multiplier' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/complex_multiplier/synth/complex_multiplier.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_XDEVICE bound to: xc7z020 - type: string 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 32 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter HAS_NEGATE bound to: 0 - type: integer 
	Parameter SINGLE_OUTPUT bound to: 0 - type: integer 
	Parameter ROUND bound to: 0 - type: integer 
	Parameter USE_DSP_CASCADES bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CTRL_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CTRL_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_S_AXIS_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_CTRL_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_CTRL_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cmpy_v6_0_20' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/xfft_v9/hdl/cmpy_v6_0_vh_rfs.vhd:13915' bound to instance 'U0' of component 'cmpy_v6_0_20' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/complex_multiplier/synth/complex_multiplier.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier' (301#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/complex_multiplier/synth/complex_multiplier.vhd:71]
WARNING: [Synth 8-7071] port 'p_q' of module 'complex_mult' is unconnected for instance 'mult_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/complex_to_mag_sq.v:19]
WARNING: [Synth 8-7023] instance 'mult_inst' of module 'complex_mult' has 11 connections declared, but only 10 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/complex_to_mag_sq.v:19]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (33) of module 'mv_avg' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/sync_short.v:111]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-689] width (32) of port connection 'phase' does not match port width (16) of module 'rotate' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/sync_long.v:187]
INFO: [Synth 8-638] synthesizing module 'xfft_v9' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/xfft_v9/synth/xfft_v9.vhd:83]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg484-1 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 6 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 23 - type: integer 
	Parameter C_HAS_SCALING bound to: 0 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_6' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/xfft_v9/hdl/xfft_v9_1_vh_rfs.vhd:103739' bound to instance 'U0' of component 'xfft_v9_1_6' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/xfft_v9/synth/xfft_v9.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9' (361#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/xfft_v9/synth/xfft_v9.vhd:83]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/sync_long.v:265]
WARNING: [Synth 8-689] width (3) of port connection 'state' does not match port width (2) of module 'sync_long' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/dot11.v:393]
WARNING: [Synth 8-7071] port 'output_strobe' of module 'calc_mean' is unconnected for instance 'lts_q_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:273]
WARNING: [Synth 8-7023] instance 'lts_q_inst' of module 'calc_mean' has 9 connections declared, but only 8 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:273]
WARNING: [Synth 8-7071] port 'p_q' of module 'complex_mult' is unconnected for instance 'lts_lts_prod_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:348]
WARNING: [Synth 8-7071] port 'output_strobe' of module 'complex_mult' is unconnected for instance 'lts_lts_prod_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:348]
WARNING: [Synth 8-7023] instance 'lts_lts_prod_inst' of module 'complex_mult' has 11 connections declared, but only 9 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:348]
WARNING: [Synth 8-7071] port 'output_strobe' of module 'divider' is unconnected for instance 'norm_q_inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:373]
WARNING: [Synth 8-7023] instance 'norm_q_inst' of module 'divider' has 8 connections declared, but only 7 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/equalizer.v:373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/demodulate.v:145]
INFO: [Synth 8-638] synthesizing module 'deinter_lut' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/deinter_lut/synth/deinter_lut.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: deinter_lut.mif - type: string 
	Parameter C_INIT_FILE bound to: deinter_lut.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 22 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.891999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/rot_lut/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/deinter_lut/synth/deinter_lut.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'deinter_lut' (366#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/deinter_lut/synth/deinter_lut.vhd:67]
INFO: [Synth 8-638] synthesizing module 'viterbi_v7_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/viterbi_v7_0/synth/viterbi_v7_0.vhd:73]
	Parameter C_HAS_S_AXIS_DATA_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_M_AXIS_DATA_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_M_AXIS_DATA_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_M_AXIS_DSTAT_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_DSTAT bound to: 0 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_DSTAT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DSTAT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_SERIAL bound to: 0 - type: integer 
	Parameter C_CHANNEL_COUNT bound to: 1 - type: integer 
	Parameter C_DUAL_DECODER bound to: 0 - type: integer 
	Parameter C_TRELLIS_MODE bound to: 0 - type: integer 
	Parameter C_CONSTRAINT_LENGTH bound to: 7 - type: integer 
	Parameter C_TRACEBACK_LENGTH bound to: 84 - type: integer 
	Parameter C_RED_LATENCY bound to: 1 - type: integer 
	Parameter C_HAS_BEST_STATE bound to: 1 - type: integer 
	Parameter C_BEST_STATE_WIDTH bound to: 3 - type: integer 
	Parameter C_OUTPUT_RATE0 bound to: 2 - type: integer 
	Parameter C_CONVOLUTION0_CODE0 bound to: 91 - type: integer 
	Parameter C_CONVOLUTION0_CODE1 bound to: 121 - type: integer 
	Parameter C_CONVOLUTION0_CODE2 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION0_CODE3 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION0_CODE4 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION0_CODE5 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION0_CODE6 bound to: 0 - type: integer 
	Parameter C_OUTPUT_RATE1 bound to: 2 - type: integer 
	Parameter C_CONVOLUTION1_CODE0 bound to: 121 - type: integer 
	Parameter C_CONVOLUTION1_CODE1 bound to: 91 - type: integer 
	Parameter C_CONVOLUTION1_CODE2 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION1_CODE3 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION1_CODE4 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION1_CODE5 bound to: 0 - type: integer 
	Parameter C_CONVOLUTION1_CODE6 bound to: 0 - type: integer 
	Parameter C_SOFT_CODING bound to: 1 - type: integer 
	Parameter C_SOFT_CODE bound to: 0 - type: integer 
	Parameter C_SOFT_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_ERASED bound to: 1 - type: integer 
	Parameter C_HAS_BLOCK_VALID bound to: 0 - type: integer 
	Parameter C_HAS_BER bound to: 0 - type: integer 
	Parameter C_HAS_NORM bound to: 0 - type: integer 
	Parameter C_COMPONENT_NAME bound to: viterbi_v7_0 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
INFO: [Synth 8-3491] module 'viterbi_v9_1_12' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/viterbi_v7_0/hdl/viterbi_v9_1_vh_rfs.vhd:26733' bound to instance 'U0' of component 'viterbi_v9_1_12' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/viterbi_v7_0/synth/viterbi_v7_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'viterbi_v7_0' (404#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/src/viterbi_v7_0/synth/viterbi_v7_0.vhd:73]
WARNING: [Synth 8-689] width (2) of port connection 'm_axis_data_tdata' does not match port width (8) of module 'viterbi_v7_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/ofdm_decoder.v:118]
WARNING: [Synth 8-7071] port 'pkt_begin' of module 'dot11' is unconnected for instance 'dot11_i' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/openofdm_rx.v:165]
WARNING: [Synth 8-7071] port 'pkt_ht' of module 'dot11' is unconnected for instance 'dot11_i' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/openofdm_rx.v:165]
WARNING: [Synth 8-7071] port 'pkt_len_total' of module 'dot11' is unconnected for instance 'dot11_i' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/openofdm_rx.v:165]
WARNING: [Synth 8-7071] port 'byte_count_total' of module 'dot11' is unconnected for instance 'dot11_i' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/openofdm_rx.v:165]
WARNING: [Synth 8-7023] instance 'dot11_i' of module 'dot11' has 82 connections declared, but only 78 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3691/src/openofdm_rx.v:165]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/l_stf_rom.v:16]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/ht_stf_rom.v:16]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:228]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:282]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:313]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/axi_fifo_bram.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:326]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:476]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:674]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:896]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:928]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:986]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:1070]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:1180]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:1342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:1556]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/punc_interlv_lut.v:1796]
INFO: [Synth 8-3876] $readmem data file 'icmem_64.mem' is read successfully [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/ifftstage.v:118]
INFO: [Synth 8-3876] $readmem data file 'icmem_32.mem' is read successfully [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/ifftstage.v:118]
INFO: [Synth 8-3876] $readmem data file 'icmem_16.mem' is read successfully [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/ifftstage.v:118]
INFO: [Synth 8-3876] $readmem data file 'icmem_8.mem' is read successfully [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/ifftstage.v:118]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/dot11_tx.v:506]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/axi_fifo_bram.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/axi_fifo_bram.v:85]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/7561/src/rx_intf_pl_to_m_axis.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/7561/src/rx_intf_pl_to_m_axis.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/7561/src/rx_intf_m_axis.v:97]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-7071] port 'trigger_out0' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out1' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out2' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out3' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out4' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out5' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out6' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'trigger_out7' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'system_rx_intf_0_0' is unconnected for instance 'rx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
WARNING: [Synth 8-7023] instance 'rx_intf_0' of module 'system_rx_intf_0_0' has 71 connections declared, but only 62 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3852]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/f81b/src/side_ch_control.v:331]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/f81b/src/side_ch_control.v:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/f81b/src/side_ch_control.v:613]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/f81b/src/side_ch_m_axis.v:97]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'system_side_ch_0_0' is unconnected for instance 'side_ch_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3915]
WARNING: [Synth 8-7023] instance 'side_ch_0' of module 'system_side_ch_0_0' has 80 connections declared, but only 79 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3915]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen1_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/synth/system_sys_rstgen1_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/synth/system_sys_rstgen1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (458#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (459#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (460#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (461#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (462#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen1_0' (463#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/synth/system_sys_rstgen1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_rstgen1_0' is unconnected for instance 'sys_rstgen1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3995]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_rstgen1_0' is unconnected for instance 'sys_rstgen1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3995]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_sys_rstgen1_0' is unconnected for instance 'sys_rstgen1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3995]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen1_0' is unconnected for instance 'sys_rstgen1' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3995]
WARNING: [Synth 8-7023] instance 'sys_rstgen1' of module 'system_sys_rstgen1_0' has 10 connections declared, but only 6 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:3995]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/0386/src/tx_bit_intf.v:343]
WARNING: [Synth 8-689] width (2) of port connection 'tx_queue_idx' does not match port width (3) of module 'tx_bit_intf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/0386/src/tx_intf.v:483]
WARNING: [Synth 8-689] width (2) of port connection 'linux_prio' does not match port width (3) of module 'tx_bit_intf' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/0386/src/tx_intf.v:484]
WARNING: [Synth 8-7071] port 'dma_ready' of module 'system_tx_intf_0_0' is unconnected for instance 'tx_intf_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4002]
WARNING: [Synth 8-7023] instance 'tx_intf_0' of module 'system_tx_intf_0_0' has 84 connections declared, but only 83 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4002]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8e24/src/csma_ca.v:307]
INFO: [Synth 8-226] default block is never used [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8e24/src/cw_exp.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8e24/src/tx_control.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8e24/src/pkt_filter_ctl.v:150]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-7071] port 'cycle_start0_led' of module 'system_xpu_0_0' is unconnected for instance 'xpu_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4096]
WARNING: [Synth 8-7071] port 'phy_tx_started_led' of module 'system_xpu_0_0' is unconnected for instance 'xpu_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4096]
WARNING: [Synth 8-7071] port 'sig_valid_led' of module 'system_xpu_0_0' is unconnected for instance 'xpu_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4096]
WARNING: [Synth 8-7071] port 'ch_idle_final' of module 'system_xpu_0_0' is unconnected for instance 'xpu_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4096]
WARNING: [Synth 8-7023] instance 'xpu_0' of module 'system_xpu_0_0' has 104 connections declared, but only 100 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:4096]
WARNING: [Synth 8-7071] port 'led4' of module 'openwifi_ip_imp_ZYLLT2' is unconnected for instance 'openwifi_ip' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6729]
WARNING: [Synth 8-7071] port 'led5' of module 'openwifi_ip_imp_ZYLLT2' is unconnected for instance 'openwifi_ip' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6729]
WARNING: [Synth 8-7023] instance 'openwifi_ip' of module 'openwifi_ip_imp_ZYLLT2' has 143 connections declared, but only 141 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6729]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:897]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6892]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 249 connections declared, but only 223 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:6892]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (507#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7116]
WARNING: [Synth 8-7023] instance 'util_ad9361_adc_fifo' of module 'system_util_ad9361_adc_fifo_0' has 30 connections declared, but only 27 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7124]
WARNING: [Synth 8-7023] instance 'util_ad9361_adc_pack' of module 'system_util_ad9361_adc_pack_0' has 16 connections declared, but only 15 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7152]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_reset_0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (524#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (524#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_reset_0' (525#1) [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
WARNING: [Synth 8-7023] instance 'util_ad9361_divclk_reset' of module 'system_util_ad9361_divclk_reset_0' has 10 connections declared, but only 7 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v:7189]
WARNING: [Synth 8-7023] instance 'i_tdd_sync' of module 'util_pulse_gen' has 7 connections declared, but only 6 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/ed17/util_tdd_sync.v:67]
WARNING: [Synth 8-7023] instance 'system_i' of module 'system' has 82 connections declared, but only 81 given [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system_wrapper.v:278]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 3629.434 ; gain = 1150.453 ; free physical = 1282 ; free virtual = 18022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 3629.434 ; gain = 1150.453 ; free physical = 1471 ; free virtual = 18210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 3629.434 ; gain = 1150.453 ; free physical = 1471 ; free virtual = 18210
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3629.434 ; gain = 0.000 ; free physical = 1352 ; free virtual = 18091
INFO: [Netlist 29-17] Analyzing 13857 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0_board.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0_board.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
WARNING: [Vivado 12-180] No cells matched '*tdd_sync_d*'. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc:2]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/xpm_cdc_array_single_inst_src_sel/syncstages_ff_reg[3][0]/C'. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc:31]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 68 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3721.277 ; gain = 0.000 ; free physical = 1039 ; free virtual = 17778
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1478 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  DSP48E => DSP48E1: 16 instances
  FD => FDRE: 3 instances
  FDE => FDRE: 138 instances
  FDR => FDRE: 1288 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3721.277 ; gain = 0.000 ; free physical = 1039 ; free virtual = 17779
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:02:49 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 1404 ; free virtual = 18145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'ftch_cs_reg' in module 'axi_sg_ftch_sm'
INFO: [Synth 8-802] inferred FSM for state register 'updt_cs_reg' in module 'axi_sg_updt_sm'
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_25_decerr_slave__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'fake_non_dc_in_case_all_zero_reg' in module 'signal_watchdog'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'mult_stage_reg' in module 'sync_long'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sync_long'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'deinterleave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dot11'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'axi_fifo_bram'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'axi_fifo_bram__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'axi_fifo_bram__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state1_reg' in module 'dot11_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'dot11_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state3_reg' in module 'dot11_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'rx_intf_m_axis'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'side_ch_m_axis'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized14'
DSP Debug: swapped A/B pins for adder 0x703bf040
INFO: [Synth 8-802] inferred FSM for state register 'filter_state_reg' in module 'pkt_filter_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'calc_state_reg' in module 'iq_rssi_to_db'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
            SM_DONE_WAIT |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
                 SM_DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0100000 |                              001
              ack_header |                          1000000 |                              010
                rcv_data |                          0010000 |                              011
                ack_data |                          0001000 |                              100
               xmit_data |                          0000100 |                              101
                wait_ack |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                       0000000001 |                             0000
              start_wait |                       0000000010 |                             0001
                   start |                       0000000100 |                             0010
              start_edge |                       0000001000 |                             0011
            scl_low_edge |                       0000010000 |                             0100
                 scl_low |                       0000100000 |                             0101
           scl_high_edge |                       0001000000 |                             0110
                scl_high |                       0010000000 |                             0111
               stop_edge |                       0100000000 |                             1000
               stop_wait |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
        fetch_descriptor |                             0010 |                               01
            fetch_status |                             0100 |                               10
             fetch_error |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ftch_cs_reg' using encoding 'one-hot' in module 'axi_sg_ftch_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
         get_update_pntr |                            00010 |                              001
       update_descriptor |                            00100 |                              010
           update_status |                            01000 |                              011
            update_error |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'updt_cs_reg' using encoding 'one-hot' in module 'axi_sg_updt_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
        read_curdesc_lsb |                              010 |                               01
            write_status |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'one-hot' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
        fetch_descriptor |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'one-hot' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
        fetch_descriptor |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'one-hot' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                           000001 |                              000
          p_wait_for_cmd |                           000010 |                              001
          p_ld_first_cmd |                           000100 |                              010
          p_ld_child_cmd |                           001000 |                              011
            p_error_trap |                           010000 |                              111
           p_ld_last_cmd |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
    ld_dre_scatter_first |                           000010 |                              001
           chk_pop_first |                           000100 |                              010
   ld_dre_scatter_second |                           001000 |                              011
              error_trap |                           010000 |                              101
          chk_pop_second |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_23_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_25_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fake_non_dc_in_case_all_zero_reg' using encoding 'one-hot' in module 'signal_watchdog'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-3971] The signal "ram_2port:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mult_stage_reg' using encoding 'one-hot' in module 'sync_long'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_SKIPPING |                              001 |                               00
   S_WAIT_FOR_FIRST_PEAK |                              010 |                               01
                   S_FFT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sync_long'
INFO: [Synth 8-3971] The signal "ram_2port__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_2port__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_INPUT |                              001 |                               00
              S_GET_BASE |                              010 |                               01
                S_OUTPUT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'deinterleave'
INFO: [Synth 8-3971] The signal "vit_block_mem:/ram_tdp.ram_mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    S_WAIT_POWER_TRIGGER |               000000000000000001 |                            00000
            S_SYNC_SHORT |               000000000000000010 |                            00001
             S_SYNC_LONG |               000000000000000100 |                            00010
         S_DECODE_SIGNAL |               000000000000001000 |                            00011
          S_CHECK_SIGNAL |               000000000000010000 |                            00100
          S_SIGNAL_ERROR |               000000000000100000 |                            01110
             S_DETECT_HT |               000000000001000000 |                            00101
             S_HT_SIGNAL |               000000000010000000 |                            00110
      S_CHECK_HT_SIG_CRC |               000000000100000000 |                            00111
          S_CHECK_HT_SIG |               000000001000000000 |                            01000
          S_HT_SIG_ERROR |               000000010000000000 |                            01111
                S_HT_STS |               000000100000000000 |                            01001
                S_HT_LTS |               000001000000000000 |                            01010
           S_DECODE_DATA |               000010000000000000 |                            01100
              S_MPDU_PAD |               000100000000000000 |                            01101
            S_MPDU_DELIM |               001000000000000000 |                            01011
           S_DECODE_DONE |               010000000000000000 |                            10000
                  iSTATE |               100000000000000000 |                            11111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dot11'
INFO: [Synth 8-3971] The signal "ram_2port__parameterized2:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_EMPTY |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'axi_fifo_bram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_EMPTY |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'axi_fifo_bram__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_EMPTY |                              001 |                               00
                PRE_READ |                              010 |                               01
                 READING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'axi_fifo_bram__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S1_WAIT_PKT |                             1000 |                               00
                S1_L_SIG |                             0100 |                               01
               S1_HT_SIG |                             0001 |                               10
                 S1_DATA |                             0010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state1_reg' using encoding 'one-hot' in module 'dot11_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         S2_PUNC_INTERLV |                             0001 |                               00
          S2_PILOT_DC_SB |                             0010 |                               01
       S2_MOD_IFFT_INPUT |                             0100 |                               10
                S2_RESET |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'dot11_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S3_WAIT_PKT |                         10000000 |                              000
                S3_L_STF |                         01000000 |                              001
                S3_L_LTF |                         00100000 |                              010
                S3_L_SIG |                         00010000 |                              011
               S3_HT_SIG |                         00001000 |                              100
               S3_HT_STF |                         00000100 |                              101
               S3_HT_LTF |                         00000001 |                              110
                 S3_DATA |                         00000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state3_reg' using encoding 'one-hot' in module 'dot11_tx'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized8'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            INIT_COUNTER |                              010 |                               01
             SEND_STREAM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'rx_intf_m_axis'
INFO: [Synth 8-3971] The signal "ram_2port__parameterized3:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            INIT_COUNTER |                              010 |                               01
             SEND_STREAM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'side_ch_m_axis'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                             0001 |                               00
                 RRST_IN |                             0010 |                               10
                RRST_OUT |                             0100 |                               11
               RRST_EXIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized14'
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized15:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             FILTER_IDLE |                           000001 |                              000
          WAIT_FOR_ADDR1 |                           000010 |                              001
          WAIT_FOR_ADDR2 |                           000100 |                              010
          WAIT_FOR_ADDR3 |                           001000 |                              011
           FILTER_ACTION |                           010000 |                              100
          ABNORMAL_STATE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'filter_state_reg' using encoding 'one-hot' in module 'pkt_filter_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_VALID |                             0001 |                               00
          PREPARE_P1P2P3 |                             0010 |                               01
           MULT_ADD_P1P2 |                             0100 |                               10
        ADD_P3_GEN_FINAL |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'calc_state_reg' using encoding 'one-hot' in module 'iq_rssi_to_db'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               01
                  ACTIVE |                              010 |                               11
                DISABLED |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:33 ; elapsed = 00:03:45 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 521 ; free virtual = 15002
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare' (logic_gate) to 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare' (logic_gate__parameterized0) to 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare' (logic_gate__parameterized1) to 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare' (logic_gate__parameterized2) to 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare1'
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare' (logic_gate__parameterized3) to 'i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_compare1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GC0 has port s_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port up_drp_rdata[31] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[30] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[29] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[28] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[27] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[26] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[25] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[24] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[23] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[22] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[21] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[20] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[19] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[18] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[17] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[16] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[15] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[14] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[13] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[12] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[11] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[10] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[9] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[8] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[7] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[6] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[5] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[4] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[3] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[2] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[1] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[0] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_ready in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[3] in module axi_ad9361_tx_channel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[2] in module axi_ad9361_tx_channel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[1] in module axi_ad9361_tx_channel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[0] in module axi_ad9361_tx_channel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_dds_format in module axi_ad9361_tx_channel__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[3] in module axi_ad9361_tx_channel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[2] in module axi_ad9361_tx_channel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[1] in module axi_ad9361_tx_channel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[0] in module axi_ad9361_tx_channel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_dds_format in module axi_ad9361_tx_channel__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[3] in module axi_ad9361_tx_channel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[2] in module axi_ad9361_tx_channel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[1] in module axi_ad9361_tx_channel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[0] in module axi_ad9361_tx_channel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_dds_format in module axi_ad9361_tx_channel__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[3] in module axi_ad9361_tx_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[2] in module axi_ad9361_tx_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[1] in module axi_ad9361_tx_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_data[0] in module axi_ad9361_tx_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_dds_format in module axi_ad9361_tx_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[79] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[78] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[77] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[76] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[75] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[74] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[73] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[72] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[71] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[70] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[69] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[68] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[67] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[66] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[65] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[64] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[63] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[62] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[61] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[60] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[59] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[58] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[57] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[56] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[55] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[54] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[53] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[52] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[51] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[50] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[49] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[48] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[47] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[46] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[45] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[44] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[43] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[42] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[41] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[40] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[39] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[38] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[37] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[36] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[35] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[34] in module axi_ad9361_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[33] in module axi_ad9361_tx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_rx/\i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_rx/\i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_rx/\i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_rx/\i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/\i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '33' to '32' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '25' to '24' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '25' to '24' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg' and it is trimmed from '34' to '32' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/ipshared/30e8/hdl/div_gen_v5_1_vh_rfs.vhd:6305]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element sync_long_inst/in_buf/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ofdm_decoder_inst/deinterleave_inst/ram_inst/ram_reg was removed. 
INFO: [Synth 8-3971] The signal "\ofdm_decoder_inst/viterbi_inst /U0/a1/\a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I /\tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\ofdm_decoder_inst/viterbi_inst /U0/a1/\a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I /\tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_END_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[1]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_2.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP dividend0, operation Mode is: A*(B:0x48).
DSP Report: operator dividend0 is absorbed into DSP dividend0.
DSP Report: Generating DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i1, operation Mode is: A2*B.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/i1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i1.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i1.
DSP Report: Generating DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i_reg, operation Mode is: (0 or PCIN)+((-A2)*B or 0).
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/q1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i_reg.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i_reg.
DSP Report: Generating DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1, operation Mode is: A''*B.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/i1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/i2_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1.
DSP Report: Generating DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg, operation Mode is: (0 or PCIN)+((-A'')*B or 0).
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/q1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/q2_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg.
DSP Report: Generating DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg, operation Mode is: (((D' or 0)+(0 or A2))*B)'.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/i1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/q1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_i1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg.
DSP Report: Generating DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg, operation Mode is: (((D' or 0)+(0 or A''))*B)'.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/i2_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/q1_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/q2_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg.
DSP Report: register inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg.
DSP Report: operator inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1 is absorbed into DSP inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg.
DSP Report: Generating DSP inst/tx_iq_intf_i/rf_i_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register inst/tx_iq_intf_i/rf_i_tmp_reg is absorbed into DSP inst/tx_iq_intf_i/rf_i_tmp_reg.
DSP Report: operator inst/tx_iq_intf_i/rf_i_tmp0 is absorbed into DSP inst/tx_iq_intf_i/rf_i_tmp_reg.
DSP Report: Generating DSP inst/tx_iq_intf_i/rf_q_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register inst/tx_iq_intf_i/rf_q_tmp_reg is absorbed into DSP inst/tx_iq_intf_i/rf_q_tmp_reg.
DSP Report: operator inst/tx_iq_intf_i/rf_q_tmp0 is absorbed into DSP inst/tx_iq_intf_i/rf_q_tmp_reg.
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port dac_valid driven by constant 1
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[31] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[30] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[29] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[28] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[27] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[26] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[25] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[24] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[23] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[22] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[21] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[20] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[19] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[18] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[17] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[16] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[15] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[14] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[13] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[12] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[11] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[10] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[9] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[8] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[7] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[6] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[5] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[4] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[3] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[2] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[1] driven by constant 0
INFO: [Synth 8-3917] design system_tx_intf_0_0 has port iq1_for_check[0] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_table" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "punc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "punc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IQ" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IQ" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_i_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:461]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_three_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_r_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_two_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_one_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/r_coef_reg' and it is trimmed from '40' to '20' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:124]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_one_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_one0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_two_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_two0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_i_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:461]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_three_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_r_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_two_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_one_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/r_coef_reg' and it is trimmed from '40' to '20' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:124]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_one_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_one0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_two_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_two0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_i_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:461]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_three_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_r_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_two_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_one_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/r_coef_reg' and it is trimmed from '40' to '20' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:124]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_one_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_one0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_two_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_two0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_i_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:461]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_three_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/mpy_r_reg' and it is trimmed from '39' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:460]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_two_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/CKPCE_ONE.rp_one_reg' and it is trimmed from '37' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'HWBFLY.bfly/r_coef_reg' and it is trimmed from '40' to '20' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/hwbfly.v:124]
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p1c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_one_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_one0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_one_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg, operation Mode is: (A''*B'')'.
DSP Report: register HWBFLY.bfly/r_dif_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p2c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_two_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_two0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_two_reg.
DSP Report: Generating DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register HWBFLY.bfly/ir_coef_r_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3d_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/r_coef_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/ir_coef_i_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.rp_three_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: register HWBFLY.bfly/CKPCE_ONE.p3c_in_reg is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.rp_three0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
DSP Report: operator HWBFLY.bfly/CKPCE_ONE.p3c_in0 is absorbed into DSP HWBFLY.bfly/CKPCE_ONE.rp_three_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'rnd_r_reg' and it is trimmed from '17' to '16' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/laststage.v:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'rnd_i_reg' and it is trimmed from '17' to '16' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8b0f/src/laststage.v:105]
INFO: [Synth 8-5544] ROM "N_DBPS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_DBPS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ram/ram_reg was removed. 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram/ram_reg to conserve power
WARNING: [Synth 8-6014] Unused sequential element ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram/ram_reg was removed. 
DSP Report: Generating DSP backoff_timer1, operation Mode is: -C+A*B+1-1.
DSP Report: operator backoff_timer1 is absorbed into DSP backoff_timer1.
DSP Report: operator backoff_timer2 is absorbed into DSP backoff_timer1.
INFO: [Synth 8-5544] ROM "dst_addr1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SC1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blk_ack_resp_ssn1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blk_ack_resp_bitmap1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8e24/src/iq_rssi_to_db.v:130]
DSP Report: Generating DSP iq_rssi_to_db_i/iq_rssi2_reg, operation Mode is: (A*B)'.
DSP Report: register iq_rssi_to_db_i/iq_rssi2_reg is absorbed into DSP iq_rssi_to_db_i/iq_rssi2_reg.
DSP Report: operator iq_rssi_to_db_i/iq_rssi20 is absorbed into DSP iq_rssi_to_db_i/iq_rssi2_reg.
DSP Report: Generating DSP iq_rssi_to_db_i/sum_p1p2_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register iq_rssi_to_db_i/iq_rssi_reg_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: register iq_rssi_to_db_i/p2_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: register iq_rssi_to_db_i/sum_p1p2_reg is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: operator iq_rssi_to_db_i/sum_p1p20 is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: operator iq_rssi_to_db_i/sum_p1p21 is absorbed into DSP iq_rssi_to_db_i/sum_p1p2_reg.
DSP Report: Generating DSP n_bit_in_last_sym_tmp, operation Mode is: A*(B:0x19).
DSP Report: operator n_bit_in_last_sym_tmp is absorbed into DSP n_bit_in_last_sym_tmp.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design system_side_ch_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-6014] Unused sequential element iq_buf/ram_reg was removed. 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5544] ROM "I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_END_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[1]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0]' and it is trimmed from '14' to '11' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_upack/i_pack_shell/gen_prefix_count[3].prefix_count_reg' and it is trimmed from '2' to '1' bits. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/util_pack_common/pack_shell.v:217]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:04:54 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 800 ; free virtual = 14690
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1' to pin 'util_ad9361_divclk/inst/i_div_clk_gbuf/O'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 9 of /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc:9]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 9 of /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc:9]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:49 ; elapsed = 00:05:07 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 396 ; free virtual = 14390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:05:29 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 438 ; free virtual = 14270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `ad_data_in__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ad_data_in__GC0' done


INFO: [Synth 8-5816] Retiming module `ad_data_in__parameterized0__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ad_data_in__parameterized0__GC0' done


INFO: [Synth 8-5816] Retiming module `axi_ad9361_lvds_if__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `axi_ad9361_lvds_if__GC0' done


INFO: [Synth 8-5816] Retiming module `axi_ad9361`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `axi_ad9361' done


INFO: [Synth 8-5816] Retiming module `system_axi_ad9361_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `system_axi_ad9361_0' done


INFO: [Synth 8-5816] Retiming module `system_clk_wiz_0_0_clk_wiz__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `system_clk_wiz_0_0_clk_wiz__GC0' done


INFO: [Synth 8-5816] Retiming module `system_clk_wiz_0_0_clk_wiz`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `system_clk_wiz_0_0_clk_wiz' done


INFO: [Synth 8-5816] Retiming module `system_clk_wiz_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `system_clk_wiz_0_0' done


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0__4' done


INFO: [Synth 8-5816] Retiming module `blk_mem_gen_v8_4_4__parameterized1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `blk_mem_gen_v8_4_4__parameterized1' done


INFO: [Synth 8-5816] Retiming module `atan_lut`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `atan_lut' done


INFO: [Synth 8-5816] Retiming module `phase__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `phase__GC0' done


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0__5' done


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0__6' done


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `div_gen_xlslice_0_0' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__10' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__10' done


INFO: [Synth 8-5816] Retiming module `complex_multiplier__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `complex_multiplier__10' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__9' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__9' done


INFO: [Synth 8-5816] Retiming module `complex_multiplier__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `complex_multiplier__9' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__8' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__8' done


INFO: [Synth 8-5816] Retiming module `complex_multiplier__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `complex_multiplier__8' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__7' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__7' done


INFO: [Synth 8-5816] Retiming module `complex_multiplier__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `complex_multiplier__7' done


INFO: [Synth 8-5816] Retiming module `equalizer__GC0`
	Numbers of forward move = 0, and backward move = 18

	Retimed registers names:
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[0]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[0]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[0]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[10]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[10]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[10]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[11]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[11]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[11]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[12]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[12]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[12]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[13]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[13]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[13]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[14]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[14]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[14]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[15]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[15]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[15]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[16]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[16]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[16]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[17]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[17]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[17]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[1]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[1]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[1]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[2]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[2]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[2]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[3]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[3]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[3]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[4]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[4]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[4]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[5]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[5]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[5]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[6]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[6]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[6]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[7]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[7]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[7]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[8]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[8]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[8]_bret__1
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[9]_bret
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[9]_bret__0
		i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/phase_err_reg[9]_bret__1
 

INFO: [Synth 8-5816] Retiming module `equalizer__GC0' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20' done


INFO: [Synth 8-5816] Retiming module `complex_multiplier`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `complex_multiplier' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized3' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized3' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized5' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized4__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized4__1' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized4__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized4__1' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized6__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized6__1' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__20`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20_viv__20' done


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__20`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `cmpy_v6_0_20__20' done


INFO: [Synth 8-5816] Retiming module `complex_multiplier__20`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `complex_multiplier__20' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized5' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized5' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized7' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized6__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized6__1' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized6__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized6__1' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized8__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized8__1' done


INFO: [Synth 8-5816] Retiming module `dot11__GCB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dot11__GCB1' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__parameterized2' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_base__parameterized2' done


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_fifo_sync__parameterized4' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/equalizer_insti_1/lts_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/deinterleave_inst/ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/dot11_ii_4/inst/dot11_i/ofdm_decoder_inst/deinterleave_inst/ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ipi_3/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/omem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ipi_3/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/ib_c_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ipi_3/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/ib_c_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:48 ; elapsed = 00:06:09 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 509 ; free virtual = 13259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[0].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/a1/viterbi_main_i/ntm.A1_NT_I/PAR_DEC.DPAR_I/tbr.TRACE_LAT_I/bk1.gen_dp_blocks[1].MEM_RAM_I/ram_tdp.ram_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lts_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/deinterleave_inst/ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/deinterleave_inst/ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/iq_buf/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/omem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/ib_c_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/ib_c_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:2095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:2096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1730]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5057]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/8f68/hdl/axi_register_slice_v2_1_vl_rfs.v:1736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ipshared/3d13/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5069]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:03 ; elapsed = 00:06:26 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 426 ; free virtual = 13278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:03 ; elapsed = 00:06:26 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 424 ; free virtual = 13276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:12 ; elapsed = 00:06:35 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 416 ; free virtual = 13268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:12 ; elapsed = 00:06:36 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 416 ; free virtual = 13268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:13 ; elapsed = 00:06:37 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 417 ; free virtual = 13269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:14 ; elapsed = 00:06:37 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 417 ; free virtual = 13269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |DSP48E       |    16|
|17    |BIBUF        |   130|
|18    |BUFG         |     4|
|19    |BUFGMUX_CTRL |     1|
|20    |BUFR         |     2|
|22    |CARRY4       |  2447|
|23    |DSP48E1      |   100|
|45    |IDDR         |     7|
|46    |IDELAYCTRL   |     1|
|47    |IDELAYE2     |     7|
|48    |LUT1         |  1950|
|49    |LUT2         |  7621|
|50    |LUT3         | 12254|
|51    |LUT4         |  6562|
|52    |LUT5         |  5028|
|53    |LUT6         | 11859|
|54    |MMCME2_ADV   |     1|
|55    |MUXCY        |  6118|
|56    |MUXCY_L      |     9|
|57    |MUXF7        |   553|
|58    |MUXF8        |    62|
|59    |ODDR         |    10|
|60    |PS7          |     1|
|61    |RAM16X1D     |     6|
|62    |RAM16X1S     |   156|
|63    |RAM32M       |    31|
|64    |RAM32X1D     |    16|
|65    |RAM64M       |     1|
|66    |RAM64X1D     |     1|
|67    |RAM64X1S     |     1|
|68    |RAMB18E1     |    41|
|86    |RAMB36E1     |    89|
|98    |SRL16        |     3|
|99    |SRL16E       |   733|
|100   |SRLC32E      |   230|
|101   |XORCY        |  6144|
|102   |FD           |     3|
|103   |FDCE         |  1742|
|104   |FDE          |   132|
|105   |FDPE         |   111|
|106   |FDR          |   567|
|107   |FDRE         | 56425|
|108   |FDSE         |  1136|
|109   |IBUF         |    11|
|110   |IBUFDS       |     7|
|111   |IBUFGDS      |     1|
|112   |IOBUF        |    43|
|113   |OBUF         |     9|
|114   |OBUFDS       |     8|
|115   |OBUFT        |    29|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:14 ; elapsed = 00:06:38 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 417 ; free virtual = 13269
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:38 ; elapsed = 00:06:08 . Memory (MB): peak = 3721.277 ; gain = 1150.453 ; free physical = 5085 ; free virtual = 17940
Synthesis Optimization Complete : Time (s): cpu = 00:06:20 ; elapsed = 00:06:43 . Memory (MB): peak = 3721.277 ; gain = 1242.297 ; free physical = 5117 ; free virtual = 17939
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3721.277 ; gain = 0.000 ; free physical = 5086 ; free virtual = 17908
INFO: [Netlist 29-17] Analyzing 16583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3745.289 ; gain = 0.000 ; free physical = 5003 ; free virtual = 17825
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2715 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1729 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instance 
  DSP48E => DSP48E1: 16 instances
  FD => FDRE: 3 instances
  FDE => FDRE: 132 instances
  FDR => FDRE: 567 instances
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 43 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 156 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 
  SRL16 => SRL16E: 3 instances

Synth Design complete, checksum: de9d7506
INFO: [Common 17-83] Releasing license: Synthesis
1657 Infos, 421 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:54 ; elapsed = 00:07:18 . Memory (MB): peak = 3745.289 ; gain = 1266.309 ; free physical = 5483 ; free virtual = 18305
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3777.305 ; gain = 32.016 ; free physical = 5255 ; free virtual = 18166
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 10:08:52 2024...
