--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm_main/CLK0
  Logical resource: dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: clkdcm
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Logical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Location pin: BUFIO2_X0Y16.I
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm_main/CLK0
  Logical resource: dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: clkdcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk6x" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 6.00 to 1.667 nS and duty 
cycle corrected to HIGH 833 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2043 paths analyzed, 216 endpoints analyzed, 141 failing endpoints
 144 timing errors detected. (141 setup errors, 0 hold errors, 3 component switching limit errors)
 Minimum period is   6.225ns.
--------------------------------------------------------------------------------
Slack:                  -4.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_27 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.434ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.464ns (1.028 - 0.564)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_27 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.DQ       Tcko                  0.447   Contador<27>
                                                       Contador_27
    SLICE_X9Y32.C2       net (fanout=2)        0.594   Contador<27>
    SLICE_X9Y32.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>1
                                                       GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A4       net (fanout=1)        0.642   GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (2.340ns logic, 4.094ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  -4.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_26 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.426ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.464ns (1.028 - 0.564)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_26 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.447   Contador<27>
                                                       Contador_26
    SLICE_X9Y32.C1       net (fanout=2)        0.586   Contador<26>
    SLICE_X9Y32.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>1
                                                       GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A4       net (fanout=1)        0.642   GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (2.340ns logic, 4.086ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  -4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_20 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.338ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.463ns (1.028 - 0.565)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_20 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.447   Contador<23>
                                                       Contador_20
    SLICE_X9Y31.D1       net (fanout=2)        0.659   Contador<20>
    SLICE_X9Y31.D        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>
                                                       GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A3       net (fanout=1)        0.481   GND_1_o_GND_1_o_equal_50_o<30>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (2.340ns logic, 3.998ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  -4.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_28 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.331ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.465ns (1.028 - 0.563)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_28 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.447   Contador<30>
                                                       Contador_28
    SLICE_X9Y32.C4       net (fanout=2)        0.491   Contador<28>
    SLICE_X9Y32.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>1
                                                       GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A4       net (fanout=1)        0.642   GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (2.340ns logic, 3.991ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  -4.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_19 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.303ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.457ns (1.116 - 0.659)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_19 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.447   Contador<19>
                                                       Contador_19
    SLICE_X9Y31.D4       net (fanout=2)        0.624   Contador<19>
    SLICE_X9Y31.D        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>
                                                       GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A3       net (fanout=1)        0.481   GND_1_o_GND_1_o_equal_50_o<30>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.340ns logic, 3.963ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  -4.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_24 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.297ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.464ns (1.028 - 0.564)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_24 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.447   Contador<27>
                                                       Contador_24
    SLICE_X9Y32.C3       net (fanout=2)        0.457   Contador<24>
    SLICE_X9Y32.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>1
                                                       GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A4       net (fanout=1)        0.642   GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (2.340ns logic, 3.957ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  -4.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_1 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.223ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.462ns (1.116 - 0.654)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.447   Contador<3>
                                                       Contador_1
    SLICE_X9Y27.C1       net (fanout=2)        0.586   Contador<1>
    SLICE_X9Y27.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>2
                                                       GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A6       net (fanout=1)        0.439   GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (2.340ns logic, 3.883ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  -4.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_29 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.200ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.465ns (1.028 - 0.563)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_29 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.447   Contador<30>
                                                       Contador_29
    SLICE_X9Y32.C5       net (fanout=2)        0.360   Contador<29>
    SLICE_X9Y32.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>1
                                                       GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A4       net (fanout=1)        0.642   GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (2.340ns logic, 3.860ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  -4.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_23 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.192ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.463ns (1.028 - 0.565)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_23 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.447   Contador<23>
                                                       Contador_23
    SLICE_X9Y31.D3       net (fanout=2)        0.513   Contador<23>
    SLICE_X9Y31.D        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>
                                                       GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A3       net (fanout=1)        0.481   GND_1_o_GND_1_o_equal_50_o<30>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (2.340ns logic, 3.852ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  -4.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_30 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.154ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.465ns (1.028 - 0.563)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_30 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.447   Contador<30>
                                                       Contador_30
    SLICE_X9Y32.C6       net (fanout=2)        0.314   Contador<30>
    SLICE_X9Y32.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>1
                                                       GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A4       net (fanout=1)        0.642   GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (2.340ns logic, 3.814ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  -4.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_13 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.132ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.457ns (1.116 - 0.659)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_13 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.447   Contador<15>
                                                       Contador_13
    SLICE_X9Y29.B1       net (fanout=2)        0.747   Contador<13>
    SLICE_X9Y29.B        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>4
    SLICE_X9Y29.A5       net (fanout=1)        0.187   GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (2.340ns logic, 3.792ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  -4.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_17 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.112ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.457ns (1.116 - 0.659)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_17 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.BQ       Tcko                  0.447   Contador<19>
                                                       Contador_17
    SLICE_X9Y31.D2       net (fanout=2)        0.433   Contador<17>
    SLICE_X9Y31.D        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>
                                                       GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A3       net (fanout=1)        0.481   GND_1_o_GND_1_o_equal_50_o<30>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (2.340ns logic, 3.772ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  -4.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_5 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.099ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.460ns (1.116 - 0.656)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_5 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.447   Contador<7>
                                                       Contador_5
    SLICE_X9Y27.C4       net (fanout=2)        0.462   Contador<5>
    SLICE_X9Y27.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>2
                                                       GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A6       net (fanout=1)        0.439   GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (2.340ns logic, 3.759ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  -4.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_2 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.094ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.462ns (1.116 - 0.654)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_2 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.447   Contador<3>
                                                       Contador_2
    SLICE_X9Y27.C3       net (fanout=2)        0.457   Contador<2>
    SLICE_X9Y27.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>2
                                                       GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A6       net (fanout=1)        0.439   GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (2.340ns logic, 3.754ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  -4.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_22 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.085ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.463ns (1.028 - 0.565)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_22 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.447   Contador<23>
                                                       Contador_22
    SLICE_X9Y31.D5       net (fanout=2)        0.406   Contador<22>
    SLICE_X9Y31.D        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>
                                                       GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A3       net (fanout=1)        0.481   GND_1_o_GND_1_o_equal_50_o<30>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.085ns (2.340ns logic, 3.745ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  -4.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_0 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.071ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.462ns (1.116 - 0.654)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.447   Contador<3>
                                                       Contador_0
    SLICE_X9Y27.C2       net (fanout=2)        0.434   Contador<0>
    SLICE_X9Y27.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>2
                                                       GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A6       net (fanout=1)        0.439   GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (2.340ns logic, 3.731ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  -4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_4 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.968ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.460ns (1.116 - 0.656)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_4 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.447   Contador<7>
                                                       Contador_4
    SLICE_X9Y27.C5       net (fanout=2)        0.331   Contador<4>
    SLICE_X9Y27.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>2
                                                       GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A6       net (fanout=1)        0.439   GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (2.340ns logic, 3.628ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  -4.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_15 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.964ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.457ns (1.116 - 0.659)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_15 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DQ       Tcko                  0.447   Contador<15>
                                                       Contador_15
    SLICE_X9Y31.D6       net (fanout=2)        0.285   Contador<15>
    SLICE_X9Y31.D        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>
                                                       GND_1_o_GND_1_o_equal_50_o<30>1
    SLICE_X9Y29.A3       net (fanout=1)        0.481   GND_1_o_GND_1_o_equal_50_o<30>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (2.340ns logic, 3.624ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_9 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.851ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.459ns (1.116 - 0.657)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_9 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.447   Contador<11>
                                                       Contador_9
    SLICE_X9Y29.B3       net (fanout=2)        0.466   Contador<9>
    SLICE_X9Y29.B        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>4
    SLICE_X9Y29.A5       net (fanout=1)        0.187   GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.340ns logic, 3.511ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_11 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.830ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.459ns (1.116 - 0.657)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_11 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.447   Contador<11>
                                                       Contador_11
    SLICE_X9Y29.B2       net (fanout=2)        0.445   Contador<11>
    SLICE_X9Y29.B        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>4
    SLICE_X9Y29.A5       net (fanout=1)        0.187   GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.340ns logic, 3.490ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_25 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.779ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.464ns (1.028 - 0.564)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_25 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.447   Contador<27>
                                                       Contador_25
    SLICE_X9Y29.A1       net (fanout=2)        0.840   Contador<25>
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (2.081ns logic, 3.698ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_3 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.762ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.462ns (1.116 - 0.654)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_3 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.447   Contador<3>
                                                       Contador_3
    SLICE_X9Y27.C6       net (fanout=2)        0.125   Contador<3>
    SLICE_X9Y27.C        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>2
                                                       GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A6       net (fanout=1)        0.439   GND_1_o_GND_1_o_equal_50_o<30>2
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (2.340ns logic, 3.422ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  -3.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_7 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.743ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.460ns (1.116 - 0.656)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_7 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.447   Contador<7>
                                                       Contador_7
    SLICE_X9Y29.B5       net (fanout=2)        0.358   Contador<7>
    SLICE_X9Y29.B        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>4
    SLICE_X9Y29.A5       net (fanout=1)        0.187   GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (2.340ns logic, 3.403ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_10 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.719ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.459ns (1.116 - 0.657)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_10 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.447   Contador<11>
                                                       Contador_10
    SLICE_X9Y29.B4       net (fanout=2)        0.334   Contador<10>
    SLICE_X9Y29.B        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>4
    SLICE_X9Y29.A5       net (fanout=1)        0.187   GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.719ns (2.340ns logic, 3.379ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  -3.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_6 (FF)
  Destination:          led_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.670ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.460ns (1.116 - 0.656)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    clk6x_BUFG rising at 1.666ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Contador_6 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.447   Contador<7>
                                                       Contador_6
    SLICE_X9Y29.B6       net (fanout=2)        0.285   Contador<6>
    SLICE_X9Y29.B        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>4
    SLICE_X9Y29.A5       net (fanout=1)        0.187   GND_1_o_GND_1_o_equal_50_o<30>3
    SLICE_X9Y29.A        Tilo                  0.259   GND_1_o_GND_1_o_equal_50_o<30>3
                                                       GND_1_o_GND_1_o_equal_50_o<30>7_SW0
    SLICE_X9Y30.A6       net (fanout=1)        0.279   N19
    SLICE_X9Y30.A        Tilo                  0.259   ContadorY<7>
                                                       GND_1_o_GND_1_o_equal_50_o<30>7
    SLICE_X9Y30.B5       net (fanout=9)        0.376   GND_1_o_GND_1_o_equal_50_o
    SLICE_X9Y30.BMUX     Tilo                  0.313   ContadorY<7>
                                                       led_rstpot
    OLOGIC_X0Y45.D1      net (fanout=2)        2.203   led_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 0.803   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (2.340ns logic, 3.330ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk6x" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS 

--------------------------------------------------------------------------------
Slack: -1.904ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: -1.004ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_main/CLKFX
  Logical resource: dcm_main/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk6x
--------------------------------------------------------------------------------
Slack: -0.064ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk6x_BUFG/I0
  Logical resource: clk6x_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk6x
--------------------------------------------------------------------------------
Slack: 0.027ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: led_1/CLK0
  Logical resource: led_1/CK0
  Location pin: OLOGIC_X0Y45.CLK0
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 0.066ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.666ns
  Low pulse: 0.833ns
  Low pulse limit: 0.800ns (Tdcmpw_CLKIN_500)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 0.066ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.666ns
  High pulse: 0.833ns
  High pulse limit: 0.800ns (Tdcmpw_CLKIN_500)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKIN
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<3>/CLK
  Logical resource: Contador_0/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<3>/CLK
  Logical resource: Contador_1/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<3>/CLK
  Logical resource: Contador_2/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<3>/CLK
  Logical resource: Contador_3/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<7>/CLK
  Logical resource: Contador_4/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<7>/CLK
  Logical resource: Contador_5/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<7>/CLK
  Logical resource: Contador_6/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<7>/CLK
  Logical resource: Contador_7/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<11>/CLK
  Logical resource: Contador_8/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<11>/CLK
  Logical resource: Contador_9/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<11>/CLK
  Logical resource: Contador_10/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<11>/CLK
  Logical resource: Contador_11/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<15>/CLK
  Logical resource: Contador_12/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<15>/CLK
  Logical resource: Contador_13/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<15>/CLK
  Logical resource: Contador_14/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<15>/CLK
  Logical resource: Contador_15/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<19>/CLK
  Logical resource: Contador_16/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<19>/CLK
  Logical resource: Contador_17/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Contador<19>/CLK
  Logical resource: Contador_18/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk6x_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "videoencoder/clockgenerator/clkdcm" 
derived from  PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" 
PERIOD = 10 ns HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected 
to HIGH 833 pS   duty cycle corrected to 1.667 nS  HIGH 833 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 200 paths analyzed, 144 endpoints analyzed, 60 failing endpoints
 65 timing errors detected. (60 setup errors, 3 hold errors, 2 component switching limit errors)
 Minimum period is   3.906ns.
--------------------------------------------------------------------------------
Slack:                  -2.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_9 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.028ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (0.619 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_9 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.447   ContadorX<9>
                                                       ContadorX_9
    SLICE_X13Y24.B4      net (fanout=7)        0.523   ContadorX<9>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (1.287ns logic, 1.741ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  -2.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_10 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.020ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (0.619 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_10 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.461   ContadorX<8>
                                                       ContadorX_10
    SLICE_X13Y24.B3      net (fanout=7)        0.501   ContadorX<10>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (1.301ns logic, 1.719ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_10 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.978ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.460ns (0.619 - 1.079)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_10 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.391   ContadorY<2>
                                                       ContadorY_10
    SLICE_X13Y24.B6      net (fanout=4)        0.529   ContadorY<10>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (1.231ns logic, 1.747ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_9 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (0.619 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_9 to videoencoder/channel4_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.447   ContadorX<9>
                                                       ContadorX_9
    SLICE_X13Y24.B4      net (fanout=7)        0.523   ContadorX<9>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.227   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux1101
                                                       videoencoder/channel4_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.192ns logic, 1.741ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  -2.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_10 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.925ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (0.619 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_10 to videoencoder/channel4_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.461   ContadorX<8>
                                                       ContadorX_10
    SLICE_X13Y24.B3      net (fanout=7)        0.501   ContadorX<10>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.227   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux1101
                                                       videoencoder/channel4_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (1.206ns logic, 1.719ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  -2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_10 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.883ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.460ns (0.619 - 1.079)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_10 to videoencoder/channel4_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.391   ContadorY<2>
                                                       ContadorY_10
    SLICE_X13Y24.B6      net (fanout=4)        0.529   ContadorY<10>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.227   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux1101
                                                       videoencoder/channel4_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.136ns logic, 1.747ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_8 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.833ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (0.619 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_8 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   ContadorX<8>
                                                       ContadorX_8
    SLICE_X13Y24.B5      net (fanout=7)        0.384   ContadorX<8>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.231ns logic, 1.602ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  -2.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_8 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.458ns (0.619 - 1.077)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_8 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DMUX    Tshcko                0.461   ContadorY<9>
                                                       ContadorY_8
    SLICE_X13Y18.B1      net (fanout=4)        1.478   ContadorY<8>
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (1.042ns logic, 1.773ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  -2.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_5 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.458ns (0.619 - 1.077)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_5 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.BMUX    Tshcko                0.461   ContadorY<9>
                                                       ContadorY_5
    SLICE_X13Y18.B2      net (fanout=4)        1.478   ContadorY<5>
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (1.042ns logic, 1.773ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_8 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.738ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.451ns (0.619 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_8 to videoencoder/channel4_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   ContadorX<8>
                                                       ContadorX_8
    SLICE_X13Y24.B5      net (fanout=7)        0.384   ContadorX<8>
    SLICE_X13Y24.B       Tilo                  0.259   N13
                                                       DataEnable_SW0
    SLICE_X13Y18.B6      net (fanout=1)        0.923   N9
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.227   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux1101
                                                       videoencoder/channel4_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (1.136ns logic, 1.602ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_3 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.719ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.462ns (0.613 - 1.075)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_3 to videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AMUX    Tshcko                0.461   ContadorY<4>
                                                       ContadorY_3
    SLICE_X13Y28.A2      net (fanout=3)        0.616   ContadorY<3>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.322   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux811
                                                       videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (1.301ns logic, 1.418ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_8 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.720ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.458ns (0.619 - 1.077)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_8 to videoencoder/channel4_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DMUX    Tshcko                0.461   ContadorY<9>
                                                       ContadorY_8
    SLICE_X13Y18.B1      net (fanout=4)        1.478   ContadorY<8>
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.227   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux1101
                                                       videoencoder/channel4_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.947ns logic, 1.773ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_5 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.720ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.458ns (0.619 - 1.077)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_5 to videoencoder/channel4_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.BMUX    Tshcko                0.461   ContadorY<9>
                                                       ContadorY_5
    SLICE_X13Y18.B2      net (fanout=4)        1.478   ContadorY<5>
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.227   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux1101
                                                       videoencoder/channel4_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.947ns logic, 1.773ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_10 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.664ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.460ns (0.610 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_10 to videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.461   ContadorX<8>
                                                       ContadorX_10
    SLICE_X13Y25.C1      net (fanout=7)        0.701   ContadorX<10>
    SLICE_X13Y25.C       Tilo                  0.259   ContadorX<8>
                                                       _n0158_SW0
    SLICE_X12Y22.C5      net (fanout=1)        0.555   N11
    SLICE_X12Y22.C       Tilo                  0.204   videoencoder/channel3_ser/buffer_0<2>
                                                       _n0158
    SLICE_X12Y22.D5      net (fanout=1)        0.195   _n0158
    SLICE_X12Y22.CLK     Tas                   0.289   videoencoder/channel3_ser/buffer_0<2>
                                                       videoencoder/channel3_ser/mux911
                                                       videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.213ns logic, 1.451ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_9 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.658ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.464ns (0.613 - 1.077)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_9 to videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.391   ContadorY<9>
                                                       ContadorY_9
    SLICE_X13Y28.A1      net (fanout=4)        0.625   ContadorY<9>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.322   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux811
                                                       videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.231ns logic, 1.427ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_3 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.624ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.462ns (0.613 - 1.075)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_3 to videoencoder/channel3_ser/buffer_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AMUX    Tshcko                0.461   ContadorY<4>
                                                       ContadorY_3
    SLICE_X13Y28.A2      net (fanout=3)        0.616   ContadorY<3>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.227   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux1111
                                                       videoencoder/channel3_ser/buffer_0_8
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.206ns logic, 1.418ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_9 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.563ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.464ns (0.613 - 1.077)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_9 to videoencoder/channel3_ser/buffer_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.391   ContadorY<9>
                                                       ContadorY_9
    SLICE_X13Y28.A1      net (fanout=4)        0.625   ContadorY<9>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.227   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux1111
                                                       videoencoder/channel3_ser/buffer_0_8
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.136ns logic, 1.427ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_6 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.563ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.458ns (0.610 - 1.068)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_6 to videoencoder/channel3_ser/buffer_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.447   ContadorX<7>
                                                       ContadorX_6
    SLICE_X13Y25.C2      net (fanout=6)        0.614   ContadorX<6>
    SLICE_X13Y25.C       Tilo                  0.259   ContadorX<8>
                                                       _n0158_SW0
    SLICE_X12Y22.C5      net (fanout=1)        0.555   N11
    SLICE_X12Y22.C       Tilo                  0.204   videoencoder/channel3_ser/buffer_0<2>
                                                       _n0158
    SLICE_X12Y22.D5      net (fanout=1)        0.195   _n0158
    SLICE_X12Y22.CLK     Tas                   0.289   videoencoder/channel3_ser/buffer_0<2>
                                                       videoencoder/channel3_ser/mux911
                                                       videoencoder/channel3_ser/buffer_0_2
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.199ns logic, 1.364ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_0 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.551ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.466ns (0.613 - 1.079)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_0 to videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AMUX    Tshcko                0.461   ContadorY<2>
                                                       ContadorY_0
    SLICE_X13Y28.A4      net (fanout=3)        0.448   ContadorY<0>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.322   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux811
                                                       videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.301ns logic, 1.250ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorX_10 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.529ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.460ns (0.610 - 1.070)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorX_10 to videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AMUX    Tshcko                0.461   ContadorX<8>
                                                       ContadorX_10
    SLICE_X13Y25.C1      net (fanout=7)        0.701   ContadorX<10>
    SLICE_X13Y25.C       Tilo                  0.259   ContadorX<8>
                                                       _n0158_SW0
    SLICE_X12Y22.C5      net (fanout=1)        0.555   N11
    SLICE_X12Y22.C       Tilo                  0.204   videoencoder/channel3_ser/buffer_0<2>
                                                       _n0158
    SLICE_X12Y22.D5      net (fanout=1)        0.195   _n0158
    SLICE_X12Y22.CLK     Tas                   0.154   videoencoder/channel3_ser/buffer_0<2>
                                                       videoencoder/channel3_ser/mux2111
                                                       videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.078ns logic, 1.451ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_7 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.466ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.497ns (0.613 - 1.110)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_7 to videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.BQ       Tcko                  0.391   ContadorY<7>
                                                       ContadorY_7
    SLICE_X13Y26.A1      net (fanout=4)        1.000   ContadorY<7>
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.322   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux811
                                                       videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.972ns logic, 1.494ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_2 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.497ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.466ns (0.613 - 1.079)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_2 to videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.391   ContadorY<2>
                                                       ContadorY_2
    SLICE_X13Y28.A3      net (fanout=3)        0.464   ContadorY<2>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.322   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux811
                                                       videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (1.231ns logic, 1.266ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_7 (FF)
  Destination:          videoencoder/channel4_ser/buffer_0_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.459ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.491ns (0.619 - 1.110)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_7 to videoencoder/channel4_ser/buffer_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.BQ       Tcko                  0.391   ContadorY<7>
                                                       ContadorY_7
    SLICE_X13Y18.B5      net (fanout=4)        1.192   ContadorY<7>
    SLICE_X13Y18.B       Tilo                  0.259   videoencoder/channel4_ser/buffer_0<0>
                                                       DataEnable
    SLICE_X13Y18.C4      net (fanout=1)        0.295   DataEnable
    SLICE_X13Y18.CLK     Tas                   0.322   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/mux711
                                                       videoencoder/channel4_ser/buffer_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.972ns logic, 1.487ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_1 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.465ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.466ns (0.613 - 1.079)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_1 to videoencoder/channel3_ser/buffer_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BMUX    Tshcko                0.461   ContadorY<2>
                                                       ContadorY_1
    SLICE_X13Y28.A5      net (fanout=3)        0.362   ContadorY<1>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.322   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux811
                                                       videoencoder/channel3_ser/buffer_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.301ns logic, 1.164ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ContadorY_0 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.456ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.466ns (0.613 - 1.079)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 1.666ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ContadorY_0 to videoencoder/channel3_ser/buffer_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AMUX    Tshcko                0.461   ContadorY<2>
                                                       ContadorY_0
    SLICE_X13Y28.A4      net (fanout=3)        0.448   ContadorY<0>
    SLICE_X13Y28.A       Tilo                  0.259   ContadorY<9>
                                                       _n0161_SW0
    SLICE_X13Y26.A6      net (fanout=1)        0.308   N7
    SLICE_X13Y26.A       Tilo                  0.259   videoencoder/channel3_ser/buffer_0<1>
                                                       _n0161
    SLICE_X13Y26.B4      net (fanout=1)        0.494   _n0161
    SLICE_X13Y26.CLK     Tas                   0.227   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/mux1111
                                                       videoencoder/channel3_ser/buffer_0_8
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.206ns logic, 1.250ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "videoencoder/clockgenerator/clkdcm" derived from
 PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS 
 duty cycle corrected to 1.667 nS  HIGH 833 pS 

--------------------------------------------------------------------------------
Slack (hold path):      -0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Green_0 (FF)
  Destination:          videoencoder/channel1_ser/buffer_0_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.294ns (0.814 - 0.520)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 0.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Green_0 to videoencoder/channel1_ser/buffer_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.AQ      Tcko                  0.198   Green<0>
                                                       Green_0
    SLICE_X15Y9.C5       net (fanout=4)        0.310   Green<0>
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   videoencoder/channel1_ser/buffer_0<13>
                                                       videoencoder/channel1_ser/mux1101
                                                       videoencoder/channel1_ser/buffer_0_7
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.353ns logic, 0.310ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ContadorX_0 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 2)
  Clock Path Skew:      0.302ns (0.750 - 0.448)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 0.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ContadorX_0 to videoencoder/channel3_ser/buffer_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.CQ      Tcko                  0.198   ContadorX<0>
                                                       ContadorX_0
    SLICE_X12Y22.C6      net (fanout=3)        0.124   ContadorX<0>
    SLICE_X12Y22.C       Tilo                  0.156   videoencoder/channel3_ser/buffer_0<2>
                                                       _n0158
    SLICE_X12Y22.D5      net (fanout=1)        0.067   _n0158
    SLICE_X12Y22.CLK     Tah         (-Th)    -0.131   videoencoder/channel3_ser/buffer_0<2>
                                                       videoencoder/channel3_ser/mux2111
                                                       videoencoder/channel3_ser/buffer_0_9
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.485ns logic, 0.191ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Blue_0 (FF)
  Destination:          videoencoder/channel3_ser/buffer_0_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.364ns (0.821 - 0.457)
  Source Clock:         clk6x_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/DataClock rising at 0.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.483ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Blue_0 to videoencoder/channel3_ser/buffer_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.BQ      Tcko                  0.198   Blue<0>
                                                       Blue_0
    SLICE_X14Y12.B5      net (fanout=4)        0.457   Blue<0>
    SLICE_X14Y12.CLK     Tah         (-Th)    -0.121   videoencoder/channel3_ser/buffer_0<13>
                                                       videoencoder/channel3_ser/mux311
                                                       videoencoder/channel3_ser/buffer_0_10
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.319ns logic, 0.457ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "videoencoder/clockgenerator/clkdcm" derived from
 PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS 
 duty cycle corrected to 1.667 nS  HIGH 833 pS 

--------------------------------------------------------------------------------
Slack: -1.904ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLK0
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------
Slack: -0.064ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: videoencoder/clockgenerator/clk_bufg/I0
  Logical resource: videoencoder/clockgenerator/clk_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: videoencoder/clockgenerator/clkdcm
--------------------------------------------------------------------------------
Slack: 1.236ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<13>/CLK
  Logical resource: videoencoder/channel1_ser/buffer_0_10/CK
  Location pin: SLICE_X14Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.236ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<13>/CLK
  Logical resource: videoencoder/channel1_ser/buffer_0_8/CK
  Location pin: SLICE_X14Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.236ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<13>/CLK
  Logical resource: videoencoder/channel3_ser/buffer_0_10/CK
  Location pin: SLICE_X14Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.236ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<13>/CLK
  Logical resource: videoencoder/channel3_ser/buffer_0_13/CK
  Location pin: SLICE_X14Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<2>/CLK
  Logical resource: videoencoder/channel3_ser/buffer_0_9/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.261ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<2>/CLK
  Logical resource: videoencoder/channel3_ser/buffer_0_2/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_7/CK
  Location pin: SLICE_X13Y10.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<8>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_8/CK
  Location pin: SLICE_X13Y10.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<6>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_12/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<6>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_0/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<6>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_1/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<6>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_5/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0<6>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/buffer_0_6/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/buffer_0<9>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/datacount/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/buffer_0<9>/CLK
  Logical resource: videoencoder/channel2_ser/buffer_0_13/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/buffer_0<9>/CLK
  Logical resource: videoencoder/channel2_ser/buffer_0_11/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/buffer_0<9>/CLK
  Logical resource: videoencoder/channel2_ser/buffer_0_10/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/buffer_0<9>/CLK
  Logical resource: videoencoder/channel2_ser/buffer_0_9/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel4_ser/buffer_0<0>/CLK
  Logical resource: videoencoder/channel4_ser/buffer_0_7/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel4_ser/buffer_0<0>/CLK
  Logical resource: videoencoder/channel4_ser/buffer_0_0/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: videoencoder/channel3_ser/buffer_0_8/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/buffer_0<1>/CLK
  Logical resource: videoencoder/channel3_ser/buffer_0_1/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------
Slack: 1.272ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/channel1_ser/buffer_0<13>/CLK
  Logical resource: videoencoder/channel1_ser/buffer_0_7/CK
  Location pin: SLICE_X15Y9.CLK
  Clock network: videoencoder/DataClock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "videoencoder/clk35" derived from  
PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns 
HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS   
divided by 3.50 to 476.190 pS and duty cycle corrected to HIGH 238 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 178 paths analyzed, 129 endpoints analyzed, 129 failing endpoints
 140 timing errors detected. (129 setup errors, 4 hold errors, 7 component switching limit errors)
 Minimum period is   6.676ns.
--------------------------------------------------------------------------------
Slack:                  -3.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel3_ser/buffer_0_8 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.401ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.478ns (1.380 - 1.858)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel3_ser/buffer_0_8 to videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BMUX    Tshcko                0.461   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/buffer_0_8
    SLICE_X12Y12.B3      net (fanout=2)        1.226   videoencoder/channel3_ser/buffer_0<8>
    SLICE_X12Y12.B       Tilo                  0.203   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2_SW0
    SLICE_X12Y12.A5      net (fanout=1)        0.222   N17
    SLICE_X12Y12.CLK     Tas                   0.289   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
                                                       videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (0.953ns logic, 1.448ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel3_ser/buffer_0_2 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.274ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.475ns (1.380 - 1.855)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel3_ser/buffer_0_2 to videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.DQ      Tcko                  0.447   videoencoder/channel3_ser/buffer_0<2>
                                                       videoencoder/channel3_ser/buffer_0_2
    SLICE_X12Y12.B5      net (fanout=2)        1.113   videoencoder/channel3_ser/buffer_0<2>
    SLICE_X12Y12.B       Tilo                  0.203   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2_SW0
    SLICE_X12Y12.A5      net (fanout=1)        0.222   N17
    SLICE_X12Y12.CLK     Tas                   0.289   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
                                                       videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.939ns logic, 1.335ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/clockgenerator/lvdsclkman/buffer_0_1 (FF)
  Destination:          videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.132ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.547ns (1.376 - 1.923)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/clockgenerator/lvdsclkman/buffer_0_1 to videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.BQ      Tcko                  0.391   videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       videoencoder/clockgenerator/lvdsclkman/buffer_0_1
    SLICE_X15Y11.A2      net (fanout=2)        0.629   videoencoder/clockgenerator/lvdsclkman/buffer_0<1>
    SLICE_X15Y11.AMUX    Tilo                  0.313   videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1_SW0
    SLICE_X14Y10.A3      net (fanout=1)        0.458   N15
    SLICE_X14Y10.CLK     Tas                   0.341   videoencoder/channel4_ser/shiftdata<1>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (1.045ns logic, 1.087ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  -2.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/clockgenerator/lvdsclkman/buffer_0_8 (FF)
  Destination:          videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.120ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.379 - 1.921)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/clockgenerator/lvdsclkman/buffer_0_8 to videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DQ      Tcko                  0.391   videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       videoencoder/clockgenerator/lvdsclkman/buffer_0_8
    SLICE_X13Y11.B2      net (fanout=3)        0.611   videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
    SLICE_X13Y11.BMUX    Tilo                  0.313   videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X14Y11.B4      net (fanout=1)        0.464   videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X14Y11.CLK     Tas                   0.341   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (1.045ns logic, 1.075ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel3_ser/buffer_0_1 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.475ns (1.383 - 1.858)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel3_ser/buffer_0_1 to videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.391   videoencoder/channel3_ser/buffer_0<1>
                                                       videoencoder/channel3_ser/buffer_0_1
    SLICE_X14Y13.D1      net (fanout=2)        1.321   videoencoder/channel3_ser/buffer_0<1>
    SLICE_X14Y13.CLK     Tas                   0.407   videoencoder/channel3_ser/shiftdata<0>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_F
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.798ns logic, 1.321ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/clockgenerator/lvdsclkman/buffer_0_5 (FF)
  Destination:          videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.955ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.547ns (1.376 - 1.923)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/clockgenerator/lvdsclkman/buffer_0_5 to videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CMUX    Tshcko                0.461   videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       videoencoder/clockgenerator/lvdsclkman/buffer_0_5
    SLICE_X15Y11.A5      net (fanout=2)        0.382   videoencoder/clockgenerator/lvdsclkman/buffer_0<5>
    SLICE_X15Y11.AMUX    Tilo                  0.313   videoencoder/clockgenerator/lvdsclkman/outcount<2>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1_SW0
    SLICE_X14Y10.A3      net (fanout=1)        0.458   N15
    SLICE_X14Y10.CLK     Tas                   0.341   videoencoder/channel4_ser/shiftdata<1>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.115ns logic, 0.840ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  -2.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/clockgenerator/lvdsclkman/buffer_0_0 (FF)
  Destination:          videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.936ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.544ns (1.379 - 1.923)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/clockgenerator/lvdsclkman/buffer_0_0 to videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.AQ      Tcko                  0.391   videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       videoencoder/clockgenerator/lvdsclkman/buffer_0_0
    SLICE_X13Y11.B1      net (fanout=2)        0.427   videoencoder/clockgenerator/lvdsclkman/buffer_0<0>
    SLICE_X13Y11.BMUX    Tilo                  0.313   videoencoder/clockgenerator/lvdsclkman/buffer_0<6>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X14Y11.B4      net (fanout=1)        0.464   videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X14Y11.CLK     Tas                   0.341   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (1.045ns logic, 0.891ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  -2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel3_ser/buffer_0_9 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.472ns (1.383 - 1.855)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel3_ser/buffer_0_9 to videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.DMUX    Tshcko                0.488   videoencoder/channel3_ser/buffer_0<2>
                                                       videoencoder/channel3_ser/buffer_0_9
    SLICE_X14Y13.D5      net (fanout=2)        1.047   videoencoder/channel3_ser/buffer_0<9>
    SLICE_X14Y13.CLK     Tas                   0.407   videoencoder/channel3_ser/shiftdata<0>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_F
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.895ns logic, 1.047ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_0 (FF)
  Destination:          videoencoder/channel4_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.847ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.488ns (1.376 - 1.864)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_0 to videoencoder/channel4_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.391   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/buffer_0_0
    SLICE_X14Y10.D5      net (fanout=3)        1.049   videoencoder/channel4_ser/buffer_0<0>
    SLICE_X14Y10.CLK     Tas                   0.407   videoencoder/channel4_ser/shiftdata<1>
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT23_F
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT23
                                                       videoencoder/channel4_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.798ns logic, 1.049ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  -2.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel1_ser/buffer_0_10 (FF)
  Destination:          videoencoder/channel1_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.758ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.547ns (1.379 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel1_ser/buffer_0_10 to videoencoder/channel1_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AMUX    Tshcko                0.455   videoencoder/channel3_ser/buffer_0<13>
                                                       videoencoder/channel1_ser/buffer_0_10
    SLICE_X14Y11.D2      net (fanout=2)        0.639   videoencoder/channel1_ser/buffer_0<10>
    SLICE_X14Y11.D       Tilo                  0.205   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X14Y11.C6      net (fanout=1)        0.118   videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X14Y11.CLK     Tas                   0.341   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel1_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (1.001ns logic, 0.757ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_0 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.799ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.484ns (1.380 - 1.864)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_0 to videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.391   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/buffer_0_0
    SLICE_X12Y12.B4      net (fanout=3)        0.694   videoencoder/channel4_ser/buffer_0<0>
    SLICE_X12Y12.B       Tilo                  0.203   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2_SW0
    SLICE_X12Y12.A5      net (fanout=1)        0.222   N17
    SLICE_X12Y12.CLK     Tas                   0.289   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
                                                       videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.883ns logic, 0.916ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_7 (FF)
  Destination:          videoencoder/channel4_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.787ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.485ns (1.379 - 1.864)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_7 to videoencoder/channel4_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CMUX    Tshcko                0.461   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/buffer_0_7
    SLICE_X16Y11.C3      net (fanout=3)        0.953   videoencoder/channel4_ser/buffer_0<7>
    SLICE_X16Y11.CLK     Tas                   0.373   videoencoder/channel4_ser/shiftdata<0>
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_G
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel4_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.834ns logic, 0.953ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_10 (FF)
  Destination:          videoencoder/channel4_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.691ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.550ns (1.376 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_10 to videoencoder/channel4_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BMUX    Tshcko                0.461   videoencoder/channel3_ser/buffer_0<12>
                                                       videoencoder/channel4_ser/buffer_0_10
    SLICE_X14Y10.D1      net (fanout=3)        0.823   videoencoder/channel4_ser/buffer_0<10>
    SLICE_X14Y10.CLK     Tas                   0.407   videoencoder/channel4_ser/shiftdata<1>
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT23_F
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT23
                                                       videoencoder/channel4_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (0.868ns logic, 0.823ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel2_ser/buffer_0_8 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.662ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel2_ser/buffer_0_8 to videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.391   videoencoder/channel3_ser/buffer_0<12>
                                                       videoencoder/channel2_ser/buffer_0_8
    SLICE_X16Y12.B3      net (fanout=2)        0.557   videoencoder/channel2_ser/buffer_0<8>
    SLICE_X16Y12.B       Tilo                  0.203   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X16Y12.A5      net (fanout=1)        0.222   videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X16Y12.CLK     Tas                   0.289   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.883ns logic, 0.779ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_2 (FF)
  Destination:          videoencoder/channel4_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.637ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.547ns (1.379 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_2 to videoencoder/channel4_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.391   videoencoder/channel3_ser/buffer_0<12>
                                                       videoencoder/channel4_ser/buffer_0_2
    SLICE_X16Y11.D1      net (fanout=8)        0.866   videoencoder/channel4_ser/buffer_0<2>
    SLICE_X16Y11.CLK     Tas                   0.380   videoencoder/channel4_ser/shiftdata<0>
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_F
                                                       videoencoder/channel4_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel4_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.771ns logic, 0.866ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/clockgenerator/lvdsclkman/buffer_0_7 (FF)
  Destination:          videoencoder/clockgenerator/lvdsclkman/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.615ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.376 - 1.921)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/clockgenerator/lvdsclkman/buffer_0_7 to videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DMUX    Tshcko                0.461   videoencoder/clockgenerator/lvdsclkman/buffer_0<8>
                                                       videoencoder/clockgenerator/lvdsclkman/buffer_0_7
    SLICE_X14Y10.A1      net (fanout=2)        0.813   videoencoder/clockgenerator/lvdsclkman/buffer_0<7>
    SLICE_X14Y10.CLK     Tas                   0.341   videoencoder/channel4_ser/shiftdata<1>
                                                       videoencoder/clockgenerator/lvdsclkman/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT1
                                                       videoencoder/clockgenerator/lvdsclkman/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (0.802ns logic, 0.813ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_4 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.607ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_4 to videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BQ      Tcko                  0.391   videoencoder/channel3_ser/buffer_0<12>
                                                       videoencoder/channel4_ser/buffer_0_4
    SLICE_X16Y12.B4      net (fanout=8)        0.502   videoencoder/channel4_ser/buffer_0<4>
    SLICE_X16Y12.B       Tilo                  0.203   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X16Y12.A5      net (fanout=1)        0.222   videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X16Y12.CLK     Tas                   0.289   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.883ns logic, 0.724ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_7 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.481ns (1.383 - 1.864)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_7 to videoencoder/channel3_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CMUX    Tshcko                0.461   videoencoder/channel4_ser/buffer_0<0>
                                                       videoencoder/channel4_ser/buffer_0_7
    SLICE_X14Y13.C3      net (fanout=3)        0.763   videoencoder/channel4_ser/buffer_0<7>
    SLICE_X14Y13.CLK     Tas                   0.412   videoencoder/channel3_ser/shiftdata<0>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_G
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel3_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.873ns logic, 0.763ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel2_ser/buffer_0_12 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.538ns (1.381 - 1.919)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel2_ser/buffer_0_12 to videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.CQ       Tcko                  0.391   videoencoder/channel1_ser/buffer_0<13>
                                                       videoencoder/channel2_ser/buffer_0_12
    SLICE_X16Y12.A1      net (fanout=2)        0.880   videoencoder/channel2_ser/buffer_0<12>
    SLICE_X16Y12.CLK     Tas                   0.289   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.680ns logic, 0.880ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  -2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_6 (FF)
  Destination:          videoencoder/channel1_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.379 - 1.921)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_6 to videoencoder/channel1_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.391   videoencoder/clockgenerator/lvdsclkman/DataInBuffer
                                                       videoencoder/channel4_ser/buffer_0_6
    SLICE_X14Y11.D6      net (fanout=7)        0.478   videoencoder/channel4_ser/buffer_0<6>
    SLICE_X14Y11.D       Tilo                  0.205   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X14Y11.C6      net (fanout=1)        0.118   videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X14Y11.CLK     Tas                   0.341   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/channel1_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel1_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.937ns logic, 0.596ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel2_ser/buffer_0_10 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.528ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel2_ser/buffer_0_10 to videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.CMUX    Tshcko                0.461   videoencoder/channel2_ser/buffer_0<9>
                                                       videoencoder/channel2_ser/buffer_0_10
    SLICE_X16Y12.B6      net (fanout=2)        0.353   videoencoder/channel2_ser/buffer_0<10>
    SLICE_X16Y12.B       Tilo                  0.203   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X16Y12.A5      net (fanout=1)        0.222   videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X16Y12.CLK     Tas                   0.289   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.953ns logic, 0.575ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/buffer_0_2 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.514ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.545ns (1.381 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/buffer_0_2 to videoencoder/channel2_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.391   videoencoder/channel3_ser/buffer_0<12>
                                                       videoencoder/channel4_ser/buffer_0_2
    SLICE_X16Y12.B5      net (fanout=8)        0.409   videoencoder/channel4_ser/buffer_0<2>
    SLICE_X16Y12.B       Tilo                  0.203   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT21
    SLICE_X16Y12.A5      net (fanout=1)        0.222   videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
    SLICE_X16Y12.CLK     Tas                   0.289   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT22
                                                       videoencoder/channel2_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.883ns logic, 0.631ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel3_ser/buffer_0_10 (FF)
  Destination:          videoencoder/channel3_ser/shiftdata_1 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.507ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.546ns (1.380 - 1.926)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel3_ser/buffer_0_10 to videoencoder/channel3_ser/shiftdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BMUX    Tshcko                0.455   videoencoder/channel3_ser/buffer_0<13>
                                                       videoencoder/channel3_ser/buffer_0_10
    SLICE_X12Y12.B6      net (fanout=2)        0.338   videoencoder/channel3_ser/buffer_0<10>
    SLICE_X12Y12.B       Tilo                  0.203   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2_SW0
    SLICE_X12Y12.A5      net (fanout=1)        0.222   N17
    SLICE_X12Y12.CLK     Tas                   0.289   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT2
                                                       videoencoder/channel3_ser/shiftdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.947ns logic, 0.560ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  -2.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel2_ser/buffer_0_13 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.488ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel2_ser/buffer_0_13 to videoencoder/channel2_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BMUX    Tshcko                0.461   videoencoder/channel2_ser/buffer_0<9>
                                                       videoencoder/channel2_ser/buffer_0_13
    SLICE_X16Y12.C2      net (fanout=2)        0.654   videoencoder/channel2_ser/buffer_0<13>
    SLICE_X16Y12.CLK     Tas                   0.373   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_G
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel2_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.834ns logic, 0.654ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  -2.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel2_ser/buffer_0_11 (FF)
  Destination:          videoencoder/channel2_ser/shiftdata_0 (FF)
  Requirement:          0.238ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.544ns (1.381 - 1.925)
  Source Clock:         videoencoder/DataClock rising at 1.666ns
  Destination Clock:    videoencoder/clk35_BUFG rising at 1.904ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel2_ser/buffer_0_11 to videoencoder/channel2_ser/shiftdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.BQ      Tcko                  0.391   videoencoder/channel2_ser/buffer_0<9>
                                                       videoencoder/channel2_ser/buffer_0_11
    SLICE_X16Y12.D1      net (fanout=2)        0.715   videoencoder/channel2_ser/buffer_0<11>
    SLICE_X16Y12.CLK     Tas                   0.380   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13_F
                                                       videoencoder/channel2_ser/Mmux_outcount[2]_shiftdata[1]_wide_mux_11_OUT13
                                                       videoencoder/channel2_ser/shiftdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.771ns logic, 0.715ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "videoencoder/clk35" derived from
 PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS 
 divided by 3.50 to 476.190 pS and duty cycle corrected to HIGH 238 pS 

--------------------------------------------------------------------------------
Slack: -2.194ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKFX
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: videoencoder/clk35
--------------------------------------------------------------------------------
Slack: -1.254ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: videoencoder/clk35_BUFG/I0
  Logical resource: videoencoder/clk35_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: videoencoder/clk35
--------------------------------------------------------------------------------
Slack: -1.163ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: videoencoder/c1/CLK0
  Logical resource: videoencoder/channel1_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: -1.163ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: videoencoder/c2/CLK0
  Logical resource: videoencoder/channel2_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X7Y3.CLK0
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: -1.163ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: videoencoder/c3/CLK0
  Logical resource: videoencoder/channel3_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: -1.163ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: videoencoder/c4/CLK0
  Logical resource: videoencoder/channel4_ser/clock_forward_inst/CK0
  Location pin: OLOGIC_X10Y1.CLK0
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: -1.163ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: videoencoder/lvdsclk/CLK0
  Logical resource: videoencoder/clockgenerator/lvdsclkman/clock_forward_inst/CK0
  Location pin: OLOGIC_X10Y3.CLK0
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.046ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel1_ser/shiftdata<0>/CLK
  Logical resource: videoencoder/channel1_ser/shiftdata_0/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.046ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel4_ser/shiftdata<1>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/shiftdata_0/CK
  Location pin: SLICE_X14Y10.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.046ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel4_ser/shiftdata<1>/CLK
  Logical resource: videoencoder/channel4_ser/shiftdata_1/CK
  Location pin: SLICE_X14Y10.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.046ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel1_ser/shiftdata<1>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/shiftdata_1/CK
  Location pin: SLICE_X14Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.046ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel1_ser/shiftdata<1>/CLK
  Logical resource: videoencoder/channel1_ser/shiftdata_1/CK
  Location pin: SLICE_X14Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.046ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/shiftdata<0>/CLK
  Logical resource: videoencoder/channel3_ser/shiftdata_0/CK
  Location pin: SLICE_X14Y13.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.071ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: videoencoder/channel3_ser/shiftdata<1>/CLK
  Logical resource: videoencoder/channel3_ser/shiftdata_1/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.071ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: videoencoder/channel4_ser/shiftdata<0>/CLK
  Logical resource: videoencoder/channel4_ser/shiftdata_0/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.071ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/shiftdata<0>/CLK
  Logical resource: videoencoder/channel2_ser/shiftdata_1/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.071ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: videoencoder/channel2_ser/shiftdata<0>/CLK
  Logical resource: videoencoder/channel2_ser/shiftdata_0/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.082ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/outcount_0/CK
  Location pin: SLICE_X15Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.082ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/outcount_1/CK
  Location pin: SLICE_X15Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.082ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/outcount_2/CK
  Location pin: SLICE_X15Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 0.082ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: videoencoder/clockgenerator/lvdsclkman/outcount<2>/CLK
  Logical resource: videoencoder/clockgenerator/lvdsclkman/SendOK/CK
  Location pin: SLICE_X15Y11.CLK
  Clock network: videoencoder/clk35_BUFG
--------------------------------------------------------------------------------
Slack: 199.524ns (max period limit - period)
  Period: 0.476ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKFX
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: videoencoder/clk35
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "videoencoder/notclk35" derived from 
 PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns 
HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS   
divided by 3.50 to 476.190 pS and duty cycle corrected to HIGH 238 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 5 failing endpoints
 12 timing errors detected. (5 setup errors, 0 hold errors, 7 component switching limit errors)
 Minimum period is   5.636ns.
--------------------------------------------------------------------------------
Slack:                  -2.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/clockgenerator/lvdsclkman/shiftdata_1 (FF)
  Destination:          videoencoder/clockgenerator/lvdsclkman/clock_forward_inst (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.234ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.125ns (1.799 - 1.924)
  Source Clock:         videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/notclk35_BUFG rising at 0.238ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/clockgenerator/lvdsclkman/shiftdata_1 to videoencoder/clockgenerator/lvdsclkman/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.BQ      Tcko                  0.408   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/clockgenerator/lvdsclkman/shiftdata_1
    OLOGIC_X10Y3.D2      net (fanout=1)        1.240   videoencoder/clockgenerator/lvdsclkman/shiftdata<1>
    OLOGIC_X10Y3.CLK1    Todck                 0.586   videoencoder/lvdsclk
                                                       videoencoder/clockgenerator/lvdsclkman/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.994ns logic, 1.240ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -2.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel3_ser/shiftdata_1 (FF)
  Destination:          videoencoder/channel3_ser/clock_forward_inst (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.204ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.131ns (1.794 - 1.925)
  Source Clock:         videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/notclk35_BUFG rising at 0.238ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel3_ser/shiftdata_1 to videoencoder/channel3_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.AQ      Tcko                  0.447   videoencoder/channel3_ser/shiftdata<1>
                                                       videoencoder/channel3_ser/shiftdata_1
    OLOGIC_X9Y3.D2       net (fanout=1)        1.171   videoencoder/channel3_ser/shiftdata<1>
    OLOGIC_X9Y3.CLK1     Todck                 0.586   videoencoder/c3
                                                       videoencoder/channel3_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (1.033ns logic, 1.171ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel2_ser/shiftdata_1 (FF)
  Destination:          videoencoder/channel2_ser/clock_forward_inst (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.168ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.133ns (1.793 - 1.926)
  Source Clock:         videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/notclk35_BUFG rising at 0.238ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel2_ser/shiftdata_1 to videoencoder/channel2_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.447   videoencoder/channel2_ser/shiftdata<0>
                                                       videoencoder/channel2_ser/shiftdata_1
    OLOGIC_X7Y3.D2       net (fanout=1)        1.135   videoencoder/channel2_ser/shiftdata<1>
    OLOGIC_X7Y3.CLK1     Todck                 0.586   videoencoder/c2
                                                       videoencoder/channel2_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (1.033ns logic, 1.135ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  -2.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel4_ser/shiftdata_1 (FF)
  Destination:          videoencoder/channel4_ser/clock_forward_inst (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.121ns (1.800 - 1.921)
  Source Clock:         videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/notclk35_BUFG rising at 0.238ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel4_ser/shiftdata_1 to videoencoder/channel4_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.CQ      Tcko                  0.408   videoencoder/channel4_ser/shiftdata<1>
                                                       videoencoder/channel4_ser/shiftdata_1
    OLOGIC_X10Y1.D2      net (fanout=1)        1.073   videoencoder/channel4_ser/shiftdata<1>
    OLOGIC_X10Y1.CLK1    Todck                 0.586   videoencoder/c4
                                                       videoencoder/channel4_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.994ns logic, 1.073ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  -2.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               videoencoder/channel1_ser/shiftdata_1 (FF)
  Destination:          videoencoder/channel1_ser/clock_forward_inst (FF)
  Requirement:          0.238ns
  Data Path Delay:      2.084ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.102ns (1.822 - 1.924)
  Source Clock:         videoencoder/clk35_BUFG rising at 0.000ns
  Destination Clock:    videoencoder/notclk35_BUFG rising at 0.238ns
  Clock Uncertainty:    0.459ns

  Clock Uncertainty:          0.459ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: videoencoder/channel1_ser/shiftdata_1 to videoencoder/channel1_ser/clock_forward_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.CQ      Tcko                  0.408   videoencoder/channel1_ser/shiftdata<1>
                                                       videoencoder/channel1_ser/shiftdata_1
    OLOGIC_X6Y1.D2       net (fanout=1)        1.090   videoencoder/channel1_ser/shiftdata<1>
    OLOGIC_X6Y1.CLK1     Todck                 0.586   videoencoder/c1
                                                       videoencoder/channel1_ser/clock_forward_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.994ns logic, 1.090ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "videoencoder/notclk35" derived from
 PERIOD analysis for net "clk6x" derived from NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%; divided by 6.00 to 1.667 nS and duty cycle corrected to HIGH 833 pS 
 divided by 3.50 to 476.190 pS and duty cycle corrected to HIGH 238 pS 

--------------------------------------------------------------------------------
Slack: -2.194ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKFX180
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: videoencoder/notclk35
--------------------------------------------------------------------------------
Slack: -1.254ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: videoencoder/notclk35_BUFG/I0
  Logical resource: videoencoder/notclk35_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: videoencoder/notclk35
--------------------------------------------------------------------------------
Slack: -0.927ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: videoencoder/c1/CLK1
  Logical resource: videoencoder/channel1_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X6Y1.CLK1
  Clock network: videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: -0.927ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: videoencoder/c2/CLK1
  Logical resource: videoencoder/channel2_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X7Y3.CLK1
  Clock network: videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: -0.927ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: videoencoder/c3/CLK1
  Logical resource: videoencoder/channel3_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X9Y3.CLK1
  Clock network: videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: -0.927ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: videoencoder/c4/CLK1
  Logical resource: videoencoder/channel4_ser/clock_forward_inst/CK1
  Location pin: OLOGIC_X10Y1.CLK1
  Clock network: videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: -0.927ns (period - min period limit)
  Period: 0.476ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: videoencoder/lvdsclk/CLK1
  Logical resource: videoencoder/clockgenerator/lvdsclkman/clock_forward_inst/CK1
  Location pin: OLOGIC_X10Y3.CLK1
  Clock network: videoencoder/notclk35_BUFG
--------------------------------------------------------------------------------
Slack: 199.524ns (max period limit - period)
  Period: 0.476ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: videoencoder/clockgenerator/dcm_clk/CLKFX180
  Logical resource: videoencoder/clockgenerator/dcm_clk/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: videoencoder/notclk35
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     10.000ns|      5.340ns|    140.196ns|            0|          361|            0|         2426|
| clk6x                         |      1.667ns|      6.225ns|     23.366ns|          144|          217|         2043|          383|
|  videoencoder/clockgenerator/c|      1.667ns|      3.906ns|          N/A|           65|            0|          200|            0|
|  lkdcm                        |             |             |             |             |             |             |             |
|  videoencoder/clk35           |      0.476ns|      6.676ns|          N/A|          140|            0|          178|            0|
|  videoencoder/notclk35        |      0.476ns|      5.636ns|          N/A|           12|            0|            5|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.225|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 361  Score: 449600  (Setup/Max: 427006, Hold: 308, Component Switching Limit: 22286)

Constraints cover 2426 paths, 0 nets, and 512 connections

Design statistics:
   Minimum period:   6.676ns{1}   (Maximum frequency: 149.790MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 14 19:36:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



