
---------- Begin Simulation Statistics ----------
final_tick                                  211676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   375840                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.29                       # Real time elapsed on the host
host_tick_rate                              728871238                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      109118                       # Number of instructions simulated
sim_ops                                        109118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000212                       # Number of seconds simulated
sim_ticks                                   211676000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.959487                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   12895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3607                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15889                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1108                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              715                       # Number of indirect misses.
system.cpu.branchPred.lookups                   20565                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2421                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      16869                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3958                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9050                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               109118                       # Number of instructions committed
system.cpu.commit.committedOps                 109118                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       160207                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.681106                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.529308                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       114175     71.27%     71.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        21111     13.18%     84.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12492      7.80%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4940      3.08%     95.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1897      1.18%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1035      0.65%     97.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          417      0.26%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          182      0.11%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3958      2.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       160207                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2859                       # Number of function calls committed.
system.cpu.commit.int_insts                    108302                       # Number of committed integer instructions.
system.cpu.commit.loads                         23766                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            67850     62.18%     62.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4701      4.31%     66.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              101      0.09%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23765     21.78%     88.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          12687     11.63%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            109118                       # Class of committed instruction
system.cpu.commit.refs                          36453                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      109118                       # Number of Instructions Simulated
system.cpu.committedOps                        109118                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.939909                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.939909                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 13876                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1212                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                12991                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 127005                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    82377                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     62671                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2458                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1193                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1661                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       20565                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     18070                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         79776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1460                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         131639                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.097152                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              79623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              14003                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.621880                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             163043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.807388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.299906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    91499     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    43254     26.53%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12909      7.92%     90.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8443      5.18%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1773      1.09%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3185      1.95%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      240      0.15%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1139      0.70%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      601      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               163043                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.idleCycles                           48636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2541                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    17835                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.544353                       # Inst execution rate
system.cpu.iew.exec_refs                        38629                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      13035                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     546                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 25157                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3711                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13448                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              118169                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25594                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1933                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                115228                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3102                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2458                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3127                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              365                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1391                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          761                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1188                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1353                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     71039                       # num instructions consuming a value
system.cpu.iew.wb_count                        113663                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.839961                       # average fanout of values written-back
system.cpu.iew.wb_producers                     59670                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.536959                       # insts written-back per cycle
system.cpu.iew.wb_sent                         113714                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   150344                       # number of integer regfile reads
system.cpu.int_regfile_writes                   84455                       # number of integer regfile writes
system.cpu.ipc                               0.515488                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.515488                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 73169     62.45%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4758      4.06%     66.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   101      0.09%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.01%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25844     22.06%     88.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13255     11.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 117161                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  22                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1446                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012342                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      93      6.43%      6.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    804     55.60%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    518     35.82%     97.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    31      2.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 118573                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             398791                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       113653                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            127223                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     118143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    117161                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 2                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        163043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.718590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.117128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               97191     59.61%     59.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               34971     21.45%     81.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18318     11.24%     92.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8233      5.05%     97.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2298      1.41%     98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1061      0.65%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 518      0.32%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 374      0.23%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  79      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          163043                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.553484                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3028                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1835                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                25157                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13448                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      45                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           211679                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3827                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 81079                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2581                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    85493                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   8813                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                162835                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 124550                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               92798                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     61167                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                     57                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2458                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9499                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11719                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           162827                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            599                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8941                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       274196                       # The number of ROB reads
system.cpu.rob.rob_writes                      239172                       # The number of ROB writes
system.cpu.timesIdled                            3004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12624                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                823                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          265                       # Transaction distribution
system.membus.trans_dist::CleanEvict              610                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           823                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        80960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   80960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1003                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2938000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5258500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       434304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       308416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 742720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             878                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7198                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000417                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7195     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7198                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23216000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8751995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10198992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2848                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2461                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5309                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2848                       # number of overall hits
system.l2.overall_hits::.cpu.data                2461                       # number of overall hits
system.l2.overall_hits::total                    5309                       # number of overall hits
system.l2.demand_misses::.cpu.inst                549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                451                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1000                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               549                       # number of overall misses
system.l2.overall_misses::.cpu.data               451                       # number of overall misses
system.l2.overall_misses::total                  1000                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     41789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94899000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53110000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     41789000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94899000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2912                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6309                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2912                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6309                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.161613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.154876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.161613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.154876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96739.526412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92658.536585                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        94899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96739.526412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92658.536585                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        94899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 265                       # number of writebacks
system.l2.writebacks::total                       265                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1000                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1000                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42130000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     32769000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74899000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42130000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     32769000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74899000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.161613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.154876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.161613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.154876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158504                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76739.526412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72658.536585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        74899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76739.526412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72658.536585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        74899                       # average overall mshr miss latency
system.l2.replacements                            878                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1907                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3389                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3389                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   529                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.250708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.250708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92231.638418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92231.638418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.250708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.250708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72231.638418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72231.638418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.161613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96739.526412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96739.526412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.161613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.161613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76739.526412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76739.526412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.124207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92934.306569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92934.306569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19984000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19984000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.124207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72934.306569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72934.306569                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.272727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.272727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        87000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        87000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   122.634956                       # Cycle average of tags in use
system.l2.tags.total_refs                       12621                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1014                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.446746                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.883062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.207770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        52.544124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.540686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.410501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    102006                       # Number of tag accesses
system.l2.tags.data_accesses                   102006                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         165989531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136359342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302348873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    165989531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        165989531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80122451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80122451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80122451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        165989531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136359342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            382471324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000173398750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1000                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        265                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6303500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24097250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6642.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25392.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     223                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.860927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   350.747201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.717038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           17     11.26%     11.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     21.85%     33.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     11.26%     44.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19     12.58%     56.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      7.28%     64.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      5.30%     69.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      4.64%     74.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.65%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     23.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.785714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.078430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.506547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             5     35.71%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      7.14%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      7.14%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      7.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      7.14%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      7.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.828387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     42.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  60736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   15104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   64000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       286.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     211571000                       # Total gap between requests
system.mem_ctrls.avgGap                     167249.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 165989531.170279115438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 120939549.122243434191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71354333.982123628259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13966000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10131250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4376391250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25438.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22463.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16514683.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2049180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1070100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         58230630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         32247360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          110742645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.170529                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     83255000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    121401000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4726680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         61155870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         29784000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          113526705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.322989                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     76880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    127776000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        14246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14246                       # number of overall hits
system.cpu.icache.overall_hits::total           14246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3824                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3824                       # number of overall misses
system.cpu.icache.overall_misses::total          3824                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    147911000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147911000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147911000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147911000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        18070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        18070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        18070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        18070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.211621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.211621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.211621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.211621                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38679.654812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38679.654812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38679.654812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38679.654812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3389                       # number of writebacks
system.cpu.icache.writebacks::total              3389                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          427                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          427                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          427                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          427                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3397                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126545000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126545000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.187991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.187991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.187991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.187991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37251.987047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37251.987047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37251.987047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37251.987047                       # average overall mshr miss latency
system.cpu.icache.replacements                   3389                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3824                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147911000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147911000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        18070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        18070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.211621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.211621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38679.654812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38679.654812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          427                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.187991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.187991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37251.987047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37251.987047                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.981580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17643                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3397                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.193700                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.981580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             39537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            39537                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        28617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            28617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        28617                       # number of overall hits
system.cpu.dcache.overall_hits::total           28617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8392                       # number of overall misses
system.cpu.dcache.overall_misses::total          8392                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    282457990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    282457990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    282457990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    282457990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.226756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.226756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226756                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33658.006435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33658.006435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33658.006435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33658.006435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1606                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.925170                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1907                       # number of writebacks
system.cpu.dcache.writebacks::total              1907                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5469                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2923                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2923                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    110479999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110479999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110479999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110479999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.078981                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.078981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.078981                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078981                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37796.783784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37796.783784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37796.783784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37796.783784                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        17961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    191964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    191964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        24322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        24322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.261533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.261533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30178.273856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30178.273856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     77893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     77893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.090700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35309.610154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35309.610154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        10656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2031                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2031                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     90493990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     90493990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        12687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.160085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.160085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44556.371246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44556.371246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1314                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1314                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32586999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32586999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45449.092050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45449.092050                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.954175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31540                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.790284                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            447000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.954175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             76941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            76941                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    211676000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    211676000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
