Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  2 02:07:06 2017
| Host         : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.159      -85.515                    135                 2183        0.094        0.000                      0                 2183        3.750        0.000                       0                  1000  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.159      -85.515                    135                 2183        0.094        0.000                      0                 2183        3.750        0.000                       0                  1000  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          135  Failing Endpoints,  Worst Slack       -1.159ns,  Total Violation      -85.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.799ns  (logic 7.372ns (68.264%)  route 3.427ns (31.736%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.902 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[1]
                         net (fo=10, routed)          0.842    13.744    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_6
    SLICE_X37Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.222    12.586    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][29]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 7.372ns (68.746%)  route 3.352ns (31.254%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.902 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[1]
                         net (fo=10, routed)          0.766    13.669    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_6
    SLICE_X36Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X36Y100        FDRE (Setup_fdre_C_D)       -0.195    12.613    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][29]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 7.366ns (68.920%)  route 3.322ns (31.080%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.896 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[3]
                         net (fo=10, routed)          0.737    13.633    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_4
    SLICE_X36Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X36Y100        FDRE (Setup_fdre_C_D)       -0.213    12.595    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[5][31]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 7.291ns (68.634%)  route 3.332ns (31.366%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.821 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[2]
                         net (fo=10, routed)          0.747    13.568    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_5
    SLICE_X37Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.239    12.569    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][30]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 7.291ns (68.578%)  route 3.341ns (31.422%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.821 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[2]
                         net (fo=10, routed)          0.756    13.577    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_5
    SLICE_X38Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[1][30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y100        FDRE (Setup_fdre_C_D)       -0.207    12.601    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[1][30]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 7.366ns (69.623%)  route 3.214ns (30.377%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.896 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[3]
                         net (fo=10, routed)          0.629    13.525    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_4
    SLICE_X37Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.230    12.578    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[9][31]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 7.372ns (69.790%)  route 3.191ns (30.210%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.902 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[1]
                         net (fo=10, routed)          0.606    13.508    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_6
    SLICE_X38Y99         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.480    12.659    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][29]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X38Y99         FDRE (Setup_fdre_C_D)       -0.198    12.570    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[3][29]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.917ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 7.291ns (69.069%)  route 3.265ns (30.931%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.821 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[2]
                         net (fo=10, routed)          0.680    13.501    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_5
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)       -0.224    12.584    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][30]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                 -0.917    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.547ns  (logic 7.372ns (69.898%)  route 3.175ns (30.102%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.902 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[1]
                         net (fo=10, routed)          0.590    13.492    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_6
    SLICE_X36Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[7][29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)       -0.227    12.581    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[7][29]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.526ns  (logic 7.366ns (69.983%)  route 3.160ns (30.017%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.651     2.945    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/counter_reg[0]/Q
                         net (fo=47, routed)          1.073     4.474    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/A0
    SLICE_X36Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.271     4.745 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.722     5.467    design_1_i/my_multiplierIP_0/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_out[11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.503 r  design_1_i/my_multiplierIP_0/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.505    design_1_i/my_multiplierIP_0/p_1_out__0_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.023 r  design_1_i/my_multiplierIP_0/p_1_out__1/P[3]
                         net (fo=2, routed)           0.788    11.811    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in[20]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.935 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem[0][23]_i_5_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.448 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.448    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][23]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][27]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.896 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2/O[3]
                         net (fo=10, routed)          0.574    13.471    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][31]_i_2_n_4
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        1.654    12.833    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)       -0.245    12.563    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[6][31]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                 -0.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.169     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.177     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.639     0.975    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.261     1.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X32Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.559     0.895    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.115     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.639     0.975    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.261     1.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X32Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.095    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.120     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1000, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y100   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y100   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y102   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y100   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y102   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y102   design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Ymem_reg[0][17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y92    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y95    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y95    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y95    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y95    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y94    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg_0_15_10_10/SP/CLK



