;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB09_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB09_ST
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0
ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_IntClock__INDEX EQU 0x00
ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_IntClock__PM_ACT_MSK EQU 0x01
ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_IntClock__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

; Analog_Dial
Analog_Dial__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Analog_Dial__0__MASK EQU 0x80
Analog_Dial__0__PC EQU CYREG_PRT0_PC7
Analog_Dial__0__PORT EQU 0
Analog_Dial__0__SHIFT EQU 7
Analog_Dial__AG EQU CYREG_PRT0_AG
Analog_Dial__AMUX EQU CYREG_PRT0_AMUX
Analog_Dial__BIE EQU CYREG_PRT0_BIE
Analog_Dial__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_Dial__BYP EQU CYREG_PRT0_BYP
Analog_Dial__CTL EQU CYREG_PRT0_CTL
Analog_Dial__DM0 EQU CYREG_PRT0_DM0
Analog_Dial__DM1 EQU CYREG_PRT0_DM1
Analog_Dial__DM2 EQU CYREG_PRT0_DM2
Analog_Dial__DR EQU CYREG_PRT0_DR
Analog_Dial__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_Dial__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_Dial__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_Dial__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_Dial__MASK EQU 0x80
Analog_Dial__PORT EQU 0
Analog_Dial__PRT EQU CYREG_PRT0_PRT
Analog_Dial__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_Dial__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_Dial__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_Dial__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_Dial__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_Dial__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_Dial__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_Dial__PS EQU CYREG_PRT0_PS
Analog_Dial__SHIFT EQU 7
Analog_Dial__SLW EQU CYREG_PRT0_SLW

; Analog_RX
Analog_RX__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Analog_RX__0__MASK EQU 0x08
Analog_RX__0__PC EQU CYREG_PRT0_PC3
Analog_RX__0__PORT EQU 0
Analog_RX__0__SHIFT EQU 3
Analog_RX__AG EQU CYREG_PRT0_AG
Analog_RX__AMUX EQU CYREG_PRT0_AMUX
Analog_RX__BIE EQU CYREG_PRT0_BIE
Analog_RX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_RX__BYP EQU CYREG_PRT0_BYP
Analog_RX__CTL EQU CYREG_PRT0_CTL
Analog_RX__DM0 EQU CYREG_PRT0_DM0
Analog_RX__DM1 EQU CYREG_PRT0_DM1
Analog_RX__DM2 EQU CYREG_PRT0_DM2
Analog_RX__DR EQU CYREG_PRT0_DR
Analog_RX__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_RX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_RX__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_RX__MASK EQU 0x08
Analog_RX__PORT EQU 0
Analog_RX__PRT EQU CYREG_PRT0_PRT
Analog_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_RX__PS EQU CYREG_PRT0_PS
Analog_RX__SHIFT EQU 3
Analog_RX__SLW EQU CYREG_PRT0_SLW

; Analog_RY
Analog_RY__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Analog_RY__0__MASK EQU 0x10
Analog_RY__0__PC EQU CYREG_PRT0_PC4
Analog_RY__0__PORT EQU 0
Analog_RY__0__SHIFT EQU 4
Analog_RY__AG EQU CYREG_PRT0_AG
Analog_RY__AMUX EQU CYREG_PRT0_AMUX
Analog_RY__BIE EQU CYREG_PRT0_BIE
Analog_RY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_RY__BYP EQU CYREG_PRT0_BYP
Analog_RY__CTL EQU CYREG_PRT0_CTL
Analog_RY__DM0 EQU CYREG_PRT0_DM0
Analog_RY__DM1 EQU CYREG_PRT0_DM1
Analog_RY__DM2 EQU CYREG_PRT0_DM2
Analog_RY__DR EQU CYREG_PRT0_DR
Analog_RY__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_RY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_RY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_RY__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_RY__MASK EQU 0x10
Analog_RY__PORT EQU 0
Analog_RY__PRT EQU CYREG_PRT0_PRT
Analog_RY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_RY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_RY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_RY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_RY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_RY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_RY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_RY__PS EQU CYREG_PRT0_PS
Analog_RY__SHIFT EQU 4
Analog_RY__SLW EQU CYREG_PRT0_SLW

; Analog_RZ
Analog_RZ__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Analog_RZ__0__MASK EQU 0x20
Analog_RZ__0__PC EQU CYREG_PRT0_PC5
Analog_RZ__0__PORT EQU 0
Analog_RZ__0__SHIFT EQU 5
Analog_RZ__AG EQU CYREG_PRT0_AG
Analog_RZ__AMUX EQU CYREG_PRT0_AMUX
Analog_RZ__BIE EQU CYREG_PRT0_BIE
Analog_RZ__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_RZ__BYP EQU CYREG_PRT0_BYP
Analog_RZ__CTL EQU CYREG_PRT0_CTL
Analog_RZ__DM0 EQU CYREG_PRT0_DM0
Analog_RZ__DM1 EQU CYREG_PRT0_DM1
Analog_RZ__DM2 EQU CYREG_PRT0_DM2
Analog_RZ__DR EQU CYREG_PRT0_DR
Analog_RZ__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_RZ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_RZ__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_RZ__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_RZ__MASK EQU 0x20
Analog_RZ__PORT EQU 0
Analog_RZ__PRT EQU CYREG_PRT0_PRT
Analog_RZ__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_RZ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_RZ__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_RZ__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_RZ__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_RZ__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_RZ__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_RZ__PS EQU CYREG_PRT0_PS
Analog_RZ__SHIFT EQU 5
Analog_RZ__SLW EQU CYREG_PRT0_SLW

; Analog_Slider
Analog_Slider__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Analog_Slider__0__MASK EQU 0x40
Analog_Slider__0__PC EQU CYREG_PRT0_PC6
Analog_Slider__0__PORT EQU 0
Analog_Slider__0__SHIFT EQU 6
Analog_Slider__AG EQU CYREG_PRT0_AG
Analog_Slider__AMUX EQU CYREG_PRT0_AMUX
Analog_Slider__BIE EQU CYREG_PRT0_BIE
Analog_Slider__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_Slider__BYP EQU CYREG_PRT0_BYP
Analog_Slider__CTL EQU CYREG_PRT0_CTL
Analog_Slider__DM0 EQU CYREG_PRT0_DM0
Analog_Slider__DM1 EQU CYREG_PRT0_DM1
Analog_Slider__DM2 EQU CYREG_PRT0_DM2
Analog_Slider__DR EQU CYREG_PRT0_DR
Analog_Slider__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_Slider__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_Slider__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_Slider__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_Slider__MASK EQU 0x40
Analog_Slider__PORT EQU 0
Analog_Slider__PRT EQU CYREG_PRT0_PRT
Analog_Slider__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_Slider__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_Slider__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_Slider__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_Slider__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_Slider__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_Slider__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_Slider__PS EQU CYREG_PRT0_PS
Analog_Slider__SHIFT EQU 6
Analog_Slider__SLW EQU CYREG_PRT0_SLW

; Analog_X
Analog_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Analog_X__0__MASK EQU 0x01
Analog_X__0__PC EQU CYREG_PRT0_PC0
Analog_X__0__PORT EQU 0
Analog_X__0__SHIFT EQU 0
Analog_X__AG EQU CYREG_PRT0_AG
Analog_X__AMUX EQU CYREG_PRT0_AMUX
Analog_X__BIE EQU CYREG_PRT0_BIE
Analog_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_X__BYP EQU CYREG_PRT0_BYP
Analog_X__CTL EQU CYREG_PRT0_CTL
Analog_X__DM0 EQU CYREG_PRT0_DM0
Analog_X__DM1 EQU CYREG_PRT0_DM1
Analog_X__DM2 EQU CYREG_PRT0_DM2
Analog_X__DR EQU CYREG_PRT0_DR
Analog_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_X__MASK EQU 0x01
Analog_X__PORT EQU 0
Analog_X__PRT EQU CYREG_PRT0_PRT
Analog_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_X__PS EQU CYREG_PRT0_PS
Analog_X__SHIFT EQU 0
Analog_X__SLW EQU CYREG_PRT0_SLW

; Analog_Y
Analog_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Analog_Y__0__MASK EQU 0x02
Analog_Y__0__PC EQU CYREG_PRT0_PC1
Analog_Y__0__PORT EQU 0
Analog_Y__0__SHIFT EQU 1
Analog_Y__AG EQU CYREG_PRT0_AG
Analog_Y__AMUX EQU CYREG_PRT0_AMUX
Analog_Y__BIE EQU CYREG_PRT0_BIE
Analog_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_Y__BYP EQU CYREG_PRT0_BYP
Analog_Y__CTL EQU CYREG_PRT0_CTL
Analog_Y__DM0 EQU CYREG_PRT0_DM0
Analog_Y__DM1 EQU CYREG_PRT0_DM1
Analog_Y__DM2 EQU CYREG_PRT0_DM2
Analog_Y__DR EQU CYREG_PRT0_DR
Analog_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_Y__MASK EQU 0x02
Analog_Y__PORT EQU 0
Analog_Y__PRT EQU CYREG_PRT0_PRT
Analog_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_Y__PS EQU CYREG_PRT0_PS
Analog_Y__SHIFT EQU 1
Analog_Y__SLW EQU CYREG_PRT0_SLW

; Analog_Z
Analog_Z__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Analog_Z__0__MASK EQU 0x04
Analog_Z__0__PC EQU CYREG_PRT0_PC2
Analog_Z__0__PORT EQU 0
Analog_Z__0__SHIFT EQU 2
Analog_Z__AG EQU CYREG_PRT0_AG
Analog_Z__AMUX EQU CYREG_PRT0_AMUX
Analog_Z__BIE EQU CYREG_PRT0_BIE
Analog_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_Z__BYP EQU CYREG_PRT0_BYP
Analog_Z__CTL EQU CYREG_PRT0_CTL
Analog_Z__DM0 EQU CYREG_PRT0_DM0
Analog_Z__DM1 EQU CYREG_PRT0_DM1
Analog_Z__DM2 EQU CYREG_PRT0_DM2
Analog_Z__DR EQU CYREG_PRT0_DR
Analog_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_Z__MASK EQU 0x04
Analog_Z__PORT EQU 0
Analog_Z__PRT EQU CYREG_PRT0_PRT
Analog_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_Z__PS EQU CYREG_PRT0_PS
Analog_Z__SHIFT EQU 2
Analog_Z__SLW EQU CYREG_PRT0_SLW

; ButtonReg1
ButtonReg1_sts_sts_reg__0__MASK EQU 0x01
ButtonReg1_sts_sts_reg__0__POS EQU 0
ButtonReg1_sts_sts_reg__1__MASK EQU 0x02
ButtonReg1_sts_sts_reg__1__POS EQU 1
ButtonReg1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ButtonReg1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
ButtonReg1_sts_sts_reg__2__MASK EQU 0x04
ButtonReg1_sts_sts_reg__2__POS EQU 2
ButtonReg1_sts_sts_reg__3__MASK EQU 0x08
ButtonReg1_sts_sts_reg__3__POS EQU 3
ButtonReg1_sts_sts_reg__4__MASK EQU 0x10
ButtonReg1_sts_sts_reg__4__POS EQU 4
ButtonReg1_sts_sts_reg__5__MASK EQU 0x20
ButtonReg1_sts_sts_reg__5__POS EQU 5
ButtonReg1_sts_sts_reg__6__MASK EQU 0x40
ButtonReg1_sts_sts_reg__6__POS EQU 6
ButtonReg1_sts_sts_reg__7__MASK EQU 0x80
ButtonReg1_sts_sts_reg__7__POS EQU 7
ButtonReg1_sts_sts_reg__MASK EQU 0xFF
ButtonReg1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
ButtonReg1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ButtonReg1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

; ButtonReg2
ButtonReg2_sts_sts_reg__0__MASK EQU 0x01
ButtonReg2_sts_sts_reg__0__POS EQU 0
ButtonReg2_sts_sts_reg__1__MASK EQU 0x02
ButtonReg2_sts_sts_reg__1__POS EQU 1
ButtonReg2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ButtonReg2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
ButtonReg2_sts_sts_reg__2__MASK EQU 0x04
ButtonReg2_sts_sts_reg__2__POS EQU 2
ButtonReg2_sts_sts_reg__3__MASK EQU 0x08
ButtonReg2_sts_sts_reg__3__POS EQU 3
ButtonReg2_sts_sts_reg__4__MASK EQU 0x10
ButtonReg2_sts_sts_reg__4__POS EQU 4
ButtonReg2_sts_sts_reg__5__MASK EQU 0x20
ButtonReg2_sts_sts_reg__5__POS EQU 5
ButtonReg2_sts_sts_reg__6__MASK EQU 0x40
ButtonReg2_sts_sts_reg__6__POS EQU 6
ButtonReg2_sts_sts_reg__7__MASK EQU 0x80
ButtonReg2_sts_sts_reg__7__POS EQU 7
ButtonReg2_sts_sts_reg__MASK EQU 0xFF
ButtonReg2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
ButtonReg2_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ButtonReg2_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ButtonReg2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ButtonReg2_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
ButtonReg2_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
ButtonReg2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

; ButtonReg3
ButtonReg3_sts_sts_reg__0__MASK EQU 0x01
ButtonReg3_sts_sts_reg__0__POS EQU 0
ButtonReg3_sts_sts_reg__1__MASK EQU 0x02
ButtonReg3_sts_sts_reg__1__POS EQU 1
ButtonReg3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ButtonReg3_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
ButtonReg3_sts_sts_reg__2__MASK EQU 0x04
ButtonReg3_sts_sts_reg__2__POS EQU 2
ButtonReg3_sts_sts_reg__3__MASK EQU 0x08
ButtonReg3_sts_sts_reg__3__POS EQU 3
ButtonReg3_sts_sts_reg__4__MASK EQU 0x10
ButtonReg3_sts_sts_reg__4__POS EQU 4
ButtonReg3_sts_sts_reg__5__MASK EQU 0x20
ButtonReg3_sts_sts_reg__5__POS EQU 5
ButtonReg3_sts_sts_reg__MASK EQU 0x3F
ButtonReg3_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB09_MSK
ButtonReg3_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ButtonReg3_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB09_ST

; Button_17_22
Button_17_22__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Button_17_22__0__MASK EQU 0x04
Button_17_22__0__PC EQU CYREG_PRT1_PC2
Button_17_22__0__PORT EQU 1
Button_17_22__0__SHIFT EQU 2
Button_17_22__1__INTTYPE EQU CYREG_PICU1_INTTYPE3
Button_17_22__1__MASK EQU 0x08
Button_17_22__1__PC EQU CYREG_PRT1_PC3
Button_17_22__1__PORT EQU 1
Button_17_22__1__SHIFT EQU 3
Button_17_22__2__INTTYPE EQU CYREG_PICU1_INTTYPE4
Button_17_22__2__MASK EQU 0x10
Button_17_22__2__PC EQU CYREG_PRT1_PC4
Button_17_22__2__PORT EQU 1
Button_17_22__2__SHIFT EQU 4
Button_17_22__3__INTTYPE EQU CYREG_PICU1_INTTYPE5
Button_17_22__3__MASK EQU 0x20
Button_17_22__3__PC EQU CYREG_PRT1_PC5
Button_17_22__3__PORT EQU 1
Button_17_22__3__SHIFT EQU 5
Button_17_22__4__INTTYPE EQU CYREG_PICU1_INTTYPE6
Button_17_22__4__MASK EQU 0x40
Button_17_22__4__PC EQU CYREG_PRT1_PC6
Button_17_22__4__PORT EQU 1
Button_17_22__4__SHIFT EQU 6
Button_17_22__5__INTTYPE EQU CYREG_PICU1_INTTYPE7
Button_17_22__5__MASK EQU 0x80
Button_17_22__5__PC EQU CYREG_PRT1_PC7
Button_17_22__5__PORT EQU 1
Button_17_22__5__SHIFT EQU 7
Button_17_22__AG EQU CYREG_PRT1_AG
Button_17_22__AMUX EQU CYREG_PRT1_AMUX
Button_17_22__BIE EQU CYREG_PRT1_BIE
Button_17_22__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Button_17_22__BYP EQU CYREG_PRT1_BYP
Button_17_22__CTL EQU CYREG_PRT1_CTL
Button_17_22__DM0 EQU CYREG_PRT1_DM0
Button_17_22__DM1 EQU CYREG_PRT1_DM1
Button_17_22__DM2 EQU CYREG_PRT1_DM2
Button_17_22__DR EQU CYREG_PRT1_DR
Button_17_22__INP_DIS EQU CYREG_PRT1_INP_DIS
Button_17_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Button_17_22__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Button_17_22__LCD_EN EQU CYREG_PRT1_LCD_EN
Button_17_22__MASK EQU 0xFC
Button_17_22__PORT EQU 1
Button_17_22__PRT EQU CYREG_PRT1_PRT
Button_17_22__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Button_17_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Button_17_22__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Button_17_22__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Button_17_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Button_17_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Button_17_22__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Button_17_22__PS EQU CYREG_PRT1_PS
Button_17_22__SHIFT EQU 2
Button_17_22__SLW EQU CYREG_PRT1_SLW

; Button_1_8
Button_1_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Button_1_8__0__MASK EQU 0x01
Button_1_8__0__PC EQU CYREG_PRT3_PC0
Button_1_8__0__PORT EQU 3
Button_1_8__0__SHIFT EQU 0
Button_1_8__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Button_1_8__1__MASK EQU 0x02
Button_1_8__1__PC EQU CYREG_PRT3_PC1
Button_1_8__1__PORT EQU 3
Button_1_8__1__SHIFT EQU 1
Button_1_8__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Button_1_8__2__MASK EQU 0x04
Button_1_8__2__PC EQU CYREG_PRT3_PC2
Button_1_8__2__PORT EQU 3
Button_1_8__2__SHIFT EQU 2
Button_1_8__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Button_1_8__3__MASK EQU 0x08
Button_1_8__3__PC EQU CYREG_PRT3_PC3
Button_1_8__3__PORT EQU 3
Button_1_8__3__SHIFT EQU 3
Button_1_8__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
Button_1_8__4__MASK EQU 0x10
Button_1_8__4__PC EQU CYREG_PRT3_PC4
Button_1_8__4__PORT EQU 3
Button_1_8__4__SHIFT EQU 4
Button_1_8__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Button_1_8__5__MASK EQU 0x20
Button_1_8__5__PC EQU CYREG_PRT3_PC5
Button_1_8__5__PORT EQU 3
Button_1_8__5__SHIFT EQU 5
Button_1_8__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
Button_1_8__6__MASK EQU 0x40
Button_1_8__6__PC EQU CYREG_PRT3_PC6
Button_1_8__6__PORT EQU 3
Button_1_8__6__SHIFT EQU 6
Button_1_8__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
Button_1_8__7__MASK EQU 0x80
Button_1_8__7__PC EQU CYREG_PRT3_PC7
Button_1_8__7__PORT EQU 3
Button_1_8__7__SHIFT EQU 7
Button_1_8__AG EQU CYREG_PRT3_AG
Button_1_8__AMUX EQU CYREG_PRT3_AMUX
Button_1_8__BIE EQU CYREG_PRT3_BIE
Button_1_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button_1_8__BYP EQU CYREG_PRT3_BYP
Button_1_8__CTL EQU CYREG_PRT3_CTL
Button_1_8__DM0 EQU CYREG_PRT3_DM0
Button_1_8__DM1 EQU CYREG_PRT3_DM1
Button_1_8__DM2 EQU CYREG_PRT3_DM2
Button_1_8__DR EQU CYREG_PRT3_DR
Button_1_8__INP_DIS EQU CYREG_PRT3_INP_DIS
Button_1_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button_1_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button_1_8__LCD_EN EQU CYREG_PRT3_LCD_EN
Button_1_8__MASK EQU 0xFF
Button_1_8__PORT EQU 3
Button_1_8__PRT EQU CYREG_PRT3_PRT
Button_1_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button_1_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button_1_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button_1_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button_1_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button_1_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button_1_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button_1_8__PS EQU CYREG_PRT3_PS
Button_1_8__SHIFT EQU 0
Button_1_8__SLW EQU CYREG_PRT3_SLW

; Button_9_16
Button_9_16__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Button_9_16__0__MASK EQU 0x01
Button_9_16__0__PC EQU CYREG_PRT2_PC0
Button_9_16__0__PORT EQU 2
Button_9_16__0__SHIFT EQU 0
Button_9_16__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Button_9_16__1__MASK EQU 0x02
Button_9_16__1__PC EQU CYREG_PRT2_PC1
Button_9_16__1__PORT EQU 2
Button_9_16__1__SHIFT EQU 1
Button_9_16__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Button_9_16__2__MASK EQU 0x04
Button_9_16__2__PC EQU CYREG_PRT2_PC2
Button_9_16__2__PORT EQU 2
Button_9_16__2__SHIFT EQU 2
Button_9_16__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Button_9_16__3__MASK EQU 0x08
Button_9_16__3__PC EQU CYREG_PRT2_PC3
Button_9_16__3__PORT EQU 2
Button_9_16__3__SHIFT EQU 3
Button_9_16__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
Button_9_16__4__MASK EQU 0x10
Button_9_16__4__PC EQU CYREG_PRT2_PC4
Button_9_16__4__PORT EQU 2
Button_9_16__4__SHIFT EQU 4
Button_9_16__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
Button_9_16__5__MASK EQU 0x20
Button_9_16__5__PC EQU CYREG_PRT2_PC5
Button_9_16__5__PORT EQU 2
Button_9_16__5__SHIFT EQU 5
Button_9_16__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
Button_9_16__6__MASK EQU 0x40
Button_9_16__6__PC EQU CYREG_PRT2_PC6
Button_9_16__6__PORT EQU 2
Button_9_16__6__SHIFT EQU 6
Button_9_16__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
Button_9_16__7__MASK EQU 0x80
Button_9_16__7__PC EQU CYREG_PRT2_PC7
Button_9_16__7__PORT EQU 2
Button_9_16__7__SHIFT EQU 7
Button_9_16__AG EQU CYREG_PRT2_AG
Button_9_16__AMUX EQU CYREG_PRT2_AMUX
Button_9_16__BIE EQU CYREG_PRT2_BIE
Button_9_16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button_9_16__BYP EQU CYREG_PRT2_BYP
Button_9_16__CTL EQU CYREG_PRT2_CTL
Button_9_16__DM0 EQU CYREG_PRT2_DM0
Button_9_16__DM1 EQU CYREG_PRT2_DM1
Button_9_16__DM2 EQU CYREG_PRT2_DM2
Button_9_16__DR EQU CYREG_PRT2_DR
Button_9_16__INP_DIS EQU CYREG_PRT2_INP_DIS
Button_9_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button_9_16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button_9_16__LCD_EN EQU CYREG_PRT2_LCD_EN
Button_9_16__MASK EQU 0xFF
Button_9_16__PORT EQU 2
Button_9_16__PRT EQU CYREG_PRT2_PRT
Button_9_16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button_9_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button_9_16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button_9_16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button_9_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button_9_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button_9_16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button_9_16__PS EQU CYREG_PRT2_PS
Button_9_16__SHIFT EQU 0
Button_9_16__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; DEBUG_UART_BUART
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
DEBUG_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sRX_RxSts__3__POS EQU 3
DEBUG_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
DEBUG_UART_BUART_sRX_RxSts__4__POS EQU 4
DEBUG_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
DEBUG_UART_BUART_sRX_RxSts__5__POS EQU 5
DEBUG_UART_BUART_sRX_RxSts__MASK EQU 0x38
DEBUG_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
DEBUG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DEBUG_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
DEBUG_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
DEBUG_UART_BUART_sTX_TxSts__0__POS EQU 0
DEBUG_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
DEBUG_UART_BUART_sTX_TxSts__1__POS EQU 1
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
DEBUG_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
DEBUG_UART_BUART_sTX_TxSts__2__POS EQU 2
DEBUG_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sTX_TxSts__3__POS EQU 3
DEBUG_UART_BUART_sTX_TxSts__MASK EQU 0x0F
DEBUG_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DEBUG_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST

; DEBUG_UART_IntClock
DEBUG_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DEBUG_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DEBUG_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DEBUG_UART_IntClock__INDEX EQU 0x01
DEBUG_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEBUG_UART_IntClock__PM_ACT_MSK EQU 0x02
DEBUG_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEBUG_UART_IntClock__PM_STBY_MSK EQU 0x02

; Out_1
Out_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Out_1__0__MASK EQU 0x01
Out_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
Out_1__0__PORT EQU 15
Out_1__0__SHIFT EQU 0
Out_1__AG EQU CYREG_PRT15_AG
Out_1__AMUX EQU CYREG_PRT15_AMUX
Out_1__BIE EQU CYREG_PRT15_BIE
Out_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Out_1__BYP EQU CYREG_PRT15_BYP
Out_1__CTL EQU CYREG_PRT15_CTL
Out_1__DM0 EQU CYREG_PRT15_DM0
Out_1__DM1 EQU CYREG_PRT15_DM1
Out_1__DM2 EQU CYREG_PRT15_DM2
Out_1__DR EQU CYREG_PRT15_DR
Out_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Out_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Out_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Out_1__MASK EQU 0x01
Out_1__PORT EQU 15
Out_1__PRT EQU CYREG_PRT15_PRT
Out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Out_1__PS EQU CYREG_PRT15_PS
Out_1__SHIFT EQU 0
Out_1__SLW EQU CYREG_PRT15_SLW
Out_10__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Out_10__0__MASK EQU 0x20
Out_10__0__PC EQU CYREG_PRT12_PC5
Out_10__0__PORT EQU 12
Out_10__0__SHIFT EQU 5
Out_10__AG EQU CYREG_PRT12_AG
Out_10__BIE EQU CYREG_PRT12_BIE
Out_10__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_10__BYP EQU CYREG_PRT12_BYP
Out_10__DM0 EQU CYREG_PRT12_DM0
Out_10__DM1 EQU CYREG_PRT12_DM1
Out_10__DM2 EQU CYREG_PRT12_DM2
Out_10__DR EQU CYREG_PRT12_DR
Out_10__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_10__MASK EQU 0x20
Out_10__PORT EQU 12
Out_10__PRT EQU CYREG_PRT12_PRT
Out_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_10__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_10__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_10__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_10__PS EQU CYREG_PRT12_PS
Out_10__SHIFT EQU 5
Out_10__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_10__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_10__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_10__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_10__SLW EQU CYREG_PRT12_SLW

; Out_2
Out_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Out_2__0__MASK EQU 0x02
Out_2__0__PC EQU CYREG_IO_PC_PRT15_PC1
Out_2__0__PORT EQU 15
Out_2__0__SHIFT EQU 1
Out_2__AG EQU CYREG_PRT15_AG
Out_2__AMUX EQU CYREG_PRT15_AMUX
Out_2__BIE EQU CYREG_PRT15_BIE
Out_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Out_2__BYP EQU CYREG_PRT15_BYP
Out_2__CTL EQU CYREG_PRT15_CTL
Out_2__DM0 EQU CYREG_PRT15_DM0
Out_2__DM1 EQU CYREG_PRT15_DM1
Out_2__DM2 EQU CYREG_PRT15_DM2
Out_2__DR EQU CYREG_PRT15_DR
Out_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Out_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Out_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Out_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Out_2__MASK EQU 0x02
Out_2__PORT EQU 15
Out_2__PRT EQU CYREG_PRT15_PRT
Out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Out_2__PS EQU CYREG_PRT15_PS
Out_2__SHIFT EQU 1
Out_2__SLW EQU CYREG_PRT15_SLW

; Out_3
Out_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Out_3__0__MASK EQU 0x04
Out_3__0__PC EQU CYREG_IO_PC_PRT15_PC2
Out_3__0__PORT EQU 15
Out_3__0__SHIFT EQU 2
Out_3__AG EQU CYREG_PRT15_AG
Out_3__AMUX EQU CYREG_PRT15_AMUX
Out_3__BIE EQU CYREG_PRT15_BIE
Out_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Out_3__BYP EQU CYREG_PRT15_BYP
Out_3__CTL EQU CYREG_PRT15_CTL
Out_3__DM0 EQU CYREG_PRT15_DM0
Out_3__DM1 EQU CYREG_PRT15_DM1
Out_3__DM2 EQU CYREG_PRT15_DM2
Out_3__DR EQU CYREG_PRT15_DR
Out_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Out_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Out_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Out_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Out_3__MASK EQU 0x04
Out_3__PORT EQU 15
Out_3__PRT EQU CYREG_PRT15_PRT
Out_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Out_3__PS EQU CYREG_PRT15_PS
Out_3__SHIFT EQU 2
Out_3__SLW EQU CYREG_PRT15_SLW

; Out_4
Out_4__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Out_4__0__MASK EQU 0x08
Out_4__0__PC EQU CYREG_IO_PC_PRT15_PC3
Out_4__0__PORT EQU 15
Out_4__0__SHIFT EQU 3
Out_4__AG EQU CYREG_PRT15_AG
Out_4__AMUX EQU CYREG_PRT15_AMUX
Out_4__BIE EQU CYREG_PRT15_BIE
Out_4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Out_4__BYP EQU CYREG_PRT15_BYP
Out_4__CTL EQU CYREG_PRT15_CTL
Out_4__DM0 EQU CYREG_PRT15_DM0
Out_4__DM1 EQU CYREG_PRT15_DM1
Out_4__DM2 EQU CYREG_PRT15_DM2
Out_4__DR EQU CYREG_PRT15_DR
Out_4__INP_DIS EQU CYREG_PRT15_INP_DIS
Out_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Out_4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Out_4__LCD_EN EQU CYREG_PRT15_LCD_EN
Out_4__MASK EQU 0x08
Out_4__PORT EQU 15
Out_4__PRT EQU CYREG_PRT15_PRT
Out_4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Out_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Out_4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Out_4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Out_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Out_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Out_4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Out_4__PS EQU CYREG_PRT15_PS
Out_4__SHIFT EQU 3
Out_4__SLW EQU CYREG_PRT15_SLW

; Out_5
Out_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Out_5__0__MASK EQU 0x10
Out_5__0__PC EQU CYREG_IO_PC_PRT15_PC4
Out_5__0__PORT EQU 15
Out_5__0__SHIFT EQU 4
Out_5__AG EQU CYREG_PRT15_AG
Out_5__AMUX EQU CYREG_PRT15_AMUX
Out_5__BIE EQU CYREG_PRT15_BIE
Out_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Out_5__BYP EQU CYREG_PRT15_BYP
Out_5__CTL EQU CYREG_PRT15_CTL
Out_5__DM0 EQU CYREG_PRT15_DM0
Out_5__DM1 EQU CYREG_PRT15_DM1
Out_5__DM2 EQU CYREG_PRT15_DM2
Out_5__DR EQU CYREG_PRT15_DR
Out_5__INP_DIS EQU CYREG_PRT15_INP_DIS
Out_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Out_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Out_5__LCD_EN EQU CYREG_PRT15_LCD_EN
Out_5__MASK EQU 0x10
Out_5__PORT EQU 15
Out_5__PRT EQU CYREG_PRT15_PRT
Out_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Out_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Out_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Out_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Out_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Out_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Out_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Out_5__PS EQU CYREG_PRT15_PS
Out_5__SHIFT EQU 4
Out_5__SLW EQU CYREG_PRT15_SLW

; Out_6
Out_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Out_6__0__MASK EQU 0x20
Out_6__0__PC EQU CYREG_IO_PC_PRT15_PC5
Out_6__0__PORT EQU 15
Out_6__0__SHIFT EQU 5
Out_6__AG EQU CYREG_PRT15_AG
Out_6__AMUX EQU CYREG_PRT15_AMUX
Out_6__BIE EQU CYREG_PRT15_BIE
Out_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Out_6__BYP EQU CYREG_PRT15_BYP
Out_6__CTL EQU CYREG_PRT15_CTL
Out_6__DM0 EQU CYREG_PRT15_DM0
Out_6__DM1 EQU CYREG_PRT15_DM1
Out_6__DM2 EQU CYREG_PRT15_DM2
Out_6__DR EQU CYREG_PRT15_DR
Out_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Out_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Out_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Out_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Out_6__MASK EQU 0x20
Out_6__PORT EQU 15
Out_6__PRT EQU CYREG_PRT15_PRT
Out_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Out_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Out_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Out_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Out_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Out_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Out_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Out_6__PS EQU CYREG_PRT15_PS
Out_6__SHIFT EQU 5
Out_6__SLW EQU CYREG_PRT15_SLW

; Out_7
Out_7__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Out_7__0__MASK EQU 0x04
Out_7__0__PC EQU CYREG_PRT12_PC2
Out_7__0__PORT EQU 12
Out_7__0__SHIFT EQU 2
Out_7__AG EQU CYREG_PRT12_AG
Out_7__BIE EQU CYREG_PRT12_BIE
Out_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_7__BYP EQU CYREG_PRT12_BYP
Out_7__DM0 EQU CYREG_PRT12_DM0
Out_7__DM1 EQU CYREG_PRT12_DM1
Out_7__DM2 EQU CYREG_PRT12_DM2
Out_7__DR EQU CYREG_PRT12_DR
Out_7__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_7__MASK EQU 0x04
Out_7__PORT EQU 12
Out_7__PRT EQU CYREG_PRT12_PRT
Out_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_7__PS EQU CYREG_PRT12_PS
Out_7__SHIFT EQU 2
Out_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_7__SLW EQU CYREG_PRT12_SLW

; Out_8
Out_8__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Out_8__0__MASK EQU 0x08
Out_8__0__PC EQU CYREG_PRT12_PC3
Out_8__0__PORT EQU 12
Out_8__0__SHIFT EQU 3
Out_8__AG EQU CYREG_PRT12_AG
Out_8__BIE EQU CYREG_PRT12_BIE
Out_8__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_8__BYP EQU CYREG_PRT12_BYP
Out_8__DM0 EQU CYREG_PRT12_DM0
Out_8__DM1 EQU CYREG_PRT12_DM1
Out_8__DM2 EQU CYREG_PRT12_DM2
Out_8__DR EQU CYREG_PRT12_DR
Out_8__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_8__MASK EQU 0x08
Out_8__PORT EQU 12
Out_8__PRT EQU CYREG_PRT12_PRT
Out_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_8__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_8__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_8__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_8__PS EQU CYREG_PRT12_PS
Out_8__SHIFT EQU 3
Out_8__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_8__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_8__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_8__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_8__SLW EQU CYREG_PRT12_SLW

; Out_9
Out_9__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Out_9__0__MASK EQU 0x10
Out_9__0__PC EQU CYREG_PRT12_PC4
Out_9__0__PORT EQU 12
Out_9__0__SHIFT EQU 4
Out_9__AG EQU CYREG_PRT12_AG
Out_9__BIE EQU CYREG_PRT12_BIE
Out_9__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_9__BYP EQU CYREG_PRT12_BYP
Out_9__DM0 EQU CYREG_PRT12_DM0
Out_9__DM1 EQU CYREG_PRT12_DM1
Out_9__DM2 EQU CYREG_PRT12_DM2
Out_9__DR EQU CYREG_PRT12_DR
Out_9__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_9__MASK EQU 0x10
Out_9__PORT EQU 12
Out_9__PRT EQU CYREG_PRT12_PRT
Out_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_9__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_9__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_9__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_9__PS EQU CYREG_PRT12_PS
Out_9__SHIFT EQU 4
Out_9__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_9__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_9__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_9__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_9__SLW EQU CYREG_PRT12_SLW

; OutputReg1
OutputReg1_Sync_ctrl_reg__0__MASK EQU 0x01
OutputReg1_Sync_ctrl_reg__0__POS EQU 0
OutputReg1_Sync_ctrl_reg__1__MASK EQU 0x02
OutputReg1_Sync_ctrl_reg__1__POS EQU 1
OutputReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
OutputReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
OutputReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
OutputReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
OutputReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
OutputReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
OutputReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
OutputReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
OutputReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
OutputReg1_Sync_ctrl_reg__2__MASK EQU 0x04
OutputReg1_Sync_ctrl_reg__2__POS EQU 2
OutputReg1_Sync_ctrl_reg__3__MASK EQU 0x08
OutputReg1_Sync_ctrl_reg__3__POS EQU 3
OutputReg1_Sync_ctrl_reg__4__MASK EQU 0x10
OutputReg1_Sync_ctrl_reg__4__POS EQU 4
OutputReg1_Sync_ctrl_reg__5__MASK EQU 0x20
OutputReg1_Sync_ctrl_reg__5__POS EQU 5
OutputReg1_Sync_ctrl_reg__6__MASK EQU 0x40
OutputReg1_Sync_ctrl_reg__6__POS EQU 6
OutputReg1_Sync_ctrl_reg__7__MASK EQU 0x80
OutputReg1_Sync_ctrl_reg__7__POS EQU 7
OutputReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
OutputReg1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
OutputReg1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
OutputReg1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
OutputReg1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
OutputReg1_Sync_ctrl_reg__MASK EQU 0xFF
OutputReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
OutputReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
OutputReg1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; OutputReg2
OutputReg2_Sync_ctrl_reg__0__MASK EQU 0x01
OutputReg2_Sync_ctrl_reg__0__POS EQU 0
OutputReg2_Sync_ctrl_reg__1__MASK EQU 0x02
OutputReg2_Sync_ctrl_reg__1__POS EQU 1
OutputReg2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
OutputReg2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
OutputReg2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
OutputReg2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
OutputReg2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
OutputReg2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
OutputReg2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
OutputReg2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
OutputReg2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
OutputReg2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
OutputReg2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
OutputReg2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
OutputReg2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
OutputReg2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
OutputReg2_Sync_ctrl_reg__MASK EQU 0x03
OutputReg2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
OutputReg2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
OutputReg2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; USBFS_1
USBFS_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_arb_int__INTC_MASK EQU 0x400000
USBFS_1_arb_int__INTC_NUMBER EQU 22
USBFS_1_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_bus_reset__INTC_MASK EQU 0x800000
USBFS_1_bus_reset__INTC_NUMBER EQU 23
USBFS_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_1_Dm__0__MASK EQU 0x80
USBFS_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_1_Dm__0__PORT EQU 15
USBFS_1_Dm__0__SHIFT EQU 7
USBFS_1_Dm__AG EQU CYREG_PRT15_AG
USBFS_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dm__DR EQU CYREG_PRT15_DR
USBFS_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dm__MASK EQU 0x80
USBFS_1_Dm__PORT EQU 15
USBFS_1_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dm__PS EQU CYREG_PRT15_PS
USBFS_1_Dm__SHIFT EQU 7
USBFS_1_Dm__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_1_Dp__0__MASK EQU 0x40
USBFS_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_1_Dp__0__PORT EQU 15
USBFS_1_Dp__0__SHIFT EQU 6
USBFS_1_Dp__AG EQU CYREG_PRT15_AG
USBFS_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dp__DR EQU CYREG_PRT15_DR
USBFS_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dp__MASK EQU 0x40
USBFS_1_Dp__PORT EQU 15
USBFS_1_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dp__PS EQU CYREG_PRT15_PS
USBFS_1_Dp__SHIFT EQU 6
USBFS_1_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBFS_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_dp_int__INTC_MASK EQU 0x1000
USBFS_1_dp_int__INTC_NUMBER EQU 12
USBFS_1_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_0__INTC_MASK EQU 0x1000000
USBFS_1_ep_0__INTC_NUMBER EQU 24
USBFS_1_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_1__INTC_MASK EQU 0x02
USBFS_1_ep_1__INTC_NUMBER EQU 1
USBFS_1_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_2__INTC_MASK EQU 0x04
USBFS_1_ep_2__INTC_NUMBER EQU 2
USBFS_1_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ord_int__INTC_MASK EQU 0x2000000
USBFS_1_ord_int__INTC_NUMBER EQU 25
USBFS_1_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_sof_int__INTC_MASK EQU 0x200000
USBFS_1_sof_int__INTC_NUMBER EQU 21
USBFS_1_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_1_USB__CR0 EQU CYREG_USB_CR0
USBFS_1_USB__CR1 EQU CYREG_USB_CR1
USBFS_1_USB__CWA EQU CYREG_USB_CWA
USBFS_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_1_USB__PM_ACT_MSK EQU 0x01
USBFS_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_1_USB__PM_STBY_MSK EQU 0x01
USBFS_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_1_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_1_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
