{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683018704941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683018704941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 14:41:44 2023 " "Processing started: Tue May 02 14:41:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683018704941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018704941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018704941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683018705633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683018705633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC23-RR " "Found design unit 1: IITB_RISC23-RR" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC23 " "Found entity 1: IITB_RISC23" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-working1 " "Found design unit 1: mux4to1-working1" {  } { { "mux4to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "D:/Project_EE309/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "D:/Project_EE309/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bit-working " "Found design unit 1: mux2to1_3bit-working" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC231-WB " "Found design unit 1: IITB_RISC231-WB" {  } { { "Write_Back.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Write_Back.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717779 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC231 " "Found entity 1: IITB_RISC231" {  } { { "Write_Back.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683018717779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018717779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC23 " "Elaborating entity \"IITB_RISC23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683018717828 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RR_RefAdd_E Register_Read.vhd(27) " "VHDL Signal Declaration warning at Register_Read.vhd(27): used implicit default value for signal \"RR_RefAdd_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683018717828 "|IITB_RISC23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementor Complementor:C1 " "Elaborating entity \"Complementor\" for hierarchy \"Complementor:C1\"" {  } { { "Register_Read.vhd" "C1" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683018717852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:muxA_R3 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:muxA_R3\"" {  } { { "Register_Read.vhd" "muxA_R3" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683018717852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bit mux2to1_3bit:muxRF_A1 " "Elaborating entity \"mux2to1_3bit\" for hierarchy \"mux2to1_3bit:muxRF_A1\"" {  } { { "Register_Read.vhd" "muxRF_A1" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683018717852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RR_RefAdd_E GND " "Pin \"RR_RefAdd_E\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683018718430 "|IITB_RISC23|RR_RefAdd_E"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683018718430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683018718519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683018719052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683018719052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R2\[12\] " "No output dependent on input pin \"Instr_R2\[12\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|Instr_R2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R2\[13\] " "No output dependent on input pin \"Instr_R2\[13\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|Instr_R2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R2\[14\] " "No output dependent on input pin \"Instr_R2\[14\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|Instr_R2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R2\[15\] " "No output dependent on input pin \"Instr_R2\[15\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|Instr_R2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[0\] " "No output dependent on input pin \"B_R2\[0\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[1\] " "No output dependent on input pin \"B_R2\[1\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[2\] " "No output dependent on input pin \"B_R2\[2\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[3\] " "No output dependent on input pin \"B_R2\[3\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[4\] " "No output dependent on input pin \"B_R2\[4\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[5\] " "No output dependent on input pin \"B_R2\[5\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[6\] " "No output dependent on input pin \"B_R2\[6\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[7\] " "No output dependent on input pin \"B_R2\[7\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[8\] " "No output dependent on input pin \"B_R2\[8\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[9\] " "No output dependent on input pin \"B_R2\[9\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[10\] " "No output dependent on input pin \"B_R2\[10\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[11\] " "No output dependent on input pin \"B_R2\[11\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[12\] " "No output dependent on input pin \"B_R2\[12\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[13\] " "No output dependent on input pin \"B_R2\[13\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[14\] " "No output dependent on input pin \"B_R2\[14\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[15\] " "No output dependent on input pin \"B_R2\[15\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|B_R2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[0\] " "No output dependent on input pin \"C_R2\[0\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[1\] " "No output dependent on input pin \"C_R2\[1\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[2\] " "No output dependent on input pin \"C_R2\[2\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[3\] " "No output dependent on input pin \"C_R2\[3\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[4\] " "No output dependent on input pin \"C_R2\[4\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[5\] " "No output dependent on input pin \"C_R2\[5\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[6\] " "No output dependent on input pin \"C_R2\[6\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[7\] " "No output dependent on input pin \"C_R2\[7\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[8\] " "No output dependent on input pin \"C_R2\[8\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[9\] " "No output dependent on input pin \"C_R2\[9\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[10\] " "No output dependent on input pin \"C_R2\[10\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[11\] " "No output dependent on input pin \"C_R2\[11\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[12\] " "No output dependent on input pin \"C_R2\[12\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[13\] " "No output dependent on input pin \"C_R2\[13\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[14\] " "No output dependent on input pin \"C_R2\[14\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[15\] " "No output dependent on input pin \"C_R2\[15\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683018719132 "|IITB_RISC23|C_R2[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683018719132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "144 " "Implemented 144 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683018719132 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683018719132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683018719132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683018719132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683018719156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 14:41:59 2023 " "Processing ended: Tue May 02 14:41:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683018719156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683018719156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683018719156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683018719156 ""}
