Analysis & Synthesis report for VGA_Pic
Thu Apr 20 17:56:37 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |VGA_Pic
 16. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 18. altpll Parameter Settings by Entity Instance
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "rom:rom_inst"
 21. Port Connectivity Checks: "pll:pll_inst"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 20 17:56:37 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; VGA_Pic                                         ;
; Top-level Entity Name              ; VGA_Pic                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 162                                             ;
;     Total combinational functions  ; 162                                             ;
;     Dedicated logic registers      ; 85                                              ;
; Total registers                    ; 85                                              ;
; Total pins                         ; 31                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 98,304                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; VGA_Pic            ; VGA_Pic            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../src/vga_para.v                     ; yes             ; User Verilog HDL File                  ; D:/code-file/FPGA/vga_pic/src/vga_para.v                                                    ;         ;
; ../src/vga_ctrl.v                     ; yes             ; User Verilog HDL File                  ; D:/code-file/FPGA/vga_pic/src/vga_ctrl.v                                                    ;         ;
; ../pll/pll.v                          ; yes             ; User Wizard-Generated File             ; D:/code-file/FPGA/vga_pic/pll/pll.v                                                         ;         ;
; ../rom/rom.v                          ; yes             ; User Wizard-Generated File             ; D:/code-file/FPGA/vga_pic/rom/rom.v                                                         ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                        ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                       ; yes             ; Auto-Generated Megafunction            ; D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v                                               ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mja1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf                                        ;         ;
; /code-file/fpga/vga_pic/crazybird.hex ; yes             ; Auto-Found Memory Initialization File  ; /code-file/fpga/vga_pic/crazybird.hex                                                       ;         ;
; db/decode_f8a.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/code-file/FPGA/vga_pic/prj/db/decode_f8a.tdf                                             ;         ;
; db/mux_kob.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/code-file/FPGA/vga_pic/prj/db/mux_kob.tdf                                                ;         ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 162       ;
;                                             ;           ;
; Total combinational functions               ; 162       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 61        ;
;     -- 3 input functions                    ; 8         ;
;     -- <=2 input functions                  ; 93        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 103       ;
;     -- arithmetic mode                      ; 59        ;
;                                             ;           ;
; Total registers                             ; 85        ;
;     -- Dedicated logic registers            ; 85        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
; Total memory bits                           ; 98304     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; vga_clk~2 ;
; Maximum fan-out                             ; 109       ;
; Total fan-out                               ; 1131      ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |VGA_Pic                                  ; 162 (162)           ; 85 (85)                   ; 98304       ; 0            ; 0       ; 0         ; 31   ; 0            ; |VGA_Pic                                                                             ; VGA_Pic         ; work         ;
;    |pll:pll_inst|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_Pic|pll:pll_inst                                                                ; pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_Pic|pll:pll_inst|altpll:altpll_component                                        ; altpll          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_Pic|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated              ; pll_altpll      ; work         ;
;    |rom:rom_inst|                         ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_Pic|rom:rom_inst                                                                ; rom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_mja1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_Pic|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated ; altsyncram_mja1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 26435        ; 24           ; --           ; --           ; 634440 ; ../CrazyBird.hex ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |VGA_Pic|pll:pll_inst ; ../pll/pll.v    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |VGA_Pic|rom:rom_inst ; ../rom/rom.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                  ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------+----------------------------------------+
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|address_reg_a[0,1] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                          ;                                        ;
+------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 85    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 85    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vsync~reg0                             ; 2       ;
; hsync~reg0                             ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |VGA_Pic|address[0]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |VGA_Pic|h_addr[6]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |VGA_Pic|v_addr[0]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VGA_Pic ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; H_SYNC_START   ; 1     ; Signed Integer                                 ;
; H_SYNC_STOP    ; 96    ; Signed Integer                                 ;
; H_DATA_START   ; 140   ; Signed Integer                                 ;
; H_DATA_STOP    ; 780   ; Signed Integer                                 ;
; V_SYNC_START   ; 1     ; Signed Integer                                 ;
; V_SYNC_STOP    ; 2     ; Signed Integer                                 ;
; V_DATA_START   ; 35    ; Signed Integer                                 ;
; V_DATA_STOP    ; 515   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 26435                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../CrazyBird.hex     ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mja1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 24                                           ;
;     -- NUMWORDS_A                         ; 26435                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_inst"                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (15 bits) it drives.  Extra input bit(s) "address[14..12]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 85                          ;
;     CLR               ; 51                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SCLR      ; 20                          ;
; cycloneiii_lcell_comb ; 166                         ;
;     arith             ; 59                          ;
;         2 data inputs ; 59                          ;
;     normal            ; 107                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 61                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 20 17:56:19 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Pic -c VGA_Pic
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file /code-file/fpga/vga_pic/src/vga_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_pic/src/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Pic File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_pic/pll/pll.v
    Info (12023): Found entity 1: pll File: D:/code-file/FPGA/vga_pic/pll/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_pic/rom/rom.v
    Info (12023): Found entity 1: rom File: D:/code-file/FPGA/vga_pic/rom/rom.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at vga_ctrl.v(57): created implicit net for "c0" File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at vga_ctrl.v(58): created implicit net for "c1" File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 58
Info (12127): Elaborating entity "VGA_Pic" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(148): truncated value with size 32 to match size of target (11) File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 148
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(160): truncated value with size 32 to match size of target (11) File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 160
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(198): truncated value with size 32 to match size of target (12) File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 198
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 59
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/code-file/FPGA/vga_pic/pll/pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/code-file/FPGA/vga_pic/pll/pll.v Line: 107
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/code-file/FPGA/vga_pic/pll/pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 213
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component" File: D:/code-file/FPGA/vga_pic/rom/rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component" File: D:/code-file/FPGA/vga_pic/rom/rom.v Line: 81
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/code-file/FPGA/vga_pic/rom/rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../CrazyBird.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "26435"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mja1.tdf
    Info (12023): Found entity 1: altsyncram_mja1 File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_mja1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: D:/code-file/FPGA/vga_pic/prj/db/decode_f8a.tdf Line: 22
Info (12128): Elaborating entity "decode_f8a" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|decode_f8a:rden_decode" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: D:/code-file/FPGA/vga_pic/prj/db/mux_kob.tdf Line: 22
Info (12128): Elaborating entity "mux_kob" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|mux_kob:mux2" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 40
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a24" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 545
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a25" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 566
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a26" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 587
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a27" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 608
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a28" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 629
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a29" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 650
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a30" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 671
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a31" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 692
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a32" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 713
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a33" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 734
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a34" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 755
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a35" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 776
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a36" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 797
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a37" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 818
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a38" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 839
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a39" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 860
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a40" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 881
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a41" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 902
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a42" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 923
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a43" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 944
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a44" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 965
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a45" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 986
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a46" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1007
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a47" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1028
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a48" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1049
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a49" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1070
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a50" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1091
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a51" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1112
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a52" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1133
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a53" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1154
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a54" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1175
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a55" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1196
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a56" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1217
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a57" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1238
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a58" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1259
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a59" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1280
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a60" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1301
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a61" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1322
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a62" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1343
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a63" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1364
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a64" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1385
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a65" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1406
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a66" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1427
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a67" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1448
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a68" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1469
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a69" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1490
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a70" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1511
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a71" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1532
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a72" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1553
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a73" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1574
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a74" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1595
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a75" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1616
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a76" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1637
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a77" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1658
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a78" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1679
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a79" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1700
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a80" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1721
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a81" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1742
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a82" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1763
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a83" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1784
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a84" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1805
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a85" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1826
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a86" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1847
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a87" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1868
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a88" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1889
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a89" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1910
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a90" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1931
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a91" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1952
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a92" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1973
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a93" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 1994
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a94" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 2015
        Warning (14320): Synthesized away node "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ram_block1a95" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 2036
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 8
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "vga_clk~reg0" is converted into an equivalent circuit using register "vga_clk~reg0_emulated" and latch "vga_clk~1" File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync" is stuck at GND File: D:/code-file/FPGA/vga_pic/src/vga_ctrl.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM" File: D:/code-file/FPGA/vga_pic/prj/db/altsyncram_mja1.tdf Line: 377
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v Line: 50
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: D:/code-file/FPGA/vga_pic/prj/db/pll_altpll.v Line: 50
Info (21057): Implemented 218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 162 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Thu Apr 20 17:56:37 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:09


