
*** Running vivado
    with args -log Mayo_sign_MAYO_SHAKE_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mayo_sign_MAYO_SHAKE_1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Mayo_sign_MAYO_SHAKE_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/ip_repo/mayo_axi_litev3/mayo_axi_litev3_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/ip_repo/mayo-axi/Mayo_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/ip_repo/shake128'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/ip_repo/INTERFACES'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Mayo_sign_MAYO_SHAKE_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3137128
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2352.926 ; gain = 0.000 ; free physical = 8241 ; free virtual = 14578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mayo_sign_MAYO_SHAKE_1_0' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ip/Mayo_sign_MAYO_SHAKE_1_0/synth/Mayo_sign_MAYO_SHAKE_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'MAYO_SHAKE' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:3]
	Parameter C_BRAMSIZE bound to: 31 - type: integer 
	Parameter C_WRITE_DESC_SIZE bound to: 200 - type: integer 
	Parameter C_READ_DESC_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-251] SHAKE: Start Block Fetch [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:157]
INFO: [Synth 8-251] SHAKE : Read 0xxxxxxxxx from 0xxxxxxxxx! [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:177]
INFO: [Synth 8-251] SHAKE : read_desc_adr :  x, c0 : x [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:178]
INFO: [Synth 8-251] SHAKE: Write Done [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:278]
INFO: [Synth 8-251] SHAKE: done! [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:358]
INFO: [Synth 8-251] SHAKE: disable [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:368]
INFO: [Synth 8-251] SHAKE: enabled : x  [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:369]
INFO: [Synth 8-251] SHAKE: enabled extra: x  [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:377]
INFO: [Synth 8-6157] synthesizing module 'SHA_SHAKE_wrapper' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/SHA_SHAKE_wrapper.v:27]
INFO: [Synth 8-638] synthesizing module 'keccak' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak.vhd:39]
INFO: [Synth 8-3491] module 'keccak_round' declared at '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_round.vhd:21' bound to instance 'round_map' of component 'keccak_round' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak.vhd:100]
INFO: [Synth 8-638] synthesizing module 'keccak_round' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_round.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'keccak_round' (1#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_round.vhd:31]
INFO: [Synth 8-3491] module 'keccak_round_constants_gen' declared at '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_round_constants_gen.vhd:20' bound to instance 'round_constants_gen' of component 'keccak_round_constants_gen' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak.vhd:101]
INFO: [Synth 8-638] synthesizing module 'keccak_round_constants_gen' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_round_constants_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'keccak_round_constants_gen' (2#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_round_constants_gen.vhd:28]
INFO: [Synth 8-3491] module 'keccak_buffer' declared at '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_buffer.vhd:19' bound to instance 'buffer_in' of component 'keccak_buffer' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak.vhd:102]
INFO: [Synth 8-638] synthesizing module 'keccak_buffer' [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_buffer.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'keccak_buffer' (3#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak_buffer.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'keccak' (4#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/keccak.vhd:39]
INFO: [Synth 8-6155] done synthesizing module 'SHA_SHAKE_wrapper' (5#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/SHA_SHAKE_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'MAYO_SHAKE' (6#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mayo_sign_MAYO_SHAKE_1_0' (7#1) [/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.gen/sources_1/bd/Mayo_sign/ip/Mayo_sign_MAYO_SHAKE_1_0/synth/Mayo_sign_MAYO_SHAKE_1_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2475.520 ; gain = 122.594 ; free physical = 7741 ; free virtual = 14153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2493.332 ; gain = 140.406 ; free physical = 6830 ; free virtual = 13243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2493.332 ; gain = 140.406 ; free physical = 6834 ; free virtual = 13246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2493.332 ; gain = 0.000 ; free physical = 6541 ; free virtual = 12954
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.176 ; gain = 0.000 ; free physical = 7559 ; free virtual = 13967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2658.082 ; gain = 8.906 ; free physical = 7709 ; free virtual = 14116
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2658.082 ; gain = 305.156 ; free physical = 17028 ; free virtual = 23418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2658.082 ; gain = 305.156 ; free physical = 17024 ; free virtual = 23414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2658.082 ; gain = 305.156 ; free physical = 17029 ; free virtual = 23419
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SHA_SHAKE_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                     000000000001 |                            00000
                 iSTATE9 |                     000000000010 |                            01010
                iSTATE10 |                     000000000100 |                            00001
                 iSTATE7 |                     000000001000 |                            00010
                 iSTATE6 |                     000000010000 |                            00011
                 iSTATE3 |                     000000100000 |                            00110
                 iSTATE1 |                     000001000000 |                            00111
                 iSTATE4 |                     000010000000 |                            01111
                 iSTATE5 |                     000100000000 |                            01110
                 iSTATE2 |                     001000000000 |                            01000
                 iSTATE0 |                     010000000000 |                            01001
                 iSTATE8 |                     100000000000 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SHA_SHAKE_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:30 . Memory (MB): peak = 2658.082 ; gain = 305.156 ; free physical = 5505 ; free virtual = 11917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
+---XORs : 
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 4096  
+---Registers : 
	             1344 Bit    Registers := 1     
	               64 Bit    Registers := 257   
	               32 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input 1344 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 82    
	   8 Input   64 Bit        Muxes := 32    
	   2 Input   32 Bit        Muxes := 6     
	   8 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 3     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 23    
	   2 Input    6 Bit        Muxes := 4     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 257   
	   8 Input    1 Bit        Muxes := 15    
	  10 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:38 . Memory (MB): peak = 2747.473 ; gain = 394.547 ; free physical = 15876 ; free virtual = 22352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:43 . Memory (MB): peak = 2747.473 ; gain = 394.547 ; free physical = 16119 ; free virtual = 22591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:43 . Memory (MB): peak = 2747.473 ; gain = 394.547 ; free physical = 16102 ; free virtual = 22574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:49 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17895 ; free virtual = 24363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:53 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17845 ; free virtual = 24313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:53 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17884 ; free virtual = 24352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:54 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17856 ; free virtual = 24324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:54 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17846 ; free virtual = 24314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:54 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17867 ; free virtual = 24336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:54 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17861 ; free virtual = 24329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    58|
|2     |LUT1   |    39|
|3     |LUT2   |   154|
|4     |LUT3   |   207|
|5     |LUT4   |  2262|
|6     |LUT5   |  2531|
|7     |LUT6   |  6295|
|8     |MUXF7  |  1888|
|9     |MUXF8  |   832|
|10    |FDCE   |  3166|
|11    |FDPE   |     1|
|12    |FDRE   | 15365|
|13    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:54 . Memory (MB): peak = 2846.754 ; gain = 493.828 ; free physical = 17857 ; free virtual = 24325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:02:51 . Memory (MB): peak = 2850.664 ; gain = 332.988 ; free physical = 21441 ; free virtual = 27909
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:57 . Memory (MB): peak = 2850.664 ; gain = 497.738 ; free physical = 21439 ; free virtual = 27907
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2850.664 ; gain = 0.000 ; free physical = 21407 ; free virtual = 27876
INFO: [Netlist 29-17] Analyzing 2778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.773 ; gain = 0.000 ; free physical = 21417 ; free virtual = 27885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:03:09 . Memory (MB): peak = 2886.773 ; gain = 533.848 ; free physical = 21539 ; free virtual = 28007
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.runs/Mayo_sign_MAYO_SHAKE_1_0_synth_1/Mayo_sign_MAYO_SHAKE_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Mayo_sign_MAYO_SHAKE_1_0, cache-ID = 16e9f6b0dac93bb8
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/Sect/SECT-MAYO/MAYO/vivado/hw-mayo/hw-mayo.runs/Mayo_sign_MAYO_SHAKE_1_0_synth_1/Mayo_sign_MAYO_SHAKE_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mayo_sign_MAYO_SHAKE_1_0_utilization_synth.rpt -pb Mayo_sign_MAYO_SHAKE_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 18:20:46 2023...
