##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_SBD_IntClock
		4.3::Critical Path Report for UART_Wind_IntClock
		4.4::Critical Path Report for clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clock:R vs. clock:R)
		5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
		5.3::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 49.85 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SBD_IntClock          | Frequency: 42.70 MHz  | Target: 0.46 MHz   | 
Clock: UART_Wind_IntClock         | Frequency: 43.64 MHz  | Target: 0.15 MHz   | 
Clock: clock                      | Frequency: 40.37 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_SBD_IntClock   41666.7          22450       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_Wind_IntClock  41666.7          21605       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           clock               41666.7          27640       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SBD_IntClock   UART_SBD_IntClock   2.16667e+006     2143246     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Wind_IntClock  UART_Wind_IntClock  6.5e+006         6477084     N/A              N/A         N/A              N/A         N/A              N/A         
clock               clock               333333           308565      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SBD_Tx(0)_PAD     31864         UART_SBD_IntClock:R          
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25707         CyBUS_CLK(fixed-function):R  
Wind_Tx(0)_PAD    28566         UART_Wind_IntClock:R         
clockPin(0)_PAD   23501         clock:R                      
selectPin(0)_PAD  23473         clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 49.85 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell5         2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     5922   8589  21605  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  11939  21605  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2912  14851  21605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_SBD_IntClock
***********************************************
Clock: UART_SBD_IntClock
Frequency: 42.70 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11901
-------------------------------------   ----- 
End-of-path arrival time (ps)           11901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q                       macrocell23     1250   1250  2143246  RISE       1
\UART_SBD:BUART:counter_load_not\/main_3           macrocell7      5067   6317  2143246  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350   9667  2143246  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2233  11901  2143246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Wind_IntClock
************************************************
Clock: UART_Wind_IntClock
Frequency: 43.64 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6477084p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21346
-------------------------------------   ----- 
End-of-path arrival time (ps)           21346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6477084  RISE       1
\UART_Wind:BUART:tx_status_0\/main_2                 macrocell50     5979  11259  6477084  RISE       1
\UART_Wind:BUART:tx_status_0\/q                      macrocell50     3350  14609  6477084  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0                 statusicell4    6737  21346  6477084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 40.37 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 308565p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  308565  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     8541  13821  308565  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  17171  308565  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    6027  23198  308565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 308565p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  308565  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     8541  13821  308565  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  17171  308565  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    6027  23198  308565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1


5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11901
-------------------------------------   ----- 
End-of-path arrival time (ps)           11901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q                       macrocell23     1250   1250  2143246  RISE       1
\UART_SBD:BUART:counter_load_not\/main_3           macrocell7      5067   6317  2143246  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350   9667  2143246  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2233  11901  2143246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6477084p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21346
-------------------------------------   ----- 
End-of-path arrival time (ps)           21346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6477084  RISE       1
\UART_Wind:BUART:tx_status_0\/main_2                 macrocell50     5979  11259  6477084  RISE       1
\UART_Wind:BUART:tx_status_0\/q                      macrocell50     3350  14609  6477084  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0                 statusicell4    6737  21346  6477084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#8 vs. clock:R#2)   41667
- Setup time                                   -6780
--------------------------------------------   ----- 
End-of-path required time (ps)                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell8             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell8         2503   2503  27640  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   4744   7247  27640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22450p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell1         2187   2187  22450  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     5569   7756  22450  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  11106  22450  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2901  14007  22450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell5         2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     5922   8589  21605  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  11939  21605  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2912  14851  21605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell5         2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     5922   8589  21605  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  11939  21605  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2912  14851  21605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22450p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell1         2187   2187  22450  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     5569   7756  22450  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  11106  22450  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2901  14007  22450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#8 vs. clock:R#2)   41667
- Setup time                                   -6780
--------------------------------------------   ----- 
End-of-path required time (ps)                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell8             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell8         2503   2503  27640  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   4744   7247  27640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 28727p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9429
-------------------------------------   ---- 
End-of-path arrival time (ps)           9429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell1       2187   2187  22450  RISE       1
\UART_SBD:BUART:rx_state_2\/main_8  macrocell17   7242   9429  28727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29567p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell5       2667   2667  21605  RISE       1
MODIN1_0/main_2  macrocell1    5922   8589  29567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29567p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell5       2667   2667  21605  RISE       1
MODIN1_1/main_2  macrocell2    5922   8589  29567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_last\/main_0
Capture Clock  : \UART_Wind:BUART:rx_last\/clock_0
Path slack     : 29575p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                     iocell5       2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_last\/main_0  macrocell35   5915   8582  29575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 29607p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell1       2187   2187  22450  RISE       1
\UART_SBD:BUART:rx_state_0\/main_9  macrocell16   6363   8550  29607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 29607p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell1       2187   2187  22450  RISE       1
\UART_SBD:BUART:rx_status_3\/main_6  macrocell20   6363   8550  29607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 30401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell1       2187   2187  22450  RISE       1
\UART_SBD:BUART:pollcount_0\/main_2  macrocell8    5569   7756  30401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 30401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell1       2187   2187  22450  RISE       1
\UART_SBD:BUART:pollcount_1\/main_3  macrocell9    5569   7756  30401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 30461p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell5       2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_state_2\/main_5  macrocell39   5029   7696  30461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 30461p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell5       2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_status_3\/main_5  macrocell42   5029   7696  30461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 30483p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell5       2667   2667  21605  RISE       1
\UART_Wind:BUART:rx_state_0\/main_5  macrocell38   5006   7673  30483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_last\/main_0
Capture Clock  : \UART_SBD:BUART:rx_last\/clock_0
Path slack     : 31301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                     iocell1       2187   2187  22450  RISE       1
\UART_SBD:BUART:rx_last\/main_0  macrocell13   4669   6856  31301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 308565p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23198
-------------------------------------   ----- 
End-of-path arrival time (ps)           23198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  308565  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     8541  13821  308565  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  17171  308565  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    6027  23198  308565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 314223p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12811
-------------------------------------   ----- 
End-of-path arrival time (ps)           12811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  314223  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8  11561  12811  314223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 315019p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16465
-------------------------------------   ----- 
End-of-path arrival time (ps)           16465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3   count7cell      2110   2110  315019  RISE       1
\master:BSPIM:load_rx_data\/main_1  macrocell56     4271   6381  315019  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   9731  315019  RISE       1
\master:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   6734  16465  315019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 315311p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  314223  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7  10472  11722  315311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \master:BSPIM:mosi_reg\/main_4
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 315641p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   8300   8300  315641  RISE       1
\master:BSPIM:mosi_reg\/main_4     macrocell57     5883  14183  315641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 315938p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3   count7cell      2110   2110  315019  RISE       1
\master:BSPIM:load_rx_data\/main_1  macrocell56     4271   6381  315019  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   9731  315019  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   5815  15546  315938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:TxStsReg\/status_3
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 316912p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3   count7cell     2110   2110  315019  RISE       1
\master:BSPIM:load_rx_data\/main_1  macrocell56    4271   6381  315019  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56    3350   9731  315019  RISE       1
\master:BSPIM:TxStsReg\/status_3    statusicell6   5120  14851  316912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_68/main_0
Capture Clock  : Net_68/clock_0
Path slack     : 317010p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12813
-------------------------------------   ----- 
End-of-path arrival time (ps)           12813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  314223  RISE       1
Net_68/main_0             macrocell6   11563  12813  317010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_0\/main_0
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 317010p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12813
-------------------------------------   ----- 
End-of-path arrival time (ps)           12813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:state_0\/main_0  macrocell59  11563  12813  317010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 317357p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14406
-------------------------------------   ----- 
End-of-path arrival time (ps)           14406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  317357  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    6881   8131  317357  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350  11481  317357  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   2925  14406  317357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_1\/main_8
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 317801p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12023
-------------------------------------   ----- 
End-of-path arrival time (ps)           12023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  317801  RISE       1
\master:BSPIM:state_1\/main_8               macrocell60     6743  12023  317801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_2\/main_8
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 317801p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12023
-------------------------------------   ----- 
End-of-path arrival time (ps)           12023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  317801  RISE       1
\master:BSPIM:state_2\/main_8               macrocell61     6743  12023  317801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 318016p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  318016  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8   7768   9018  318016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_67/main_0
Capture Clock  : Net_67/clock_0
Path slack     : 319098p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  314223  RISE       1
Net_67/main_0             macrocell5    9475  10725  319098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:cnt_enable\/main_0
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 319098p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q          macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:cnt_enable\/main_0  macrocell53   9475  10725  319098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 319101p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  318016  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7   6682   7932  319101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:ld_ident\/main_2
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 320377p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:ld_ident\/main_2  macrocell54   8196   9446  320377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_1\/main_2
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 320377p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:state_1\/main_2  macrocell60   8196   9446  320377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_2\/main_2
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 320377p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:state_2\/main_2  macrocell61   8196   9446  320377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_68/main_1
Capture Clock  : Net_68/clock_0
Path slack     : 320818p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  318016  RISE       1
Net_68/main_1             macrocell6    7756   9006  320818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_0\/main_1
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 320818p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:state_0\/main_1  macrocell59   7756   9006  320818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:mosi_reg\/main_3
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 321072p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:mosi_reg\/main_3  macrocell57   7501   8751  321072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_0\/main_3
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 321299p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  317801  RISE       1
\master:BSPIM:state_0\/main_3               macrocell59     3244   8524  321299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 321668p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  317357  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   4116   5366  321668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:load_cond\/main_2
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 321692p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q         macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:load_cond\/main_2  macrocell55   6881   8131  321692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_67/main_1
Capture Clock  : Net_67/clock_0
Path slack     : 321851p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  318016  RISE       1
Net_67/main_1             macrocell5    6722   7972  321851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:cnt_enable\/main_1
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 321851p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q          macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:cnt_enable\/main_1  macrocell53   6722   7972  321851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:mosi_reg\/main_1
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 322631p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:mosi_reg\/main_1  macrocell57   5942   7192  322631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:ld_ident\/main_4
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 322929p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  315019  RISE       1
\master:BSPIM:ld_ident\/main_4     macrocell54   4784   6894  322929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_1\/main_4
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 322929p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  315019  RISE       1
\master:BSPIM:state_1\/main_4      macrocell60   4784   6894  322929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_2\/main_4
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 322929p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  315019  RISE       1
\master:BSPIM:state_2\/main_4      macrocell61   4784   6894  322929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:load_cond\/main_0
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 323066p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q         macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:load_cond\/main_0  macrocell55   5507   6757  323066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:ld_ident\/main_7
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 323082p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315184  RISE       1
\master:BSPIM:ld_ident\/main_7     macrocell54   4632   6742  323082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_1\/main_7
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 323082p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315184  RISE       1
\master:BSPIM:state_1\/main_7      macrocell60   4632   6742  323082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_2\/main_7
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 323082p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315184  RISE       1
\master:BSPIM:state_2\/main_7      macrocell61   4632   6742  323082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_67/main_2
Capture Clock  : Net_67/clock_0
Path slack     : 323111p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  317357  RISE       1
Net_67/main_2             macrocell5    5462   6712  323111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:cnt_enable\/main_2
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 323111p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q          macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:cnt_enable\/main_2  macrocell53   5462   6712  323111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 323179p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  317357  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8   2605   3855  323179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:mosi_reg\/main_6
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 323442p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  315019  RISE       1
\master:BSPIM:mosi_reg\/main_6     macrocell57   4271   6381  323442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:mosi_reg\/main_9
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 323607p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315184  RISE       1
\master:BSPIM:mosi_reg\/main_9     macrocell57   4106   6216  323607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:mosi_reg\/main_5
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324152p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  315729  RISE       1
\master:BSPIM:mosi_reg\/main_5     macrocell57   3561   5671  324152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:ld_ident\/main_3
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324155p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  315729  RISE       1
\master:BSPIM:ld_ident\/main_3     macrocell54   3558   5668  324155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_1\/main_3
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324155p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  315729  RISE       1
\master:BSPIM:state_1\/main_3      macrocell60   3558   5668  324155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_2\/main_3
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324155p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  315729  RISE       1
\master:BSPIM:state_2\/main_3      macrocell61   3558   5668  324155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:ld_ident\/main_5
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324317p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  315895  RISE       1
\master:BSPIM:ld_ident\/main_5     macrocell54   3396   5506  324317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_1\/main_5
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324317p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  315895  RISE       1
\master:BSPIM:state_1\/main_5      macrocell60   3396   5506  324317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_2\/main_5
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324317p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  315895  RISE       1
\master:BSPIM:state_2\/main_5      macrocell61   3396   5506  324317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:mosi_reg\/main_7
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324318p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  315895  RISE       1
\master:BSPIM:mosi_reg\/main_7     macrocell57   3395   5505  324318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:mosi_reg\/main_8
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324327p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315904  RISE       1
\master:BSPIM:mosi_reg\/main_8     macrocell57   3386   5496  324327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:ld_ident\/main_6
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324328p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315904  RISE       1
\master:BSPIM:ld_ident\/main_6     macrocell54   3385   5495  324328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_1\/main_6
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324328p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315904  RISE       1
\master:BSPIM:state_1\/main_6      macrocell60   3385   5495  324328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_2\/main_6
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324328p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315904  RISE       1
\master:BSPIM:state_2\/main_6      macrocell61   3385   5495  324328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:BitCounter\/enable
Capture Clock  : \master:BSPIM:BitCounter\/clock
Path slack     : 324793p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3340
----------------------------------------   ------ 
End-of-path required time (ps)             329993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  324793  RISE       1
\master:BSPIM:BitCounter\/enable  count7cell    3950   5200  324793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:ld_ident\/main_0
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324940p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:ld_ident\/main_0  macrocell54   3633   4883  324940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_1\/main_0
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324940p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:state_1\/main_0  macrocell60   3633   4883  324940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_2\/main_0
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324940p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  314223  RISE       1
\master:BSPIM:state_2\/main_0  macrocell61   3633   4883  324940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:load_cond\/main_1
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 324984p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q         macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:load_cond\/main_1  macrocell55   3589   4839  324984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:load_cond\/main_3
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325062p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  315729  RISE       1
\master:BSPIM:load_cond\/main_3    macrocell55   2651   4761  325062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_67/q
Path End       : Net_67/main_3
Capture Clock  : Net_67/clock_0
Path slack     : 325071p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_67/q       macrocell5    1250   1250  325071  RISE       1
Net_67/main_3  macrocell5    3502   4752  325071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:load_cond\/main_4
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325077p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  315019  RISE       1
\master:BSPIM:load_cond\/main_4    macrocell55   2636   4746  325077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_68/q
Path End       : Net_68/main_3
Capture Clock  : Net_68/clock_0
Path slack     : 325102p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_68/q       macrocell6    1250   1250  325102  RISE       1
Net_68/main_3  macrocell6    3471   4721  325102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \master:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 325143p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6540
----------------------------------------   ------ 
End-of-path required time (ps)             326793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7   1650   1650  325143  RISE       1
\master:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0   1650  325143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:load_cond\/main_5
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325387p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  315895  RISE       1
\master:BSPIM:load_cond\/main_5    macrocell55   2326   4436  325387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:load_cond\/main_7
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325392p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315184  RISE       1
\master:BSPIM:load_cond\/main_7    macrocell55   2321   4431  325392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:load_cond\/main_6
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325404p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315904  RISE       1
\master:BSPIM:load_cond\/main_6    macrocell55   2310   4420  325404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:ld_ident\/main_1
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 325878p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:ld_ident\/main_1  macrocell54   2695   3945  325878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_1\/main_1
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 325878p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:state_1\/main_1  macrocell60   2695   3945  325878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_2\/main_1
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 325878p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:state_2\/main_1  macrocell61   2695   3945  325878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:mosi_reg\/main_2
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 325894p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  318016  RISE       1
\master:BSPIM:mosi_reg\/main_2  macrocell57   2679   3929  325894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_68/main_2
Capture Clock  : Net_68/clock_0
Path slack     : 325977p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  317357  RISE       1
Net_68/main_2             macrocell6    2597   3847  325977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_0\/main_2
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 325977p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  317357  RISE       1
\master:BSPIM:state_0\/main_2  macrocell59   2597   3847  325977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:mosi_reg\/main_10
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 326041p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q        macrocell54   1250   1250  326041  RISE       1
\master:BSPIM:mosi_reg\/main_10  macrocell57   2532   3782  326041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:ld_ident\/main_8
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 326043p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q       macrocell54   1250   1250  326041  RISE       1
\master:BSPIM:ld_ident\/main_8  macrocell54   2531   3781  326043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_1\/main_9
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 326043p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  326041  RISE       1
\master:BSPIM:state_1\/main_9  macrocell60   2531   3781  326043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_2\/main_9
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 326043p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  326041  RISE       1
\master:BSPIM:state_2\/main_9  macrocell61   2531   3781  326043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:cnt_enable\/main_3
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 326268p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  324793  RISE       1
\master:BSPIM:cnt_enable\/main_3  macrocell53   2306   3556  326268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:load_cond\/q
Path End       : \master:BSPIM:load_cond\/main_8
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 326290p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:load_cond\/q       macrocell55   1250   1250  326290  RISE       1
\master:BSPIM:load_cond\/main_8  macrocell55   2284   3534  326290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:mosi_reg\/q
Path End       : \master:BSPIM:mosi_reg\/main_0
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 326347p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:mosi_reg\/q       macrocell57   1250   1250  326347  RISE       1
\master:BSPIM:mosi_reg\/main_0  macrocell57   2226   3476  326347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11901
-------------------------------------   ----- 
End-of-path arrival time (ps)           11901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q                       macrocell23     1250   1250  2143246  RISE       1
\UART_SBD:BUART:counter_load_not\/main_3           macrocell7      5067   6317  2143246  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350   9667  2143246  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2233  11901  2143246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2143351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17026
-------------------------------------   ----- 
End-of-path arrival time (ps)           17026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2143351  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     4330  10010  2143351  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  13360  2143351  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   3666  17026  2143351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SBD:BUART:sTX:TxSts\/clock
Path slack     : 2150244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14852
-------------------------------------   ----- 
End-of-path arrival time (ps)           14852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150244  RISE       1
\UART_SBD:BUART:tx_status_0\/main_2                 macrocell28     3959   9239  2150244  RISE       1
\UART_SBD:BUART:tx_status_0\/q                      macrocell28     3350  12589  2150244  RISE       1
\UART_SBD:BUART:sTX:TxSts\/status_0                 statusicell2    2263  14852  2150244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2151235p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13862
-------------------------------------   ----- 
End-of-path arrival time (ps)           13862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2151235  RISE       1
\UART_SBD:BUART:rx_status_4\/main_1                 macrocell21     2292   7572  2151235  RISE       1
\UART_SBD:BUART:rx_status_4\/q                      macrocell21     3350  10922  2151235  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_4                 statusicell1    2940  13862  2151235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SBD:BUART:sRX:RxBitCounter\/clock
Path slack     : 2152139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q            macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_counter_load\/main_2  macrocell12   3394   4644  2152139  RISE       1
\UART_SBD:BUART:rx_counter_load\/q       macrocell12   3350   7994  2152139  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/load   count7cell    2313  10307  2152139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SBD:BUART:txn\/main_3
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2152988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  2152988  RISE       1
\UART_SBD:BUART:txn\/main_3                macrocell30     2889  10169  2152988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SBD:BUART:tx_bitclk\/clock_0
Path slack     : 2153147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10010
-------------------------------------   ----- 
End-of-path arrival time (ps)           10010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2143351  RISE       1
\UART_SBD:BUART:tx_bitclk\/main_0                 macrocell23     4330  10010  2153147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2154972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150244  RISE       1
\UART_SBD:BUART:tx_state_0\/main_2                  macrocell25     2904   8184  2154972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  2155413  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3704   4954  2155413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q                macrocell25     1250   1250  2143933  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3493   4743  2155634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q       macrocell10     1250   1250  2152179  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3377   4627  2155739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                macrocell26     1250   1250  2145788  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3315   4565  2155811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2156200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2145788  RISE       1
\UART_SBD:BUART:tx_state_2\/main_0  macrocell27   5707   6957  2156200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:txn\/main_1
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2156200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q  macrocell26   1250   1250  2145788  RISE       1
\UART_SBD:BUART:txn\/main_1    macrocell30   5707   6957  2156200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156490p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q                macrocell16     1250   1250  2152915  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   2627   3877  2156490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2156754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2145788  RISE       1
\UART_SBD:BUART:tx_state_0\/main_0  macrocell25   5153   6403  2156754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2156840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2143246  RISE       1
\UART_SBD:BUART:tx_state_1\/main_3  macrocell26   5067   6317  2156840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2156858p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155413  RISE       1
\UART_SBD:BUART:rx_state_2\/main_2   macrocell17   5049   6299  2156858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2156858p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155413  RISE       1
\UART_SBD:BUART:rx_state_3\/main_2   macrocell18   5049   6299  2156858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157480p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q               macrocell16   1250   1250  2152915  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_1  macrocell19   4427   5677  2157480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_last\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_last\/q          macrocell13   1250   1250  2157487  RISE       1
\UART_SBD:BUART:rx_state_2\/main_9  macrocell17   4420   5670  2157487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2157490p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2143246  RISE       1
\UART_SBD:BUART:tx_state_2\/main_3  macrocell27   4417   5667  2157490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:txn\/main_5
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2157490p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q  macrocell23   1250   1250  2143246  RISE       1
\UART_SBD:BUART:txn\/main_5   macrocell30   4417   5667  2157490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2157501p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143908  RISE       1
\UART_SBD:BUART:tx_state_1\/main_2  macrocell26   4405   5655  2157501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2157527p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2143933  RISE       1
\UART_SBD:BUART:tx_state_1\/main_1  macrocell26   4380   5630  2157527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157802  RISE       1
\UART_SBD:BUART:rx_state_2\/main_7         macrocell17   3245   5355  2157802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157802  RISE       1
\UART_SBD:BUART:rx_state_3\/main_7         macrocell18   3245   5355  2157802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157804  RISE       1
\UART_SBD:BUART:rx_state_2\/main_6         macrocell17   3243   5353  2157804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157804  RISE       1
\UART_SBD:BUART:rx_state_3\/main_6         macrocell18   3243   5353  2157804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157806  RISE       1
\UART_SBD:BUART:rx_state_2\/main_5         macrocell17   3240   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157806  RISE       1
\UART_SBD:BUART:rx_state_3\/main_5         macrocell18   3240   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2143246  RISE       1
\UART_SBD:BUART:tx_state_0\/main_4  macrocell25   3860   5110  2158047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158141  RISE       1
\UART_SBD:BUART:pollcount_0\/main_0        macrocell8    2905   5015  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158141  RISE       1
\UART_SBD:BUART:pollcount_1\/main_0        macrocell9    2905   5015  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158141  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_0   macrocell11   2905   5015  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158153  RISE       1
\UART_SBD:BUART:pollcount_0\/main_1        macrocell8    2894   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158153  RISE       1
\UART_SBD:BUART:pollcount_1\/main_1        macrocell9    2894   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158153  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_1   macrocell11   2894   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158164p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158164  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_2   macrocell11   2883   4993  2158164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158360p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2152915  RISE       1
\UART_SBD:BUART:rx_state_2\/main_1  macrocell17   3546   4796  2158360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158360p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2152915  RISE       1
\UART_SBD:BUART:rx_state_3\/main_1  macrocell18   3546   4796  2158360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  2155413  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_2  macrocell14   3441   4691  2158466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155413  RISE       1
\UART_SBD:BUART:rx_state_0\/main_2   macrocell16   3441   4691  2158466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155413  RISE       1
\UART_SBD:BUART:rx_status_3\/main_2  macrocell20   3441   4691  2158466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q         macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_3  macrocell14   3394   4644  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_state_0\/main_3  macrocell16   3394   4644  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q        macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_status_3\/main_3  macrocell20   3394   4644  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q               macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_2  macrocell19   3371   4621  2158536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158552p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152179  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_0    macrocell14   3355   4605  2158552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158552p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152179  RISE       1
\UART_SBD:BUART:rx_state_0\/main_0      macrocell16   3355   4605  2158552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158552p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152179  RISE       1
\UART_SBD:BUART:rx_status_3\/main_0     macrocell20   3355   4605  2158552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q      macrocell9    1250   1250  2151654  RISE       1
\UART_SBD:BUART:rx_state_0\/main_8  macrocell16   3228   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2151654  RISE       1
\UART_SBD:BUART:rx_status_3\/main_5  macrocell20   3228   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151668  RISE       1
\UART_SBD:BUART:rx_state_0\/main_10  macrocell16   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151668  RISE       1
\UART_SBD:BUART:rx_status_3\/main_7  macrocell20   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158699p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q         macrocell17   1250   1250  2152326  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_4  macrocell14   3208   4458  2158699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158699p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2152326  RISE       1
\UART_SBD:BUART:rx_state_0\/main_4  macrocell16   3208   4458  2158699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158699p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q        macrocell17   1250   1250  2152326  RISE       1
\UART_SBD:BUART:rx_status_3\/main_4  macrocell20   3208   4458  2158699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q               macrocell17   1250   1250  2152326  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_3  macrocell19   3189   4439  2158718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157802  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_7       macrocell14   2319   4429  2158728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157802  RISE       1
\UART_SBD:BUART:rx_state_0\/main_7         macrocell16   2319   4429  2158728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q      macrocell10   1250   1250  2152179  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_0  macrocell19   3178   4428  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157804  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_6       macrocell14   2317   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157804  RISE       1
\UART_SBD:BUART:rx_state_0\/main_6         macrocell16   2317   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157806  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_5       macrocell14   2315   4425  2158731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157806  RISE       1
\UART_SBD:BUART:rx_state_0\/main_5         macrocell16   2315   4425  2158731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_load_fifo\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_load_fifo\/q            macrocell14     1250   1250  2154056  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4530   5780  2158957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2159112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143908  RISE       1
\UART_SBD:BUART:tx_state_2\/main_2  macrocell27   2794   4044  2159112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:txn\/main_4
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q  macrocell27   1250   1250  2143908  RISE       1
\UART_SBD:BUART:txn\/main_4    macrocell30   2794   4044  2159112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143908  RISE       1
\UART_SBD:BUART:tx_state_0\/main_3  macrocell25   2786   4036  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_state_2\/main_3  macrocell17   2629   3879  2159278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152139  RISE       1
\UART_SBD:BUART:rx_state_3\/main_3  macrocell18   2629   3879  2159278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q         macrocell16   1250   1250  2152915  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_1  macrocell14   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2152915  RISE       1
\UART_SBD:BUART:rx_state_0\/main_1  macrocell16   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q        macrocell16   1250   1250  2152915  RISE       1
\UART_SBD:BUART:rx_status_3\/main_1  macrocell20   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2143933  RISE       1
\UART_SBD:BUART:tx_state_0\/main_1  macrocell25   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2159324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2143933  RISE       1
\UART_SBD:BUART:tx_state_2\/main_1  macrocell27   2582   3832  2159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:txn\/main_2
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q  macrocell25   1250   1250  2143933  RISE       1
\UART_SBD:BUART:txn\/main_2    macrocell30   2582   3832  2159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2145788  RISE       1
\UART_SBD:BUART:tx_state_1\/main_0  macrocell26   2525   3775  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2152326  RISE       1
\UART_SBD:BUART:rx_state_2\/main_4  macrocell17   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2152326  RISE       1
\UART_SBD:BUART:rx_state_3\/main_4  macrocell18   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2151654  RISE       1
\UART_SBD:BUART:pollcount_1\/main_2  macrocell9    2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152179  RISE       1
\UART_SBD:BUART:rx_state_2\/main_0      macrocell17   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152179  RISE       1
\UART_SBD:BUART:rx_state_3\/main_0      macrocell18   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:txn\/q
Path End       : \UART_SBD:BUART:txn\/main_0
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:txn\/q       macrocell30   1250   1250  2159610  RISE       1
\UART_SBD:BUART:txn\/main_0  macrocell30   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151668  RISE       1
\UART_SBD:BUART:pollcount_0\/main_3  macrocell8    2288   3538  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151668  RISE       1
\UART_SBD:BUART:pollcount_1\/main_4  macrocell9    2288   3538  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_status_3\/q
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2160914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_status_3\/q       macrocell20    1250   1250  2160914  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_3  statusicell1   2933   4183  2160914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6477084p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21346
-------------------------------------   ----- 
End-of-path arrival time (ps)           21346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6477084  RISE       1
\UART_Wind:BUART:tx_status_0\/main_2                 macrocell50     5979  11259  6477084  RISE       1
\UART_Wind:BUART:tx_status_0\/q                      macrocell50     3350  14609  6477084  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0                 statusicell4    6737  21346  6477084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6478055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell48     1250   1250  6478055  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell31     3501   4751  6478055  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   8101  6478055  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2324  10425  6478055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6478697p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15013
-------------------------------------   ----- 
End-of-path arrival time (ps)           15013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6478697  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     2322   8002  6478697  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  11352  6478697  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   3661  15013  6478697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Wind:BUART:sRX:RxBitCounter\/clock
Path slack     : 6480929p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6495780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q            macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_counter_load\/main_1  macrocell34   7320   8570  6480929  RISE       1
\UART_Wind:BUART:rx_counter_load\/q       macrocell34   3350  11920  6480929  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/load   count7cell    2931  14851  6480929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6482715p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15715
-------------------------------------   ----- 
End-of-path arrival time (ps)           15715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  6482715  RISE       1
\UART_Wind:BUART:rx_status_4\/main_1                 macrocell43     2912   8192  6482715  RISE       1
\UART_Wind:BUART:rx_status_4\/q                      macrocell43     3350  11542  6482715  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_4                 statusicell3    4173  15715  6482715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6484666p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11824
-------------------------------------   ----- 
End-of-path arrival time (ps)           11824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6477084  RISE       1
\UART_Wind:BUART:tx_state_0\/main_2                  macrocell47     6544  11824  6484666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6486448p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                macrocell48     1250   1250  6478055  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   6012   7262  6486448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6486560p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q                macrocell38     1250   1250  6480929  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5890   7140  6486560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Wind:BUART:txn\/main_3
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6486915p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  6486915  RISE       1
\UART_Wind:BUART:txn\/main_3                macrocell52     2295   9575  6486915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487045p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  6487045  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   5405   6655  6487045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487230p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                macrocell47     1250   1250  6478624  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   5230   6480  6487230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6487920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q         macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_1  macrocell36   7320   8570  6487920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6487920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_state_0\/main_1  macrocell38   7320   8570  6487920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6487920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_state_3\/main_1  macrocell40   7320   8570  6487920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6487941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8549
-------------------------------------   ---- 
End-of-path arrival time (ps)           8549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_state_2\/main_1  macrocell39   7299   8549  6487941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6487941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8549
-------------------------------------   ---- 
End-of-path arrival time (ps)           8549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q               macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_1  macrocell41   7299   8549  6487941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6487941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8549
-------------------------------------   ---- 
End-of-path arrival time (ps)           8549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q        macrocell38   1250   1250  6480929  RISE       1
\UART_Wind:BUART:rx_status_3\/main_1  macrocell42   7299   8549  6487941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488245p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q       macrocell32     1250   1250  6484019  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4205   5455  6488245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Wind:BUART:tx_bitclk\/clock_0
Path slack     : 6488488p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6478697  RISE       1
\UART_Wind:BUART:tx_bitclk\/main_0                 macrocell45     2322   8002  6488488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6488691p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484019  RISE       1
\UART_Wind:BUART:rx_state_2\/main_0      macrocell39   6549   7799  6488691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6488691p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q      macrocell32   1250   1250  6484019  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_0  macrocell41   6549   7799  6488691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6488691p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484019  RISE       1
\UART_Wind:BUART:rx_status_3\/main_0     macrocell42   6549   7799  6488691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489202p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  6484073  RISE       1
\UART_Wind:BUART:rx_status_3\/main_6  macrocell42   6038   7288  6489202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:txn\/main_1
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6489221p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q  macrocell48   1250   1250  6478055  RISE       1
\UART_Wind:BUART:txn\/main_1    macrocell52   6019   7269  6489221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6489253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  6487045  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_2  macrocell36   5987   7237  6489253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6489253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487045  RISE       1
\UART_Wind:BUART:rx_state_0\/main_2   macrocell38   5987   7237  6489253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6489253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487045  RISE       1
\UART_Wind:BUART:rx_state_3\/main_2   macrocell40   5987   7237  6489253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:txn\/main_2
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6489458p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q  macrocell47   1250   1250  6478624  RISE       1
\UART_Wind:BUART:txn\/main_2    macrocell52   5782   7032  6489458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6489755p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell2    1250   1250  6484073  RISE       1
\UART_Wind:BUART:rx_state_0\/main_6  macrocell38   5485   6735  6489755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6489916p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6489916  RISE       1
\UART_Wind:BUART:rx_state_2\/main_9         macrocell39   4464   6574  6489916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6489920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489920  RISE       1
\UART_Wind:BUART:rx_state_2\/main_8         macrocell39   4460   6570  6489920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6489960p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6489960  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_5       macrocell36   4420   6530  6489960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6489960p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6489960  RISE       1
\UART_Wind:BUART:rx_state_0\/main_8         macrocell38   4420   6530  6489960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6489960p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6489960  RISE       1
\UART_Wind:BUART:rx_state_3\/main_5         macrocell40   4420   6530  6489960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6490496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6489916  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_7       macrocell36   3884   5994  6490496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6489916  RISE       1
\UART_Wind:BUART:rx_state_0\/main_10        macrocell38   3884   5994  6490496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6490496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6489916  RISE       1
\UART_Wind:BUART:rx_state_3\/main_7         macrocell40   3884   5994  6490496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6490499p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489920  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_6       macrocell36   3881   5991  6490499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490499p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489920  RISE       1
\UART_Wind:BUART:rx_state_0\/main_9         macrocell38   3881   5991  6490499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6490499p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489920  RISE       1
\UART_Wind:BUART:rx_state_3\/main_6         macrocell40   3881   5991  6490499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6490526p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6489960  RISE       1
\UART_Wind:BUART:rx_state_2\/main_7         macrocell39   3854   5964  6490526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:txn\/main_4
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6490773p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q  macrocell49   1250   1250  6478762  RISE       1
\UART_Wind:BUART:txn\/main_4    macrocell52   4467   5717  6490773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:txn\/main_5
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6490984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q  macrocell45   1250   1250  6478964  RISE       1
\UART_Wind:BUART:txn\/main_5   macrocell52   4256   5506  6490984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491010p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484019  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_0    macrocell36   4230   5480  6491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491010p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484019  RISE       1
\UART_Wind:BUART:rx_state_0\/main_0      macrocell38   4230   5480  6491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491010p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484019  RISE       1
\UART_Wind:BUART:rx_state_3\/main_0      macrocell40   4230   5480  6491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491434p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487045  RISE       1
\UART_Wind:BUART:rx_state_2\/main_2   macrocell39   3806   5056  6491434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491434p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487045  RISE       1
\UART_Wind:BUART:rx_status_3\/main_2  macrocell42   3806   5056  6491434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491752p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6478055  RISE       1
\UART_Wind:BUART:tx_state_0\/main_0  macrocell47   3488   4738  6491752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6491752p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6478055  RISE       1
\UART_Wind:BUART:tx_state_1\/main_0  macrocell48   3488   4738  6491752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6491752p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6478055  RISE       1
\UART_Wind:BUART:tx_state_2\/main_0  macrocell49   3488   4738  6491752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491844p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  6484981  RISE       1
\UART_Wind:BUART:rx_state_0\/main_7  macrocell38   3396   4646  6491844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  6484981  RISE       1
\UART_Wind:BUART:rx_status_3\/main_7  macrocell42   3385   4635  6491855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492035p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  6484073  RISE       1
MODIN1_1/main_3  macrocell2    3205   4455  6492035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492054p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6492054  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_2   macrocell33   2326   4436  6492054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492066p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6492066  RISE       1
MODIN1_0/main_1                             macrocell1    2314   4424  6492066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492066p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6492066  RISE       1
MODIN1_1/main_1                             macrocell2    2314   4424  6492066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492066p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6492066  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_1   macrocell33   2314   4424  6492066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6492068  RISE       1
MODIN1_0/main_0                             macrocell1    2312   4422  6492068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6492068  RISE       1
MODIN1_1/main_0                             macrocell2    2312   4422  6492068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6492068  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_0   macrocell33   2312   4422  6492068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492306p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6478624  RISE       1
\UART_Wind:BUART:tx_state_0\/main_1  macrocell47   2934   4184  6492306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492306p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6478624  RISE       1
\UART_Wind:BUART:tx_state_1\/main_1  macrocell48   2934   4184  6492306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492306p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6478624  RISE       1
\UART_Wind:BUART:tx_state_2\/main_1  macrocell49   2934   4184  6492306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_last\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_last\/q          macrocell35   1250   1250  6492318  RISE       1
\UART_Wind:BUART:rx_state_2\/main_6  macrocell39   2922   4172  6492318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492430p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6478762  RISE       1
\UART_Wind:BUART:tx_state_0\/main_3  macrocell47   2810   4060  6492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492430p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6478762  RISE       1
\UART_Wind:BUART:tx_state_1\/main_2  macrocell48   2810   4060  6492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492430p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6478762  RISE       1
\UART_Wind:BUART:tx_state_2\/main_2  macrocell49   2810   4060  6492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q         macrocell40   1250   1250  6485455  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_3  macrocell36   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6485455  RISE       1
\UART_Wind:BUART:rx_state_0\/main_3  macrocell38   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6485455  RISE       1
\UART_Wind:BUART:rx_state_3\/main_3  macrocell40   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492465p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6485455  RISE       1
\UART_Wind:BUART:rx_state_2\/main_3  macrocell39   2775   4025  6492465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492465p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q               macrocell40   1250   1250  6485455  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_2  macrocell41   2775   4025  6492465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492465p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q        macrocell40   1250   1250  6485455  RISE       1
\UART_Wind:BUART:rx_status_3\/main_3  macrocell42   2775   4025  6492465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492646p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6478964  RISE       1
\UART_Wind:BUART:tx_state_0\/main_4  macrocell47   2594   3844  6492646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492646p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6478964  RISE       1
\UART_Wind:BUART:tx_state_1\/main_3  macrocell48   2594   3844  6492646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492646p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6478964  RISE       1
\UART_Wind:BUART:tx_state_2\/main_3  macrocell49   2594   3844  6492646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6485657  RISE       1
\UART_Wind:BUART:rx_state_2\/main_4  macrocell39   2592   3842  6492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q               macrocell39   1250   1250  6485657  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_3  macrocell41   2592   3842  6492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q        macrocell39   1250   1250  6485657  RISE       1
\UART_Wind:BUART:rx_status_3\/main_4  macrocell42   2592   3842  6492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q         macrocell39   1250   1250  6485657  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_4  macrocell36   2592   3842  6492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6485657  RISE       1
\UART_Wind:BUART:rx_state_0\/main_4  macrocell38   2592   3842  6492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6485657  RISE       1
\UART_Wind:BUART:rx_state_3\/main_4  macrocell40   2592   3842  6492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_load_fifo\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_load_fifo\/q            macrocell36     1250   1250  6485575  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4166   5416  6492654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484981  RISE       1
MODIN1_0/main_3  macrocell1    2297   3547  6492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484981  RISE       1
MODIN1_1/main_4  macrocell2    2297   3547  6492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:txn\/q
Path End       : \UART_Wind:BUART:txn\/main_0
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492945p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:txn\/q       macrocell52   1250   1250  6492945  RISE       1
\UART_Wind:BUART:txn\/main_0  macrocell52   2295   3545  6492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_status_3\/q
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6494279p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_status_3\/q       macrocell42    1250   1250  6494279  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_3  statusicell3   2901   4151  6494279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

