

================================================================
== Synthesis Summary Report of 'fir_filter'
================================================================
+ General Information: 
    * Date:           Fri Sep 13 03:47:42 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hlsc_FIRfilter
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ fir_filter                        |     -|  0.44|        -|       -|         -|        -|     -|        no|     -|  30 (33%)|  2910 (6%)|  1071 (5%)|    -|
    | + fir_filter_Pipeline_sample_loop  |     -|  0.44|        -|       -|         -|        -|     -|        no|     -|  30 (33%)|  2459 (5%)|   839 (4%)|    -|
    |  o sample_loop                     |     -|  7.30|        -|       -|         5|        1|     -|       yes|     -|         -|          -|          -|    -|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_CONTROL_BUS | 32         | 7             | 64     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| input_r   | in        | both          | 32    | 1      | 1      |
| output_r  | out       | both          | 32    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| input    | in        | stream<int, 0>& |
| output   | out       | stream<int, 0>& |
| coeffs   | in        | int*            |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+-------------------+-----------+--------------------------------+
| Argument | HW Interface      | HW Type   | HW Info                        |
+----------+-------------------+-----------+--------------------------------+
| input    | input_r           | interface |                                |
| output   | output_r          | interface |                                |
| coeffs   | s_axi_CONTROL_BUS | memory    | name=coeffs offset=64 range=64 |
+----------+-------------------+-----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + fir_filter                       | 30  |        |            |     |        |         |
|  + fir_filter_Pipeline_sample_loop | 30  |        |            |     |        |         |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln37   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U2           | 3   |        | mul_ln37_1 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U5           | 3   |        | mul_ln37_2 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U3           | 3   |        | mul_ln37_3 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U6           | 3   |        | mul_ln37_4 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U7           | 3   |        | mul_ln37_5 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U8           | 3   |        | mul_ln37_6 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U9           | 3   |        | mul_ln37_7 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U4           | 3   |        | mul_ln37_8 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U10          | 3   |        | mul_ln37_9 | mul | auto   | 1       |
|    add_ln37_fu_302_p2              | -   |        | add_ln37   | add | fabric | 0       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+--------------------------------------------+
| Type            | Options                                  | Location                                   |
+-----------------+------------------------------------------+--------------------------------------------+
| interface       | axis port=input                          | fir_filter.cpp:12 in fir_filter, input     |
| interface       | axis port=output                         | fir_filter.cpp:13 in fir_filter, output    |
| interface       | s_axilite port=coeffs bundle=CONTROL_BUS | fir_filter.cpp:14 in fir_filter, coeffs    |
| interface       | s_axilite port=return bundle=CONTROL_BUS | fir_filter.cpp:15 in fir_filter, return    |
| array_partition | variable=shift_reg complete dim=1        | fir_filter.cpp:18 in fir_filter, shift_reg |
| pipeline        | II=1                                     | fir_filter.cpp:22 in fir_filter            |
| unroll          |                                          | fir_filter.cpp:29 in fir_filter            |
| unroll          |                                          | fir_filter.cpp:36 in fir_filter            |
+-----------------+------------------------------------------+--------------------------------------------+


