<stg><name>top_kernel_Pipeline_VITIS_LOOP_24_3</name>


<trans_list>

<trans id="227" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:1 %conv_i362_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i362

]]></Node>
<StgValue><ssdm name="conv_i362_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %zext_ln26_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:3 %conv_i362_cast = sext i24 %conv_i362_read

]]></Node>
<StgValue><ssdm name="conv_i362_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln24 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body12:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body12:1 %icmp_ln24 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body12:2 %add_ln24 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:3 %br_ln24 = br i1 %icmp_ln24, void %for.body12.split, void %for.inc26.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="7">
<![CDATA[
for.body12.split:0 %zext_ln26_1 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body12.split:1 %add_ln26 = add i14 %zext_ln26_read, i14 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="14">
<![CDATA[
for.body12.split:2 %zext_ln26_2 = zext i14 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:4 %A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="14">
<![CDATA[
for.body12.split:8 %A_load = load i14 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:27 %store_ln24 = store i7 %add_ln24, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="14">
<![CDATA[
for.body12.split:8 %A_load = load i14 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
for.body12.split:9 %shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="68" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="69" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="70" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="71" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="72" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="73" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="74" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="75" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="76" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="78" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="79" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="80" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="81" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="82" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="83" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="84" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="85" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="86" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="87" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="88" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="89" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="90" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="91" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="92" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="93" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="94" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="95" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="96" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="97" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="98" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="99" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="100" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="101" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="102" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="103" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="104" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="105" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="106" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="107" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="108" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="109" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>

<operation id="132" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.inc26.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="110" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:3 %tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split:5 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="112" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12.split:6 %speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln24"/></StgValue>
</operation>

<operation id="113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split:7 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="114" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body12.split:10 %sdiv_ln26 = sdiv i40 %shl_ln1, i40 %conv_i362_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln26"/></StgValue>
</operation>

<operation id="115" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
for.body12.split:11 %tmp_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln26, i32 39

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="116" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="40">
<![CDATA[
for.body12.split:12 %trunc_ln26 = trunc i40 %sdiv_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
for.body12.split:13 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln26, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="118" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:14 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln26, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="119" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body12.split:15 %icmp_ln26 = icmp_ne  i16 %tmp_s, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="120" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body12.split:16 %icmp_ln26_1 = icmp_ne  i16 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln26_1"/></StgValue>
</operation>

<operation id="121" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:17 %or_ln26 = or i1 %tmp_1, i1 %icmp_ln26_1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="122" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:18 %xor_ln26 = xor i1 %tmp_1_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="123" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:19 %and_ln26 = and i1 %or_ln26, i1 %xor_ln26

]]></Node>
<StgValue><ssdm name="and_ln26"/></StgValue>
</operation>

<operation id="124" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:20 %xor_ln26_1 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln26_1"/></StgValue>
</operation>

<operation id="125" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:21 %or_ln26_1 = or i1 %icmp_ln26, i1 %xor_ln26_1

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="126" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:22 %and_ln26_1 = and i1 %or_ln26_1, i1 %tmp_1_1

]]></Node>
<StgValue><ssdm name="and_ln26_1"/></StgValue>
</operation>

<operation id="127" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body12.split:23 %select_ln26 = select i1 %and_ln26, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="128" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:24 %or_ln26_2 = or i1 %and_ln26, i1 %and_ln26_1

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="129" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body12.split:25 %select_ln26_1 = select i1 %or_ln26_2, i24 %select_ln26, i24 %trunc_ln26

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="130" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
for.body12.split:26 %store_ln26 = store i24 %select_ln26_1, i14 %tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="131" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.body12.split:28 %br_ln24 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
