//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_61
.address_size 64

	// .globl	fusion_46
.visible .global .align 64 .b8 buffer_for_constant_447[8] = {1, 0, 0, 0, 0, 0, 0, 0};
.shared .align 4 .b8 shared_cache_0[128];
.shared .align 4 .b8 shared_cache_01[128];
.shared .align 4 .b8 shared_cache_02[128];

.visible .entry fusion_46(
	.param .u64 fusion_46_param_0,
	.param .u64 fusion_46_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	shl.b32 	%r6, %r4, 10;
	or.b32  	%r1, %r6, %r5;
	setp.lt.u32 	%p1, %r1, 151875;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:
	ld.param.u64 	%rd4, [fusion_46_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	add.s64 	%rd2, %rd5, 1606848;
	mul.wide.u32 	%rd6, %r1, -1851608123;
	shr.u64 	%rd7, %rd6, 39;
	cvt.u32.u64 	%r8, %rd7;
	mul.lo.s32 	%r9, %r8, 225;
	sub.s32 	%r2, %r1, %r9;
	mul.wide.u32 	%rd8, %r8, -1851608123;
	shr.u64 	%rd9, %rd8, 39;
	cvt.u32.u64 	%r10, %rd9;
	mul.lo.s32 	%r11, %r10, 225;
	sub.s32 	%r3, %r8, %r11;
	setp.lt.u32 	%p2, %r3, 224;
	setp.lt.u32 	%p3, %r2, 224;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f4, 0f00000000;
	@%p4 bra 	LBB0_4;
	bra.uni 	LBB0_3;
LBB0_4:
	ld.param.u64 	%rd3, [fusion_46_param_0];
	cvta.to.global.u64 	%rd1, %rd3;
	mul.wide.u32 	%rd10, %r1, 1389999885;
	shr.u64 	%rd11, %rd10, 46;
	cvt.u16.u64 	%rs1, %rd11;
	and.b16  	%rs2, %rs1, 255;
	mul.wide.u16 	%r12, %rs2, -21845;
	shr.u32 	%r13, %r12, 17;
	cvt.u16.u32 	%rs3, %r13;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs2, %rs4;
	mul.wide.u32 	%rd12, %r3, 2688;
	add.s64 	%rd13, %rd1, %rd12;
	mul.wide.u32 	%rd14, %r2, 12;
	add.s64 	%rd15, %rd13, %rd14;
	cvt.u32.u16 	%r14, %rs5;
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f4, [%rd17];
LBB0_3:
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd2, %rd18;
	st.global.f32 	[%rd19], %f4;
LBB0_1:
	ret;

}
	// .globl	copy_30
.visible .entry copy_30(
	.param .u64 copy_30_param_0,
	.param .u64 copy_30_param_1,
	.param .u64 copy_30_param_2
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<69>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 864;
	@%p1 bra 	LBB1_2;
	bra.uni 	LBB1_1;
LBB1_2:
	ld.param.u64 	%rd3, [copy_30_param_0];
	ld.param.u64 	%rd4, [copy_30_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 795364315;
	shr.u64 	%rd6, %rd5, 32;
	cvt.u32.u64 	%r9, %rd6;
	sub.s32 	%r10, %r4, %r9;
	shr.u32 	%r11, %r10, 1;
	add.s32 	%r12, %r11, %r9;
	shr.u32 	%r13, %r12, 4;
	mul.wide.u32 	%rd7, %r4, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.wide.u32 	%rd9, %r14, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r15, %rd10;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.wide.u32 	%rd11, %r4, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r19, %rd12;
	mul.wide.u32 	%rd13, %r19, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r20, %rd14;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r4, %r23;
	mul.wide.u32 	%rd15, %r3, 795364315;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r25, %rd16;
	sub.s32 	%r26, %r3, %r25;
	shr.u32 	%r27, %r26, 1;
	add.s32 	%r28, %r27, %r25;
	shr.u32 	%r29, %r28, 4;
	mul.wide.u32 	%rd17, %r3, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r30, %rd18;
	mul.wide.u32 	%rd19, %r30, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r31, %rd20;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd21, %r3, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r35, %rd22;
	mul.wide.u32 	%rd23, %r35, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r36, %rd24;
	mul.lo.s32 	%r37, %r36, 3;
	sub.s32 	%r38, %r35, %r37;
	mul.lo.s32 	%r39, %r35, 3;
	sub.s32 	%r40, %r3, %r39;
	mul.wide.u32 	%rd25, %r2, 795364315;
	shr.u64 	%rd26, %rd25, 32;
	cvt.u32.u64 	%r41, %rd26;
	sub.s32 	%r42, %r2, %r41;
	shr.u32 	%r43, %r42, 1;
	add.s32 	%r44, %r43, %r41;
	shr.u32 	%r45, %r44, 4;
	mul.wide.u32 	%rd27, %r2, 954437177;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r46, %rd28;
	mul.wide.u32 	%rd29, %r46, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r47, %rd30;
	mul.lo.s32 	%r48, %r47, 3;
	sub.s32 	%r49, %r46, %r48;
	mul.wide.u32 	%rd31, %r2, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r51, %rd32;
	mul.wide.u32 	%rd33, %r51, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r52, %rd34;
	mul.lo.s32 	%r53, %r52, 3;
	sub.s32 	%r54, %r51, %r53;
	mul.lo.s32 	%r55, %r51, 3;
	sub.s32 	%r56, %r2, %r55;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r57, %rs1, 12137;
	shr.u32 	%r58, %r57, 16;
	cvt.u16.u32 	%rs2, %r58;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 4;
	mul.wide.u16 	%r59, %rs1, -7281;
	shr.u32 	%r60, %r59, 19;
	cvt.u16.u32 	%rs7, %r60;
	and.b16  	%rs8, %rs7, 255;
	mul.wide.u16 	%r61, %rs8, -21845;
	shr.u32 	%r62, %r61, 17;
	cvt.u16.u32 	%rs9, %r62;
	mul.lo.s16 	%rs10, %rs9, 3;
	sub.s16 	%rs11, %rs8, %rs10;
	mul.wide.u16 	%r63, %rs1, -21845;
	shr.u32 	%r64, %r63, 17;
	cvt.u16.u32 	%rs13, %r64;
	mul.wide.u16 	%r65, %rs13, -21845;
	shr.u32 	%r66, %r65, 17;
	cvt.u16.u32 	%rs14, %r66;
	mul.lo.s16 	%rs15, %rs14, 3;
	sub.s16 	%rs16, %rs13, %rs15;
	mul.lo.s16 	%rs17, %rs13, 3;
	sub.s16 	%rs18, %rs1, %rs17;
	cvt.u32.u16 	%r67, %rs16;
	mul.wide.u32 	%rd35, %r67, 1152;
	add.s64 	%rd36, %rd1, %rd35;
	cvt.u32.u16 	%r68, %rs18;
	mul.wide.u32 	%rd37, %r68, 384;
	add.s64 	%rd38, %rd36, %rd37;
	cvt.u32.u16 	%r69, %rs11;
	mul.wide.u32 	%rd39, %r69, 128;
	add.s64 	%rd40, %rd38, %rd39;
	cvt.u32.u16 	%r70, %rs6;
	mul.wide.u32 	%rd41, %r70, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r1, 4;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r54, 1152;
	add.s64 	%rd46, %rd1, %rd45;
	mul.wide.u32 	%rd47, %r56, 384;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r49, 128;
	add.s64 	%rd50, %rd48, %rd49;
	mul.wide.u32 	%rd51, %r45, 4;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.nc.f32 	%f2, [%rd52];
	mul.wide.u32 	%rd53, %r38, 1152;
	add.s64 	%rd54, %rd1, %rd53;
	mul.wide.u32 	%rd55, %r40, 384;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r33, 128;
	add.s64 	%rd58, %rd56, %rd57;
	mul.wide.u32 	%rd59, %r29, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.nc.f32 	%f3, [%rd60];
	mul.wide.u32 	%rd61, %r22, 1152;
	add.s64 	%rd62, %rd1, %rd61;
	mul.wide.u32 	%rd63, %r24, 384;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.u32 	%rd65, %r17, 128;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r13, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f4, [%rd68];
	st.global.v4.f32 	[%rd44], {%f1, %f2, %f3, %f4};
LBB1_1:
	ret;

}
	// .globl	fusion_45
.visible .entry fusion_45(
	.param .u64 fusion_45_param_0,
	.param .u64 fusion_45_param_1,
	.param .u64 fusion_45_param_2,
	.param .u64 fusion_45_param_3,
	.param .u64 fusion_45_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_45_param_0];
	ld.param.u64 	%rd2, [fusion_45_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_45_param_1];
	ld.param.u64 	%rd5, [fusion_45_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_45_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 31;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+1606848], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_44
.visible .entry fusion_44(
	.param .u64 fusion_44_param_0,
	.param .u64 fusion_44_param_1,
	.param .u64 fusion_44_param_2
)
.reqntid 72, 1, 1
{
	.reg .f32 	%f<5>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<55>;

	ld.param.u64 	%rd1, [fusion_44_param_0];
	ld.param.u64 	%rd2, [fusion_44_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r8, %rd8;
	mul.wide.u32 	%rd9, %r8, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r9, %rd10;
	mul.lo.s32 	%r10, %r9, 3;
	sub.s32 	%r11, %r8, %r10;
	mul.lo.s32 	%r12, %r8, 3;
	sub.s32 	%r13, %r5, %r12;
	mul.wide.u32 	%rd11, %r4, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.wide.u32 	%rd13, %r4, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r16, %rd14;
	mul.wide.u32 	%rd15, %r16, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r17, %rd16;
	mul.lo.s32 	%r18, %r17, 3;
	sub.s32 	%r19, %r16, %r18;
	mul.lo.s32 	%r20, %r16, 3;
	sub.s32 	%r21, %r4, %r20;
	mul.wide.u32 	%rd17, %r3, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r3, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r24, %rd20;
	mul.wide.u32 	%rd21, %r24, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r25, %rd22;
	mul.lo.s32 	%r26, %r25, 3;
	sub.s32 	%r27, %r24, %r26;
	mul.lo.s32 	%r28, %r24, 3;
	sub.s32 	%r29, %r3, %r28;
	mul.wide.u32 	%rd23, %r2, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r30, %rd24;
	mul.wide.u32 	%rd25, %r2, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.wide.u32 	%rd27, %r32, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r33, %rd28;
	mul.lo.s32 	%r34, %r33, 3;
	sub.s32 	%r35, %r32, %r34;
	mul.lo.s32 	%r36, %r32, 3;
	sub.s32 	%r37, %r2, %r36;
	mul.wide.u32 	%rd29, %r35, 384;
	add.s64 	%rd30, %rd3, %rd29;
	mul.wide.u32 	%rd31, %r37, 128;
	add.s64 	%rd32, %rd30, %rd31;
	mul.wide.u32 	%rd33, %r30, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.f32 	%f1, [%rd34];
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd4, %rd35;
	mul.wide.u32 	%rd37, %r27, 384;
	add.s64 	%rd38, %rd3, %rd37;
	mul.wide.u32 	%rd39, %r29, 128;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r22, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.wide.u32 	%rd43, %r19, 384;
	add.s64 	%rd44, %rd3, %rd43;
	mul.wide.u32 	%rd45, %r21, 128;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r14, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f3, [%rd48];
	mul.wide.u32 	%rd49, %r11, 384;
	add.s64 	%rd50, %rd3, %rd49;
	mul.wide.u32 	%rd51, %r13, 128;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f4, [%rd54];
	st.global.v4.f32 	[%rd36], {%f1, %f2, %f3, %f4};
	ret;

}
	// .globl	fusion_43
.visible .entry fusion_43(
	.param .u64 fusion_43_param_0,
	.param .u64 fusion_43_param_1,
	.param .u64 fusion_43_param_2,
	.param .u64 fusion_43_param_3,
	.param .u64 fusion_43_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_43_param_0];
	ld.param.u64 	%rd2, [fusion_43_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_43_param_1];
	ld.param.u64 	%rd5, [fusion_43_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_43_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 31;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+6481344], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_32
.visible .entry copy_32(
	.param .u64 copy_32_param_0,
	.param .u64 copy_32_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 2048;
	@%p1 bra 	LBB5_2;
	bra.uni 	LBB5_1;
LBB5_2:
	ld.param.u64 	%rd3, [copy_32_param_0];
	ld.param.u64 	%rd4, [copy_32_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 5;
	and.b32  	%r10, %r5, 31;
	and.b32  	%r11, %r4, 30;
	and.b32  	%r12, %r3, 29;
	and.b32  	%r13, %r1, 28;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 256;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 256;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 256;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 256;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+8171584], {%f1, %f2, %f3, %f4};
LBB5_1:
	ret;

}
	// .globl	fusion_42
.visible .entry fusion_42(
	.param .u64 fusion_42_param_0,
	.param .u64 fusion_42_param_1,
	.param .u64 fusion_42_param_2,
	.param .u64 fusion_42_param_3,
	.param .u64 fusion_42_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<69>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<83>;

	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	shl.b32 	%r16, %r14, 10;
	shl.b32 	%r17, %r15, 2;
	or.b32  	%r1, %r17, %r16;
	setp.lt.u32 	%p1, %r1, 817216;
	@%p1 bra 	LBB6_2;
	bra.uni 	LBB6_1;
LBB6_2:
	ld.param.u64 	%rd8, [fusion_42_param_0];
	ld.param.u64 	%rd9, [fusion_42_param_4];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_42_param_1];
	ld.param.u64 	%rd12, [fusion_42_param_3];
	cvta.to.global.u64 	%rd1, %rd12;
	ld.param.u64 	%rd13, [fusion_42_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd11;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd10, 1216;
	add.s64 	%rd6, %rd10, 3270080;
	mul.wide.u32 	%rd14, %r1, 570128403;
	shr.u64 	%rd15, %rd14, 32;
	cvt.u32.u64 	%r19, %rd15;
	sub.s32 	%r20, %r1, %r19;
	shr.u32 	%r21, %r20, 1;
	add.s32 	%r22, %r21, %r19;
	shr.u32 	%r23, %r22, 6;
	mul.lo.s32 	%r24, %r23, 113;
	sub.s32 	%r2, %r1, %r24;
	mul.wide.u32 	%rd16, %r23, 570128403;
	shr.u64 	%rd17, %rd16, 32;
	cvt.u32.u64 	%r25, %rd17;
	sub.s32 	%r26, %r23, %r25;
	shr.u32 	%r27, %r26, 1;
	add.s32 	%r28, %r27, %r25;
	shr.u32 	%r29, %r28, 6;
	mul.lo.s32 	%r30, %r29, 113;
	sub.s32 	%r3, %r23, %r30;
	or.b32  	%r32, %r1, 1;
	mul.wide.u32 	%rd20, %r32, 570128403;
	shr.u64 	%rd21, %rd20, 32;
	cvt.u32.u64 	%r34, %rd21;
	sub.s32 	%r35, %r32, %r34;
	shr.u32 	%r36, %r35, 1;
	add.s32 	%r37, %r36, %r34;
	shr.u32 	%r38, %r37, 6;
	mul.lo.s32 	%r39, %r38, 113;
	sub.s32 	%r5, %r32, %r39;
	mul.wide.u32 	%rd22, %r38, 570128403;
	shr.u64 	%rd23, %rd22, 32;
	cvt.u32.u64 	%r40, %rd23;
	sub.s32 	%r41, %r38, %r40;
	shr.u32 	%r42, %r41, 1;
	add.s32 	%r43, %r42, %r40;
	shr.u32 	%r44, %r43, 6;
	mul.lo.s32 	%r45, %r44, 113;
	sub.s32 	%r6, %r38, %r45;
	or.b32  	%r47, %r1, 2;
	mul.wide.u32 	%rd26, %r47, 570128403;
	shr.u64 	%rd27, %rd26, 32;
	cvt.u32.u64 	%r49, %rd27;
	sub.s32 	%r50, %r47, %r49;
	shr.u32 	%r51, %r50, 1;
	add.s32 	%r52, %r51, %r49;
	shr.u32 	%r53, %r52, 6;
	mul.lo.s32 	%r54, %r53, 113;
	mul.wide.u32 	%rd28, %r53, 570128403;
	shr.u64 	%rd29, %rd28, 32;
	cvt.u32.u64 	%r55, %rd29;
	sub.s32 	%r56, %r53, %r55;
	shr.u32 	%r57, %r56, 1;
	add.s32 	%r58, %r57, %r55;
	shr.u32 	%r59, %r58, 6;
	mul.lo.s32 	%r60, %r59, 113;
	or.b32  	%r62, %r1, 3;
	mul.wide.u32 	%rd32, %r62, 570128403;
	shr.u64 	%rd33, %rd32, 32;
	cvt.u32.u64 	%r64, %rd33;
	sub.s32 	%r65, %r62, %r64;
	shr.u32 	%r66, %r65, 1;
	add.s32 	%r67, %r66, %r64;
	shr.u32 	%r68, %r67, 6;
	mul.wide.u32 	%rd34, %r68, 570128403;
	shr.u64 	%rd35, %rd34, 32;
	cvt.u32.u64 	%r70, %rd35;
	sub.s32 	%r71, %r68, %r70;
	shr.u32 	%r72, %r71, 1;
	add.s32 	%r73, %r72, %r70;
	shr.u32 	%r74, %r73, 6;
	setp.lt.u32 	%p2, %r3, 112;
	setp.lt.u32 	%p3, %r2, 112;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f68, 0f00000000;
	mov.f32 	%f65, %f68;
	@%p4 bra 	LBB6_7;
	bra.uni 	LBB6_3;
LBB6_7:
	mul.wide.u32 	%rd18, %r1, -1539514865;
	shr.u64 	%rd19, %rd18, 45;
	cvt.u32.u64 	%r31, %rd19;
	and.b32  	%r4, %r31, 63;
	mul.wide.u32 	%rd38, %r4, 50176;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r3, 448;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r2, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f10, [%rd43];
	mul.wide.u32 	%rd44, %r4, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f11, [%rd45];
	add.s64 	%rd46, %rd1, %rd44;
	ld.global.nc.f32 	%f12, [%rd46];
	add.rn.f32 	%f13, %f12, 0f3A83126F;
	rsqrt.approx.f32 	%f14, %f13;
	mul.rn.f32 	%f15, %f11, %f14;
	mul.rn.f32 	%f16, %f10, %f15;
	add.s64 	%rd47, %rd4, %rd44;
	ld.global.nc.f32 	%f17, [%rd47];
	add.s64 	%rd48, %rd3, %rd44;
	ld.global.nc.f32 	%f18, [%rd48];
	mul.rn.f32 	%f19, %f15, %f18;
	sub.rn.f32 	%f20, %f17, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	min.f32 	%f65, %f22, 0f40C00000;
LBB6_3:
	mul.lo.s32 	%r69, %r68, 113;
	mul.lo.s32 	%r75, %r74, 113;
	sub.s32 	%r8, %r47, %r54;
	sub.s32 	%r9, %r53, %r60;
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd7, %rd5, %rd49;
	st.global.f32 	[%rd7], %f65;
	setp.lt.u32 	%p5, %r6, 112;
	setp.lt.u32 	%p6, %r5, 112;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f66, %f68;
	@%p7 bra 	LBB6_8;
	bra.uni 	LBB6_4;
LBB6_8:
	mul.wide.u32 	%rd24, %r32, -1539514865;
	shr.u64 	%rd25, %rd24, 45;
	cvt.u32.u64 	%r46, %rd25;
	and.b32  	%r7, %r46, 63;
	mul.wide.u32 	%rd50, %r7, 50176;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r6, 448;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r5, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f24, [%rd55];
	mul.wide.u32 	%rd56, %r7, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f25, [%rd57];
	add.s64 	%rd58, %rd1, %rd56;
	ld.global.nc.f32 	%f26, [%rd58];
	add.rn.f32 	%f27, %f26, 0f3A83126F;
	rsqrt.approx.f32 	%f28, %f27;
	mul.rn.f32 	%f29, %f25, %f28;
	mul.rn.f32 	%f30, %f24, %f29;
	add.s64 	%rd59, %rd4, %rd56;
	ld.global.nc.f32 	%f31, [%rd59];
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f32, [%rd60];
	mul.rn.f32 	%f33, %f29, %f32;
	sub.rn.f32 	%f34, %f31, %f33;
	add.rn.f32 	%f35, %f30, %f34;
	max.f32 	%f36, %f35, 0f00000000;
	min.f32 	%f66, %f36, 0f40C00000;
LBB6_4:
	sub.s32 	%r11, %r62, %r69;
	sub.s32 	%r12, %r68, %r75;
	st.global.f32 	[%rd7+4], %f66;
	setp.lt.u32 	%p8, %r9, 112;
	setp.lt.u32 	%p9, %r8, 112;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f67, %f68;
	@%p10 bra 	LBB6_9;
	bra.uni 	LBB6_5;
LBB6_9:
	mul.wide.u32 	%rd30, %r47, -1539514865;
	shr.u64 	%rd31, %rd30, 45;
	cvt.u32.u64 	%r61, %rd31;
	and.b32  	%r10, %r61, 63;
	mul.wide.u32 	%rd61, %r10, 50176;
	add.s64 	%rd62, %rd6, %rd61;
	mul.wide.u32 	%rd63, %r9, 448;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.u32 	%rd65, %r8, 4;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.nc.f32 	%f38, [%rd66];
	mul.wide.u32 	%rd67, %r10, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.nc.f32 	%f39, [%rd68];
	add.s64 	%rd69, %rd1, %rd67;
	ld.global.nc.f32 	%f40, [%rd69];
	add.rn.f32 	%f41, %f40, 0f3A83126F;
	rsqrt.approx.f32 	%f42, %f41;
	mul.rn.f32 	%f43, %f39, %f42;
	mul.rn.f32 	%f44, %f38, %f43;
	add.s64 	%rd70, %rd4, %rd67;
	ld.global.nc.f32 	%f45, [%rd70];
	add.s64 	%rd71, %rd3, %rd67;
	ld.global.nc.f32 	%f46, [%rd71];
	mul.rn.f32 	%f47, %f43, %f46;
	sub.rn.f32 	%f48, %f45, %f47;
	add.rn.f32 	%f49, %f44, %f48;
	max.f32 	%f50, %f49, 0f00000000;
	min.f32 	%f67, %f50, 0f40C00000;
LBB6_5:
	st.global.f32 	[%rd7+8], %f67;
	setp.lt.u32 	%p11, %r12, 112;
	setp.lt.u32 	%p12, %r11, 112;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB6_10;
	bra.uni 	LBB6_6;
LBB6_10:
	mul.wide.u32 	%rd36, %r62, -1539514865;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r76, %rd37;
	and.b32  	%r13, %r76, 63;
	mul.wide.u32 	%rd72, %r13, 50176;
	add.s64 	%rd73, %rd6, %rd72;
	mul.wide.u32 	%rd74, %r12, 448;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.u32 	%rd76, %r11, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f52, [%rd77];
	mul.wide.u32 	%rd78, %r13, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f53, [%rd79];
	add.s64 	%rd80, %rd1, %rd78;
	ld.global.nc.f32 	%f54, [%rd80];
	add.rn.f32 	%f55, %f54, 0f3A83126F;
	rsqrt.approx.f32 	%f56, %f55;
	mul.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f52, %f57;
	add.s64 	%rd81, %rd4, %rd78;
	ld.global.nc.f32 	%f59, [%rd81];
	add.s64 	%rd82, %rd3, %rd78;
	ld.global.nc.f32 	%f60, [%rd82];
	mul.rn.f32 	%f61, %f57, %f60;
	sub.rn.f32 	%f62, %f59, %f61;
	add.rn.f32 	%f63, %f58, %f62;
	max.f32 	%f64, %f63, 0f00000000;
	min.f32 	%f68, %f64, 0f40C00000;
LBB6_6:
	st.global.f32 	[%rd7+12], %f68;
LBB6_1:
	ret;

}
	// .globl	fusion_41
.visible .entry fusion_41(
	.param .u64 fusion_41_param_0,
	.param .u64 fusion_41_param_1,
	.param .u64 fusion_41_param_2
)
.reqntid 144, 1, 1
{
	.reg .f32 	%f<5>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<55>;

	ld.param.u64 	%rd1, [fusion_41_param_0];
	ld.param.u64 	%rd2, [fusion_41_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r8, %rd8;
	mul.wide.u32 	%rd9, %r8, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r9, %rd10;
	mul.lo.s32 	%r10, %r9, 3;
	sub.s32 	%r11, %r8, %r10;
	mul.lo.s32 	%r12, %r8, 3;
	sub.s32 	%r13, %r5, %r12;
	mul.wide.u32 	%rd11, %r4, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.wide.u32 	%rd13, %r4, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r16, %rd14;
	mul.wide.u32 	%rd15, %r16, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r17, %rd16;
	mul.lo.s32 	%r18, %r17, 3;
	sub.s32 	%r19, %r16, %r18;
	mul.lo.s32 	%r20, %r16, 3;
	sub.s32 	%r21, %r4, %r20;
	mul.wide.u32 	%rd17, %r3, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r3, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r24, %rd20;
	mul.wide.u32 	%rd21, %r24, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r25, %rd22;
	mul.lo.s32 	%r26, %r25, 3;
	sub.s32 	%r27, %r24, %r26;
	mul.lo.s32 	%r28, %r24, 3;
	sub.s32 	%r29, %r3, %r28;
	mul.wide.u32 	%rd23, %r2, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r30, %rd24;
	mul.wide.u32 	%rd25, %r2, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.wide.u32 	%rd27, %r32, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r33, %rd28;
	mul.lo.s32 	%r34, %r33, 3;
	sub.s32 	%r35, %r32, %r34;
	mul.lo.s32 	%r36, %r32, 3;
	sub.s32 	%r37, %r2, %r36;
	mul.wide.u32 	%rd29, %r35, 768;
	add.s64 	%rd30, %rd3, %rd29;
	mul.wide.u32 	%rd31, %r37, 256;
	add.s64 	%rd32, %rd30, %rd31;
	mul.wide.u32 	%rd33, %r30, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.f32 	%f1, [%rd34];
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd4, %rd35;
	mul.wide.u32 	%rd37, %r27, 768;
	add.s64 	%rd38, %rd3, %rd37;
	mul.wide.u32 	%rd39, %r29, 256;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r22, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.wide.u32 	%rd43, %r19, 768;
	add.s64 	%rd44, %rd3, %rd43;
	mul.wide.u32 	%rd45, %r21, 256;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r14, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f3, [%rd48];
	mul.wide.u32 	%rd49, %r11, 768;
	add.s64 	%rd50, %rd3, %rd49;
	mul.wide.u32 	%rd51, %r13, 256;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f4, [%rd54];
	st.global.v4.f32 	[%rd36], {%f1, %f2, %f3, %f4};
	ret;

}
	// .globl	fusion_40
.visible .entry fusion_40(
	.param .u64 fusion_40_param_0,
	.param .u64 fusion_40_param_1,
	.param .u64 fusion_40_param_2,
	.param .u64 fusion_40_param_3,
	.param .u64 fusion_40_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_40_param_0];
	ld.param.u64 	%rd2, [fusion_40_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_40_param_1];
	ld.param.u64 	%rd5, [fusion_40_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_40_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+3270080];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+1606848], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_34
.visible .entry copy_34(
	.param .u64 copy_34_param_0,
	.param .u64 copy_34_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 8192;
	@%p1 bra 	LBB9_2;
	bra.uni 	LBB9_1;
LBB9_2:
	ld.param.u64 	%rd3, [copy_34_param_0];
	ld.param.u64 	%rd4, [copy_34_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 6;
	and.b32  	%r10, %r5, 63;
	and.b32  	%r11, %r4, 62;
	and.b32  	%r12, %r3, 61;
	and.b32  	%r13, %r1, 60;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 512;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 512;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 512;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 512;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+2462400], {%f1, %f2, %f3, %f4};
LBB9_1:
	ret;

}
	// .globl	fusion_39
.visible .entry fusion_39(
	.param .u64 fusion_39_param_0,
	.param .u64 fusion_39_param_1,
	.param .u64 fusion_39_param_2,
	.param .u64 fusion_39_param_3,
	.param .u64 fusion_39_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_39_param_0];
	ld.param.u64 	%rd2, [fusion_39_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_39_param_1];
	ld.param.u64 	%rd5, [fusion_39_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_39_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+3212480], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_38
.visible .entry fusion_38(
	.param .u64 fusion_38_param_0,
	.param .u64 fusion_38_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 1152;
	@%p1 bra 	LBB11_2;
	bra.uni 	LBB11_1;
LBB11_2:
	ld.param.u64 	%rd3, [fusion_38_param_0];
	ld.param.u64 	%rd4, [fusion_38_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 1536;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 512;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 1536;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 512;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 1536;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 512;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 1536;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 512;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+1216], {%f1, %f2, %f3, %f4};
LBB11_1:
	ret;

}
	// .globl	fusion_37
.visible .entry fusion_37(
	.param .u64 fusion_37_param_0,
	.param .u64 fusion_37_param_1,
	.param .u64 fusion_37_param_2,
	.param .u64 fusion_37_param_3,
	.param .u64 fusion_37_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_37_param_0];
	ld.param.u64 	%rd2, [fusion_37_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_37_param_1];
	ld.param.u64 	%rd5, [fusion_37_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_37_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1606848];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+1216], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_36
.visible .entry copy_36(
	.param .u64 copy_36_param_0,
	.param .u64 copy_36_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB13_2;
	bra.uni 	LBB13_1;
LBB13_2:
	ld.param.u64 	%rd3, [copy_36_param_0];
	ld.param.u64 	%rd4, [copy_36_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 7;
	and.b32  	%r10, %r5, 127;
	and.b32  	%r11, %r4, 126;
	and.b32  	%r12, %r3, 125;
	and.b32  	%r13, %r1, 124;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 512;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 512;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 512;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 512;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+3355840], {%f1, %f2, %f3, %f4};
LBB13_1:
	ret;

}
	// .globl	fusion_36
.visible .entry fusion_36(
	.param .u64 fusion_36_param_0,
	.param .u64 fusion_36_param_1,
	.param .u64 fusion_36_param_2,
	.param .u64 fusion_36_param_3,
	.param .u64 fusion_36_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<69>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<83>;

	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	shl.b32 	%r16, %r14, 10;
	shl.b32 	%r17, %r15, 2;
	or.b32  	%r1, %r17, %r16;
	setp.lt.u32 	%p1, %r1, 415872;
	@%p1 bra 	LBB14_2;
	bra.uni 	LBB14_1;
LBB14_2:
	ld.param.u64 	%rd8, [fusion_36_param_0];
	ld.param.u64 	%rd9, [fusion_36_param_4];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_36_param_1];
	ld.param.u64 	%rd12, [fusion_36_param_3];
	cvta.to.global.u64 	%rd1, %rd12;
	ld.param.u64 	%rd13, [fusion_36_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd11;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd10, 1216;
	add.s64 	%rd6, %rd10, 1664704;
	mul.wide.u32 	%rd14, %r1, 527452125;
	shr.u64 	%rd15, %rd14, 32;
	cvt.u32.u64 	%r19, %rd15;
	sub.s32 	%r20, %r1, %r19;
	shr.u32 	%r21, %r20, 1;
	add.s32 	%r22, %r21, %r19;
	shr.u32 	%r23, %r22, 5;
	mul.lo.s32 	%r24, %r23, 57;
	sub.s32 	%r2, %r1, %r24;
	mul.wide.u32 	%rd16, %r23, 527452125;
	shr.u64 	%rd17, %rd16, 32;
	cvt.u32.u64 	%r25, %rd17;
	sub.s32 	%r26, %r23, %r25;
	shr.u32 	%r27, %r26, 1;
	add.s32 	%r28, %r27, %r25;
	shr.u32 	%r29, %r28, 5;
	mul.lo.s32 	%r30, %r29, 57;
	sub.s32 	%r3, %r23, %r30;
	or.b32  	%r35, %r1, 1;
	mul.wide.u32 	%rd20, %r35, 527452125;
	shr.u64 	%rd21, %rd20, 32;
	cvt.u32.u64 	%r37, %rd21;
	sub.s32 	%r38, %r35, %r37;
	shr.u32 	%r39, %r38, 1;
	add.s32 	%r40, %r39, %r37;
	shr.u32 	%r41, %r40, 5;
	mul.lo.s32 	%r42, %r41, 57;
	sub.s32 	%r5, %r35, %r42;
	mul.wide.u32 	%rd22, %r41, 527452125;
	shr.u64 	%rd23, %rd22, 32;
	cvt.u32.u64 	%r43, %rd23;
	sub.s32 	%r44, %r41, %r43;
	shr.u32 	%r45, %r44, 1;
	add.s32 	%r46, %r45, %r43;
	shr.u32 	%r47, %r46, 5;
	mul.lo.s32 	%r48, %r47, 57;
	sub.s32 	%r6, %r41, %r48;
	or.b32  	%r53, %r1, 2;
	mul.wide.u32 	%rd26, %r53, 527452125;
	shr.u64 	%rd27, %rd26, 32;
	cvt.u32.u64 	%r55, %rd27;
	sub.s32 	%r56, %r53, %r55;
	shr.u32 	%r57, %r56, 1;
	add.s32 	%r58, %r57, %r55;
	shr.u32 	%r59, %r58, 5;
	mul.lo.s32 	%r60, %r59, 57;
	mul.wide.u32 	%rd28, %r59, 527452125;
	shr.u64 	%rd29, %rd28, 32;
	cvt.u32.u64 	%r61, %rd29;
	sub.s32 	%r62, %r59, %r61;
	shr.u32 	%r63, %r62, 1;
	add.s32 	%r64, %r63, %r61;
	shr.u32 	%r65, %r64, 5;
	mul.lo.s32 	%r66, %r65, 57;
	or.b32  	%r71, %r1, 3;
	mul.wide.u32 	%rd32, %r71, 527452125;
	shr.u64 	%rd33, %rd32, 32;
	cvt.u32.u64 	%r73, %rd33;
	sub.s32 	%r74, %r71, %r73;
	shr.u32 	%r75, %r74, 1;
	add.s32 	%r76, %r75, %r73;
	shr.u32 	%r77, %r76, 5;
	mul.wide.u32 	%rd34, %r77, 527452125;
	shr.u64 	%rd35, %rd34, 32;
	cvt.u32.u64 	%r79, %rd35;
	sub.s32 	%r80, %r77, %r79;
	shr.u32 	%r81, %r80, 1;
	add.s32 	%r82, %r81, %r79;
	shr.u32 	%r83, %r82, 5;
	setp.lt.u32 	%p2, %r3, 56;
	setp.lt.u32 	%p3, %r2, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f68, 0f00000000;
	mov.f32 	%f65, %f68;
	@%p4 bra 	LBB14_7;
	bra.uni 	LBB14_3;
LBB14_7:
	mul.wide.u32 	%rd18, %r1, 1119679071;
	shr.u64 	%rd19, %rd18, 32;
	cvt.u32.u64 	%r31, %rd19;
	sub.s32 	%r32, %r1, %r31;
	shr.u32 	%r33, %r32, 1;
	add.s32 	%r34, %r33, %r31;
	bfe.u32 	%r4, %r34, 11, 7;
	mul.wide.u32 	%rd38, %r4, 12544;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r3, 224;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r2, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f10, [%rd43];
	mul.wide.u32 	%rd44, %r4, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f11, [%rd45];
	add.s64 	%rd46, %rd1, %rd44;
	ld.global.nc.f32 	%f12, [%rd46];
	add.rn.f32 	%f13, %f12, 0f3A83126F;
	rsqrt.approx.f32 	%f14, %f13;
	mul.rn.f32 	%f15, %f11, %f14;
	mul.rn.f32 	%f16, %f10, %f15;
	add.s64 	%rd47, %rd4, %rd44;
	ld.global.nc.f32 	%f17, [%rd47];
	add.s64 	%rd48, %rd3, %rd44;
	ld.global.nc.f32 	%f18, [%rd48];
	mul.rn.f32 	%f19, %f15, %f18;
	sub.rn.f32 	%f20, %f17, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	min.f32 	%f65, %f22, 0f40C00000;
LBB14_3:
	mul.lo.s32 	%r78, %r77, 57;
	mul.lo.s32 	%r84, %r83, 57;
	sub.s32 	%r8, %r53, %r60;
	sub.s32 	%r9, %r59, %r66;
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd7, %rd5, %rd49;
	st.global.f32 	[%rd7], %f65;
	setp.lt.u32 	%p5, %r6, 56;
	setp.lt.u32 	%p6, %r5, 56;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f66, %f68;
	@%p7 bra 	LBB14_8;
	bra.uni 	LBB14_4;
LBB14_8:
	mul.wide.u32 	%rd24, %r35, 1119679071;
	shr.u64 	%rd25, %rd24, 32;
	cvt.u32.u64 	%r49, %rd25;
	sub.s32 	%r50, %r35, %r49;
	shr.u32 	%r51, %r50, 1;
	add.s32 	%r52, %r51, %r49;
	bfe.u32 	%r7, %r52, 11, 7;
	mul.wide.u32 	%rd50, %r7, 12544;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r6, 224;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r5, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f24, [%rd55];
	mul.wide.u32 	%rd56, %r7, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f25, [%rd57];
	add.s64 	%rd58, %rd1, %rd56;
	ld.global.nc.f32 	%f26, [%rd58];
	add.rn.f32 	%f27, %f26, 0f3A83126F;
	rsqrt.approx.f32 	%f28, %f27;
	mul.rn.f32 	%f29, %f25, %f28;
	mul.rn.f32 	%f30, %f24, %f29;
	add.s64 	%rd59, %rd4, %rd56;
	ld.global.nc.f32 	%f31, [%rd59];
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f32, [%rd60];
	mul.rn.f32 	%f33, %f29, %f32;
	sub.rn.f32 	%f34, %f31, %f33;
	add.rn.f32 	%f35, %f30, %f34;
	max.f32 	%f36, %f35, 0f00000000;
	min.f32 	%f66, %f36, 0f40C00000;
LBB14_4:
	sub.s32 	%r11, %r71, %r78;
	sub.s32 	%r12, %r77, %r84;
	st.global.f32 	[%rd7+4], %f66;
	setp.lt.u32 	%p8, %r9, 56;
	setp.lt.u32 	%p9, %r8, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f67, %f68;
	@%p10 bra 	LBB14_9;
	bra.uni 	LBB14_5;
LBB14_9:
	mul.wide.u32 	%rd30, %r53, 1119679071;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r67, %rd31;
	sub.s32 	%r68, %r53, %r67;
	shr.u32 	%r69, %r68, 1;
	add.s32 	%r70, %r69, %r67;
	bfe.u32 	%r10, %r70, 11, 7;
	mul.wide.u32 	%rd61, %r10, 12544;
	add.s64 	%rd62, %rd6, %rd61;
	mul.wide.u32 	%rd63, %r9, 224;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.u32 	%rd65, %r8, 4;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.nc.f32 	%f38, [%rd66];
	mul.wide.u32 	%rd67, %r10, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.nc.f32 	%f39, [%rd68];
	add.s64 	%rd69, %rd1, %rd67;
	ld.global.nc.f32 	%f40, [%rd69];
	add.rn.f32 	%f41, %f40, 0f3A83126F;
	rsqrt.approx.f32 	%f42, %f41;
	mul.rn.f32 	%f43, %f39, %f42;
	mul.rn.f32 	%f44, %f38, %f43;
	add.s64 	%rd70, %rd4, %rd67;
	ld.global.nc.f32 	%f45, [%rd70];
	add.s64 	%rd71, %rd3, %rd67;
	ld.global.nc.f32 	%f46, [%rd71];
	mul.rn.f32 	%f47, %f43, %f46;
	sub.rn.f32 	%f48, %f45, %f47;
	add.rn.f32 	%f49, %f44, %f48;
	max.f32 	%f50, %f49, 0f00000000;
	min.f32 	%f67, %f50, 0f40C00000;
LBB14_5:
	st.global.f32 	[%rd7+8], %f67;
	setp.lt.u32 	%p11, %r12, 56;
	setp.lt.u32 	%p12, %r11, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB14_10;
	bra.uni 	LBB14_6;
LBB14_10:
	mul.wide.u32 	%rd36, %r71, 1119679071;
	shr.u64 	%rd37, %rd36, 32;
	cvt.u32.u64 	%r85, %rd37;
	sub.s32 	%r86, %r71, %r85;
	shr.u32 	%r87, %r86, 1;
	add.s32 	%r88, %r87, %r85;
	bfe.u32 	%r13, %r88, 11, 7;
	mul.wide.u32 	%rd72, %r13, 12544;
	add.s64 	%rd73, %rd6, %rd72;
	mul.wide.u32 	%rd74, %r12, 224;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.u32 	%rd76, %r11, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f52, [%rd77];
	mul.wide.u32 	%rd78, %r13, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f53, [%rd79];
	add.s64 	%rd80, %rd1, %rd78;
	ld.global.nc.f32 	%f54, [%rd80];
	add.rn.f32 	%f55, %f54, 0f3A83126F;
	rsqrt.approx.f32 	%f56, %f55;
	mul.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f52, %f57;
	add.s64 	%rd81, %rd4, %rd78;
	ld.global.nc.f32 	%f59, [%rd81];
	add.s64 	%rd82, %rd3, %rd78;
	ld.global.nc.f32 	%f60, [%rd82];
	mul.rn.f32 	%f61, %f57, %f60;
	sub.rn.f32 	%f62, %f59, %f61;
	add.rn.f32 	%f63, %f58, %f62;
	max.f32 	%f64, %f63, 0f00000000;
	min.f32 	%f68, %f64, 0f40C00000;
LBB14_6:
	st.global.f32 	[%rd7+12], %f68;
LBB14_1:
	ret;

}
	// .globl	fusion_35
.visible .entry fusion_35(
	.param .u64 fusion_35_param_0,
	.param .u64 fusion_35_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 1152;
	@%p1 bra 	LBB15_2;
	bra.uni 	LBB15_1;
LBB15_2:
	ld.param.u64 	%rd3, [fusion_35_param_0];
	ld.param.u64 	%rd4, [fusion_35_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 1536;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 512;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 1536;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 512;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 1536;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 512;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 1536;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 512;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+2066112], {%f1, %f2, %f3, %f4};
LBB15_1:
	ret;

}
	// .globl	fusion_34
.visible .entry fusion_34(
	.param .u64 fusion_34_param_0,
	.param .u64 fusion_34_param_1,
	.param .u64 fusion_34_param_2,
	.param .u64 fusion_34_param_3,
	.param .u64 fusion_34_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_34_param_0];
	ld.param.u64 	%rd2, [fusion_34_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_34_param_1];
	ld.param.u64 	%rd5, [fusion_34_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_34_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1664704];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+804032], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_38
.visible .entry copy_38(
	.param .u64 copy_38_param_0,
	.param .u64 copy_38_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 32768;
	@%p1 bra 	LBB17_2;
	bra.uni 	LBB17_1;
LBB17_2:
	ld.param.u64 	%rd3, [copy_38_param_0];
	ld.param.u64 	%rd4, [copy_38_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 7;
	and.b32  	%r10, %r5, 127;
	and.b32  	%r11, %r4, 126;
	and.b32  	%r12, %r3, 125;
	and.b32  	%r13, %r1, 124;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 1024;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+1342272], {%f1, %f2, %f3, %f4};
LBB17_1:
	ret;

}
	// .globl	fusion_33
.visible .entry fusion_33(
	.param .u64 fusion_33_param_0,
	.param .u64 fusion_33_param_1,
	.param .u64 fusion_33_param_2,
	.param .u64 fusion_33_param_3,
	.param .u64 fusion_33_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_33_param_0];
	ld.param.u64 	%rd2, [fusion_33_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_33_param_1];
	ld.param.u64 	%rd5, [fusion_33_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_33_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+1606848], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_32
.visible .entry fusion_32(
	.param .u64 fusion_32_param_0,
	.param .u64 fusion_32_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 2304;
	@%p1 bra 	LBB19_2;
	bra.uni 	LBB19_1;
LBB19_2:
	ld.param.u64 	%rd3, [fusion_32_param_0];
	ld.param.u64 	%rd4, [fusion_32_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 3072;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 1024;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 3072;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 1024;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 3072;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 3072;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 1024;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+1216], {%f1, %f2, %f3, %f4};
LBB19_1:
	ret;

}
	// .globl	fusion_31
.visible .entry fusion_31(
	.param .u64 fusion_31_param_0,
	.param .u64 fusion_31_param_1,
	.param .u64 fusion_31_param_2,
	.param .u64 fusion_31_param_3,
	.param .u64 fusion_31_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_31_param_0];
	ld.param.u64 	%rd2, [fusion_31_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_31_param_1];
	ld.param.u64 	%rd5, [fusion_31_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_31_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+804032];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+1216], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_40
.visible .entry copy_40(
	.param .u64 copy_40_param_0,
	.param .u64 copy_40_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 65536;
	@%p1 bra 	LBB21_2;
	bra.uni 	LBB21_1;
LBB21_2:
	ld.param.u64 	%rd3, [copy_40_param_0];
	ld.param.u64 	%rd4, [copy_40_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 8;
	and.b32  	%r10, %r5, 255;
	and.b32  	%r11, %r4, 254;
	and.b32  	%r12, %r3, 253;
	and.b32  	%r13, %r1, 252;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 1024;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+1933120], {%f1, %f2, %f3, %f4};
LBB21_1:
	ret;

}
	// .globl	fusion_30
.visible .entry fusion_30(
	.param .u64 fusion_30_param_0,
	.param .u64 fusion_30_param_1,
	.param .u64 fusion_30_param_2,
	.param .u64 fusion_30_param_3,
	.param .u64 fusion_30_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<69>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<83>;

	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	shl.b32 	%r16, %r14, 10;
	shl.b32 	%r17, %r15, 2;
	or.b32  	%r1, %r17, %r16;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB22_2;
	bra.uni 	LBB22_1;
LBB22_2:
	ld.param.u64 	%rd8, [fusion_30_param_0];
	ld.param.u64 	%rd9, [fusion_30_param_4];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_30_param_1];
	ld.param.u64 	%rd12, [fusion_30_param_3];
	cvta.to.global.u64 	%rd1, %rd12;
	ld.param.u64 	%rd13, [fusion_30_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd11;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd10, 1216;
	add.s64 	%rd6, %rd10, 862400;
	mul.wide.u32 	%rd14, %r1, -1925330167;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r19, %rd15;
	mul.lo.s32 	%r20, %r19, 29;
	sub.s32 	%r2, %r1, %r20;
	mul.wide.u32 	%rd16, %r19, -1925330167;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r21, %rd17;
	mul.lo.s32 	%r22, %r21, 29;
	sub.s32 	%r3, %r19, %r22;
	or.b32  	%r27, %r1, 1;
	mul.wide.u32 	%rd20, %r27, -1925330167;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r29, %rd21;
	mul.lo.s32 	%r30, %r29, 29;
	sub.s32 	%r5, %r27, %r30;
	mul.wide.u32 	%rd22, %r29, -1925330167;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r31, %rd23;
	mul.lo.s32 	%r32, %r31, 29;
	sub.s32 	%r6, %r29, %r32;
	or.b32  	%r37, %r1, 2;
	mul.wide.u32 	%rd26, %r37, -1925330167;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r39, %rd27;
	mul.lo.s32 	%r40, %r39, 29;
	mul.wide.u32 	%rd28, %r39, -1925330167;
	shr.u64 	%rd29, %rd28, 36;
	cvt.u32.u64 	%r41, %rd29;
	mul.lo.s32 	%r42, %r41, 29;
	or.b32  	%r47, %r1, 3;
	mul.wide.u32 	%rd32, %r47, -1925330167;
	shr.u64 	%rd33, %rd32, 36;
	cvt.u32.u64 	%r49, %rd33;
	mul.wide.u32 	%rd34, %r49, -1925330167;
	shr.u64 	%rd35, %rd34, 36;
	cvt.u32.u64 	%r51, %rd35;
	setp.lt.u32 	%p2, %r3, 28;
	setp.lt.u32 	%p3, %r2, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f68, 0f00000000;
	mov.f32 	%f65, %f68;
	@%p4 bra 	LBB22_7;
	bra.uni 	LBB22_3;
LBB22_7:
	mul.wide.u32 	%rd18, %r1, 934576713;
	shr.u64 	%rd19, %rd18, 32;
	cvt.u32.u64 	%r23, %rd19;
	sub.s32 	%r24, %r1, %r23;
	shr.u32 	%r25, %r24, 1;
	add.s32 	%r26, %r25, %r23;
	bfe.u32 	%r4, %r26, 9, 8;
	mul.wide.u32 	%rd38, %r4, 3136;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r3, 112;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r2, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f10, [%rd43];
	mul.wide.u32 	%rd44, %r4, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f11, [%rd45];
	add.s64 	%rd46, %rd1, %rd44;
	ld.global.nc.f32 	%f12, [%rd46];
	add.rn.f32 	%f13, %f12, 0f3A83126F;
	rsqrt.approx.f32 	%f14, %f13;
	mul.rn.f32 	%f15, %f11, %f14;
	mul.rn.f32 	%f16, %f10, %f15;
	add.s64 	%rd47, %rd4, %rd44;
	ld.global.nc.f32 	%f17, [%rd47];
	add.s64 	%rd48, %rd3, %rd44;
	ld.global.nc.f32 	%f18, [%rd48];
	mul.rn.f32 	%f19, %f15, %f18;
	sub.rn.f32 	%f20, %f17, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	min.f32 	%f65, %f22, 0f40C00000;
LBB22_3:
	mul.lo.s32 	%r50, %r49, 29;
	mul.lo.s32 	%r52, %r51, 29;
	sub.s32 	%r8, %r37, %r40;
	sub.s32 	%r9, %r39, %r42;
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd7, %rd5, %rd49;
	st.global.f32 	[%rd7], %f65;
	setp.lt.u32 	%p5, %r6, 28;
	setp.lt.u32 	%p6, %r5, 28;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f66, %f68;
	@%p7 bra 	LBB22_8;
	bra.uni 	LBB22_4;
LBB22_8:
	mul.wide.u32 	%rd24, %r27, 934576713;
	shr.u64 	%rd25, %rd24, 32;
	cvt.u32.u64 	%r33, %rd25;
	sub.s32 	%r34, %r27, %r33;
	shr.u32 	%r35, %r34, 1;
	add.s32 	%r36, %r35, %r33;
	bfe.u32 	%r7, %r36, 9, 8;
	mul.wide.u32 	%rd50, %r7, 3136;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r6, 112;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r5, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f24, [%rd55];
	mul.wide.u32 	%rd56, %r7, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f25, [%rd57];
	add.s64 	%rd58, %rd1, %rd56;
	ld.global.nc.f32 	%f26, [%rd58];
	add.rn.f32 	%f27, %f26, 0f3A83126F;
	rsqrt.approx.f32 	%f28, %f27;
	mul.rn.f32 	%f29, %f25, %f28;
	mul.rn.f32 	%f30, %f24, %f29;
	add.s64 	%rd59, %rd4, %rd56;
	ld.global.nc.f32 	%f31, [%rd59];
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f32, [%rd60];
	mul.rn.f32 	%f33, %f29, %f32;
	sub.rn.f32 	%f34, %f31, %f33;
	add.rn.f32 	%f35, %f30, %f34;
	max.f32 	%f36, %f35, 0f00000000;
	min.f32 	%f66, %f36, 0f40C00000;
LBB22_4:
	sub.s32 	%r11, %r47, %r50;
	sub.s32 	%r12, %r49, %r52;
	st.global.f32 	[%rd7+4], %f66;
	setp.lt.u32 	%p8, %r9, 28;
	setp.lt.u32 	%p9, %r8, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f67, %f68;
	@%p10 bra 	LBB22_9;
	bra.uni 	LBB22_5;
LBB22_9:
	mul.wide.u32 	%rd30, %r37, 934576713;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r43, %rd31;
	sub.s32 	%r44, %r37, %r43;
	shr.u32 	%r45, %r44, 1;
	add.s32 	%r46, %r45, %r43;
	bfe.u32 	%r10, %r46, 9, 8;
	mul.wide.u32 	%rd61, %r10, 3136;
	add.s64 	%rd62, %rd6, %rd61;
	mul.wide.u32 	%rd63, %r9, 112;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.u32 	%rd65, %r8, 4;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.nc.f32 	%f38, [%rd66];
	mul.wide.u32 	%rd67, %r10, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.nc.f32 	%f39, [%rd68];
	add.s64 	%rd69, %rd1, %rd67;
	ld.global.nc.f32 	%f40, [%rd69];
	add.rn.f32 	%f41, %f40, 0f3A83126F;
	rsqrt.approx.f32 	%f42, %f41;
	mul.rn.f32 	%f43, %f39, %f42;
	mul.rn.f32 	%f44, %f38, %f43;
	add.s64 	%rd70, %rd4, %rd67;
	ld.global.nc.f32 	%f45, [%rd70];
	add.s64 	%rd71, %rd3, %rd67;
	ld.global.nc.f32 	%f46, [%rd71];
	mul.rn.f32 	%f47, %f43, %f46;
	sub.rn.f32 	%f48, %f45, %f47;
	add.rn.f32 	%f49, %f44, %f48;
	max.f32 	%f50, %f49, 0f00000000;
	min.f32 	%f67, %f50, 0f40C00000;
LBB22_5:
	st.global.f32 	[%rd7+8], %f67;
	setp.lt.u32 	%p11, %r12, 28;
	setp.lt.u32 	%p12, %r11, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB22_10;
	bra.uni 	LBB22_6;
LBB22_10:
	mul.wide.u32 	%rd36, %r47, 934576713;
	shr.u64 	%rd37, %rd36, 32;
	cvt.u32.u64 	%r53, %rd37;
	sub.s32 	%r54, %r47, %r53;
	shr.u32 	%r55, %r54, 1;
	add.s32 	%r56, %r55, %r53;
	bfe.u32 	%r13, %r56, 9, 8;
	mul.wide.u32 	%rd72, %r13, 3136;
	add.s64 	%rd73, %rd6, %rd72;
	mul.wide.u32 	%rd74, %r12, 112;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.u32 	%rd76, %r11, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f52, [%rd77];
	mul.wide.u32 	%rd78, %r13, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f53, [%rd79];
	add.s64 	%rd80, %rd1, %rd78;
	ld.global.nc.f32 	%f54, [%rd80];
	add.rn.f32 	%f55, %f54, 0f3A83126F;
	rsqrt.approx.f32 	%f56, %f55;
	mul.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f52, %f57;
	add.s64 	%rd81, %rd4, %rd78;
	ld.global.nc.f32 	%f59, [%rd81];
	add.s64 	%rd82, %rd3, %rd78;
	ld.global.nc.f32 	%f60, [%rd82];
	mul.rn.f32 	%f61, %f57, %f60;
	sub.rn.f32 	%f62, %f59, %f61;
	add.rn.f32 	%f63, %f58, %f62;
	max.f32 	%f64, %f63, 0f00000000;
	min.f32 	%f68, %f64, 0f40C00000;
LBB22_6:
	st.global.f32 	[%rd7+12], %f68;
LBB22_1:
	ret;

}
	// .globl	fusion_29
.visible .entry fusion_29(
	.param .u64 fusion_29_param_0,
	.param .u64 fusion_29_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 2304;
	@%p1 bra 	LBB23_2;
	bra.uni 	LBB23_1;
LBB23_2:
	ld.param.u64 	%rd3, [fusion_29_param_0];
	ld.param.u64 	%rd4, [fusion_29_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 3072;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 1024;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 3072;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 1024;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 3072;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 3072;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 1024;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+1063104], {%f1, %f2, %f3, %f4};
LBB23_1:
	ret;

}
	// .globl	fusion_28
.visible .entry fusion_28(
	.param .u64 fusion_28_param_0,
	.param .u64 fusion_28_param_1,
	.param .u64 fusion_28_param_2,
	.param .u64 fusion_28_param_3,
	.param .u64 fusion_28_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_28_param_0];
	ld.param.u64 	%rd2, [fusion_28_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_28_param_1];
	ld.param.u64 	%rd5, [fusion_28_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_28_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+862400];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+1454528], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_42
.visible .entry copy_42(
	.param .u64 copy_42_param_0,
	.param .u64 copy_42_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 131072;
	@%p1 bra 	LBB25_2;
	bra.uni 	LBB25_1;
LBB25_2:
	ld.param.u64 	%rd3, [copy_42_param_0];
	ld.param.u64 	%rd4, [copy_42_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 8;
	and.b32  	%r10, %r5, 255;
	and.b32  	%r11, %r4, 254;
	and.b32  	%r12, %r3, 253;
	and.b32  	%r13, %r1, 252;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 2048;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 2048;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 2048;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+528832], {%f1, %f2, %f3, %f4};
LBB25_1:
	ret;

}
	// .globl	fusion_27
.visible .entry fusion_27(
	.param .u64 fusion_27_param_0,
	.param .u64 fusion_27_param_1,
	.param .u64 fusion_27_param_2,
	.param .u64 fusion_27_param_3,
	.param .u64 fusion_27_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_27_param_0];
	ld.param.u64 	%rd2, [fusion_27_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_27_param_1];
	ld.param.u64 	%rd5, [fusion_27_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_27_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1053120];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+402624], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_26
.visible .entry fusion_26(
	.param .u64 fusion_26_param_0,
	.param .u64 fusion_26_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4608;
	@%p1 bra 	LBB27_2;
	bra.uni 	LBB27_1;
LBB27_2:
	ld.param.u64 	%rd3, [fusion_26_param_0];
	ld.param.u64 	%rd4, [fusion_26_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 6144;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 6144;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 2048;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 6144;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 6144;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 2048;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+804032], {%f1, %f2, %f3, %f4};
LBB27_1:
	ret;

}
	// .globl	fusion_25
.visible .entry fusion_25(
	.param .u64 fusion_25_param_0,
	.param .u64 fusion_25_param_1,
	.param .u64 fusion_25_param_2,
	.param .u64 fusion_25_param_3,
	.param .u64 fusion_25_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_25_param_0];
	ld.param.u64 	%rd2, [fusion_25_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_25_param_1];
	ld.param.u64 	%rd5, [fusion_25_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_25_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+2503104], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_44
.visible .entry copy_44(
	.param .u64 copy_44_param_0,
	.param .u64 copy_44_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_44_param_0];
	ld.param.u64 	%rd5, [copy_44_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	or.b32  	%r8, %r6, 2;
	mul.wide.u32 	%rd9, %r6, 2048;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r8, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+1053120], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB29_2;
	cvt.u64.u32 	%rd2, %r6;
	add.s64 	%rd3, %rd8, 1053120;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r9, %r1, 9;
	and.b32  	%r10, %r2, 510;
	shl.b64 	%rd16, %rd2, 11;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+2048];
	mul.wide.u32 	%rd20, %r10, 2048;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+6144];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB29_2:
	ret;

}
	// .globl	fusion_24
.visible .entry fusion_24(
	.param .u64 fusion_24_param_0,
	.param .u64 fusion_24_param_1,
	.param .u64 fusion_24_param_2,
	.param .u64 fusion_24_param_3,
	.param .u64 fusion_24_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_24_param_0];
	ld.param.u64 	%rd2, [fusion_24_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_24_param_1];
	ld.param.u64 	%rd5, [fusion_24_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_24_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2101696];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+402624], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_23
.visible .entry fusion_23(
	.param .u64 fusion_23_param_0,
	.param .u64 fusion_23_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4608;
	@%p1 bra 	LBB31_2;
	bra.uni 	LBB31_1;
LBB31_2:
	ld.param.u64 	%rd3, [fusion_23_param_0];
	ld.param.u64 	%rd4, [fusion_23_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 6144;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 6144;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 2048;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 6144;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 6144;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 2048;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+804032], {%f1, %f2, %f3, %f4};
LBB31_1:
	ret;

}
	// .globl	fusion_22
.visible .entry fusion_22(
	.param .u64 fusion_22_param_0,
	.param .u64 fusion_22_param_1,
	.param .u64 fusion_22_param_2,
	.param .u64 fusion_22_param_3,
	.param .u64 fusion_22_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_22_param_0];
	ld.param.u64 	%rd2, [fusion_22_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_22_param_1];
	ld.param.u64 	%rd5, [fusion_22_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_22_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+2503104], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_46
.visible .entry copy_46(
	.param .u64 copy_46_param_0,
	.param .u64 copy_46_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_46_param_0];
	ld.param.u64 	%rd5, [copy_46_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	or.b32  	%r8, %r6, 2;
	mul.wide.u32 	%rd9, %r6, 2048;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r8, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+1053120], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB33_2;
	cvt.u64.u32 	%rd2, %r6;
	add.s64 	%rd3, %rd8, 1053120;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r9, %r1, 9;
	and.b32  	%r10, %r2, 510;
	shl.b64 	%rd16, %rd2, 11;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+2048];
	mul.wide.u32 	%rd20, %r10, 2048;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+6144];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB33_2:
	ret;

}
	// .globl	fusion_21
.visible .entry fusion_21(
	.param .u64 fusion_21_param_0,
	.param .u64 fusion_21_param_1,
	.param .u64 fusion_21_param_2,
	.param .u64 fusion_21_param_3,
	.param .u64 fusion_21_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_21_param_0];
	ld.param.u64 	%rd2, [fusion_21_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_21_param_1];
	ld.param.u64 	%rd5, [fusion_21_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_21_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2101696];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+402624], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_20
.visible .entry fusion_20(
	.param .u64 fusion_20_param_0,
	.param .u64 fusion_20_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4608;
	@%p1 bra 	LBB35_2;
	bra.uni 	LBB35_1;
LBB35_2:
	ld.param.u64 	%rd3, [fusion_20_param_0];
	ld.param.u64 	%rd4, [fusion_20_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 6144;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 6144;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 2048;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 6144;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 6144;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 2048;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+804032], {%f1, %f2, %f3, %f4};
LBB35_1:
	ret;

}
	// .globl	fusion_19
.visible .entry fusion_19(
	.param .u64 fusion_19_param_0,
	.param .u64 fusion_19_param_1,
	.param .u64 fusion_19_param_2,
	.param .u64 fusion_19_param_3,
	.param .u64 fusion_19_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_19_param_0];
	ld.param.u64 	%rd2, [fusion_19_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_19_param_1];
	ld.param.u64 	%rd5, [fusion_19_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_19_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+2503104], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_48
.visible .entry copy_48(
	.param .u64 copy_48_param_0,
	.param .u64 copy_48_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_48_param_0];
	ld.param.u64 	%rd5, [copy_48_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	or.b32  	%r8, %r6, 2;
	mul.wide.u32 	%rd9, %r6, 2048;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r8, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+1053120], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB37_2;
	cvt.u64.u32 	%rd2, %r6;
	add.s64 	%rd3, %rd8, 1053120;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r9, %r1, 9;
	and.b32  	%r10, %r2, 510;
	shl.b64 	%rd16, %rd2, 11;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+2048];
	mul.wide.u32 	%rd20, %r10, 2048;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+6144];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB37_2:
	ret;

}
	// .globl	fusion_18
.visible .entry fusion_18(
	.param .u64 fusion_18_param_0,
	.param .u64 fusion_18_param_1,
	.param .u64 fusion_18_param_2,
	.param .u64 fusion_18_param_3,
	.param .u64 fusion_18_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_18_param_0];
	ld.param.u64 	%rd2, [fusion_18_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_18_param_1];
	ld.param.u64 	%rd5, [fusion_18_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_18_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2101696];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+402624], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_17
.visible .entry fusion_17(
	.param .u64 fusion_17_param_0,
	.param .u64 fusion_17_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4608;
	@%p1 bra 	LBB39_2;
	bra.uni 	LBB39_1;
LBB39_2:
	ld.param.u64 	%rd3, [fusion_17_param_0];
	ld.param.u64 	%rd4, [fusion_17_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 6144;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 6144;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 2048;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 6144;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 6144;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 2048;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+804032], {%f1, %f2, %f3, %f4};
LBB39_1:
	ret;

}
	// .globl	fusion_16
.visible .entry fusion_16(
	.param .u64 fusion_16_param_0,
	.param .u64 fusion_16_param_1,
	.param .u64 fusion_16_param_2,
	.param .u64 fusion_16_param_3,
	.param .u64 fusion_16_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_16_param_0];
	ld.param.u64 	%rd2, [fusion_16_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_16_param_1];
	ld.param.u64 	%rd5, [fusion_16_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_16_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+2503104], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_50
.visible .entry copy_50(
	.param .u64 copy_50_param_0,
	.param .u64 copy_50_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_50_param_0];
	ld.param.u64 	%rd5, [copy_50_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	or.b32  	%r8, %r6, 2;
	mul.wide.u32 	%rd9, %r6, 2048;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r8, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+1053120], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB41_2;
	cvt.u64.u32 	%rd2, %r6;
	add.s64 	%rd3, %rd8, 1053120;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r9, %r1, 9;
	and.b32  	%r10, %r2, 510;
	shl.b64 	%rd16, %rd2, 11;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+2048];
	mul.wide.u32 	%rd20, %r10, 2048;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+6144];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB41_2:
	ret;

}
	// .globl	fusion_15
.visible .entry fusion_15(
	.param .u64 fusion_15_param_0,
	.param .u64 fusion_15_param_1,
	.param .u64 fusion_15_param_2,
	.param .u64 fusion_15_param_3,
	.param .u64 fusion_15_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_15_param_0];
	ld.param.u64 	%rd2, [fusion_15_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_15_param_1];
	ld.param.u64 	%rd5, [fusion_15_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_15_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2101696];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+402624], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	fusion_14
.visible .entry fusion_14(
	.param .u64 fusion_14_param_0,
	.param .u64 fusion_14_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4608;
	@%p1 bra 	LBB43_2;
	bra.uni 	LBB43_1;
LBB43_2:
	ld.param.u64 	%rd3, [fusion_14_param_0];
	ld.param.u64 	%rd4, [fusion_14_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 6144;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 6144;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 2048;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 6144;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 6144;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 2048;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+804032], {%f1, %f2, %f3, %f4};
LBB43_1:
	ret;

}
	// .globl	fusion_13
.visible .entry fusion_13(
	.param .u64 fusion_13_param_0,
	.param .u64 fusion_13_param_1,
	.param .u64 fusion_13_param_2,
	.param .u64 fusion_13_param_3,
	.param .u64 fusion_13_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<30>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_13_param_0];
	ld.param.u64 	%rd2, [fusion_13_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_13_param_1];
	ld.param.u64 	%rd5, [fusion_13_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_13_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1216];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	mul.rn.f32 	%f18, %f9, %f2;
	add.rn.f32 	%f19, %f14, %f18;
	max.f32 	%f20, %f19, 0f00000000;
	min.f32 	%f21, %f20, 0f40C00000;
	mul.rn.f32 	%f22, %f9, %f3;
	add.rn.f32 	%f23, %f14, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	min.f32 	%f25, %f24, 0f40C00000;
	mul.rn.f32 	%f26, %f9, %f4;
	add.rn.f32 	%f27, %f14, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	min.f32 	%f29, %f28, 0f40C00000;
	st.global.v4.f32 	[%rd14+2503104], {%f17, %f21, %f25, %f29};
	ret;

}
	// .globl	copy_52
.visible .entry copy_52(
	.param .u64 copy_52_param_0,
	.param .u64 copy_52_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_52_param_0];
	ld.param.u64 	%rd5, [copy_52_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	or.b32  	%r8, %r6, 2;
	mul.wide.u32 	%rd9, %r6, 2048;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r8, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+1053120], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB45_2;
	cvt.u64.u32 	%rd2, %r6;
	add.s64 	%rd3, %rd8, 1053120;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r9, %r1, 9;
	and.b32  	%r10, %r2, 510;
	shl.b64 	%rd16, %rd2, 11;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r9, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+2048];
	mul.wide.u32 	%rd20, %r10, 2048;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+6144];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB45_2:
	ret;

}
	// .globl	fusion_12
.visible .entry fusion_12(
	.param .u64 fusion_12_param_0,
	.param .u64 fusion_12_param_1,
	.param .u64 fusion_12_param_2,
	.param .u64 fusion_12_param_3,
	.param .u64 fusion_12_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<69>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<83>;

	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	shl.b32 	%r16, %r14, 10;
	shl.b32 	%r17, %r15, 2;
	or.b32  	%r1, %r17, %r16;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB46_2;
	bra.uni 	LBB46_1;
LBB46_2:
	ld.param.u64 	%rd8, [fusion_12_param_0];
	ld.param.u64 	%rd9, [fusion_12_param_4];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_12_param_1];
	ld.param.u64 	%rd12, [fusion_12_param_3];
	cvta.to.global.u64 	%rd1, %rd12;
	ld.param.u64 	%rd13, [fusion_12_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd11;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd10, 1216;
	add.s64 	%rd6, %rd10, 2101696;
	mul.wide.u32 	%rd14, %r1, -2004318071;
	shr.u64 	%rd15, %rd14, 35;
	cvt.u32.u64 	%r19, %rd15;
	mul.lo.s32 	%r20, %r19, 15;
	sub.s32 	%r2, %r1, %r20;
	mul.wide.u32 	%rd16, %r19, -2004318071;
	shr.u64 	%rd17, %rd16, 35;
	cvt.u32.u64 	%r21, %rd17;
	mul.lo.s32 	%r22, %r21, 15;
	sub.s32 	%r3, %r19, %r22;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd20, %r24, -2004318071;
	shr.u64 	%rd21, %rd20, 35;
	cvt.u32.u64 	%r26, %rd21;
	mul.lo.s32 	%r27, %r26, 15;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd22, %r26, -2004318071;
	shr.u64 	%rd23, %rd22, 35;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 15;
	sub.s32 	%r6, %r26, %r29;
	or.b32  	%r31, %r1, 2;
	mul.wide.u32 	%rd26, %r31, -2004318071;
	shr.u64 	%rd27, %rd26, 35;
	cvt.u32.u64 	%r33, %rd27;
	mul.lo.s32 	%r34, %r33, 15;
	mul.wide.u32 	%rd28, %r33, -2004318071;
	shr.u64 	%rd29, %rd28, 35;
	cvt.u32.u64 	%r35, %rd29;
	mul.lo.s32 	%r36, %r35, 15;
	or.b32  	%r38, %r1, 3;
	mul.wide.u32 	%rd32, %r38, -2004318071;
	shr.u64 	%rd33, %rd32, 35;
	cvt.u32.u64 	%r40, %rd33;
	mul.wide.u32 	%rd34, %r40, -2004318071;
	shr.u64 	%rd35, %rd34, 35;
	cvt.u32.u64 	%r42, %rd35;
	setp.lt.u32 	%p2, %r3, 14;
	setp.lt.u32 	%p3, %r2, 14;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f68, 0f00000000;
	mov.f32 	%f65, %f68;
	@%p4 bra 	LBB46_7;
	bra.uni 	LBB46_3;
LBB46_7:
	mul.wide.u32 	%rd18, %r1, -1851608123;
	shr.u64 	%rd19, %rd18, 39;
	cvt.u32.u64 	%r23, %rd19;
	and.b32  	%r4, %r23, 511;
	mul.wide.u32 	%rd38, %r4, 784;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r3, 56;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r2, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f10, [%rd43];
	mul.wide.u32 	%rd44, %r4, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f11, [%rd45];
	add.s64 	%rd46, %rd1, %rd44;
	ld.global.nc.f32 	%f12, [%rd46];
	add.rn.f32 	%f13, %f12, 0f3A83126F;
	rsqrt.approx.f32 	%f14, %f13;
	mul.rn.f32 	%f15, %f11, %f14;
	mul.rn.f32 	%f16, %f10, %f15;
	add.s64 	%rd47, %rd4, %rd44;
	ld.global.nc.f32 	%f17, [%rd47];
	add.s64 	%rd48, %rd3, %rd44;
	ld.global.nc.f32 	%f18, [%rd48];
	mul.rn.f32 	%f19, %f15, %f18;
	sub.rn.f32 	%f20, %f17, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	min.f32 	%f65, %f22, 0f40C00000;
LBB46_3:
	mul.lo.s32 	%r41, %r40, 15;
	mul.lo.s32 	%r43, %r42, 15;
	sub.s32 	%r8, %r31, %r34;
	sub.s32 	%r9, %r33, %r36;
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd7, %rd5, %rd49;
	st.global.f32 	[%rd7], %f65;
	setp.lt.u32 	%p5, %r6, 14;
	setp.lt.u32 	%p6, %r5, 14;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f66, %f68;
	@%p7 bra 	LBB46_8;
	bra.uni 	LBB46_4;
LBB46_8:
	mul.wide.u32 	%rd24, %r24, -1851608123;
	shr.u64 	%rd25, %rd24, 39;
	cvt.u32.u64 	%r30, %rd25;
	and.b32  	%r7, %r30, 511;
	mul.wide.u32 	%rd50, %r7, 784;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r6, 56;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r5, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f24, [%rd55];
	mul.wide.u32 	%rd56, %r7, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f25, [%rd57];
	add.s64 	%rd58, %rd1, %rd56;
	ld.global.nc.f32 	%f26, [%rd58];
	add.rn.f32 	%f27, %f26, 0f3A83126F;
	rsqrt.approx.f32 	%f28, %f27;
	mul.rn.f32 	%f29, %f25, %f28;
	mul.rn.f32 	%f30, %f24, %f29;
	add.s64 	%rd59, %rd4, %rd56;
	ld.global.nc.f32 	%f31, [%rd59];
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f32, [%rd60];
	mul.rn.f32 	%f33, %f29, %f32;
	sub.rn.f32 	%f34, %f31, %f33;
	add.rn.f32 	%f35, %f30, %f34;
	max.f32 	%f36, %f35, 0f00000000;
	min.f32 	%f66, %f36, 0f40C00000;
LBB46_4:
	sub.s32 	%r11, %r38, %r41;
	sub.s32 	%r12, %r40, %r43;
	st.global.f32 	[%rd7+4], %f66;
	setp.lt.u32 	%p8, %r9, 14;
	setp.lt.u32 	%p9, %r8, 14;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f67, %f68;
	@%p10 bra 	LBB46_9;
	bra.uni 	LBB46_5;
LBB46_9:
	mul.wide.u32 	%rd30, %r31, -1851608123;
	shr.u64 	%rd31, %rd30, 39;
	cvt.u32.u64 	%r37, %rd31;
	and.b32  	%r10, %r37, 511;
	mul.wide.u32 	%rd61, %r10, 784;
	add.s64 	%rd62, %rd6, %rd61;
	mul.wide.u32 	%rd63, %r9, 56;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.u32 	%rd65, %r8, 4;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.nc.f32 	%f38, [%rd66];
	mul.wide.u32 	%rd67, %r10, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.nc.f32 	%f39, [%rd68];
	add.s64 	%rd69, %rd1, %rd67;
	ld.global.nc.f32 	%f40, [%rd69];
	add.rn.f32 	%f41, %f40, 0f3A83126F;
	rsqrt.approx.f32 	%f42, %f41;
	mul.rn.f32 	%f43, %f39, %f42;
	mul.rn.f32 	%f44, %f38, %f43;
	add.s64 	%rd70, %rd4, %rd67;
	ld.global.nc.f32 	%f45, [%rd70];
	add.s64 	%rd71, %rd3, %rd67;
	ld.global.nc.f32 	%f46, [%rd71];
	mul.rn.f32 	%f47, %f43, %f46;
	sub.rn.f32 	%f48, %f45, %f47;
	add.rn.f32 	%f49, %f44, %f48;
	max.f32 	%f50, %f49, 0f00000000;
	min.f32 	%f67, %f50, 0f40C00000;
LBB46_5:
	st.global.f32 	[%rd7+8], %f67;
	setp.lt.u32 	%p11, %r12, 14;
	setp.lt.u32 	%p12, %r11, 14;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB46_10;
	bra.uni 	LBB46_6;
LBB46_10:
	mul.wide.u32 	%rd36, %r38, -1851608123;
	shr.u64 	%rd37, %rd36, 39;
	cvt.u32.u64 	%r44, %rd37;
	and.b32  	%r13, %r44, 511;
	mul.wide.u32 	%rd72, %r13, 784;
	add.s64 	%rd73, %rd6, %rd72;
	mul.wide.u32 	%rd74, %r12, 56;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.u32 	%rd76, %r11, 4;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.nc.f32 	%f52, [%rd77];
	mul.wide.u32 	%rd78, %r13, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f53, [%rd79];
	add.s64 	%rd80, %rd1, %rd78;
	ld.global.nc.f32 	%f54, [%rd80];
	add.rn.f32 	%f55, %f54, 0f3A83126F;
	rsqrt.approx.f32 	%f56, %f55;
	mul.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f52, %f57;
	add.s64 	%rd81, %rd4, %rd78;
	ld.global.nc.f32 	%f59, [%rd81];
	add.s64 	%rd82, %rd3, %rd78;
	ld.global.nc.f32 	%f60, [%rd82];
	mul.rn.f32 	%f61, %f57, %f60;
	sub.rn.f32 	%f62, %f59, %f61;
	add.rn.f32 	%f63, %f58, %f62;
	max.f32 	%f64, %f63, 0f00000000;
	min.f32 	%f68, %f64, 0f40C00000;
LBB46_6:
	st.global.f32 	[%rd7+12], %f68;
LBB46_1:
	ret;

}
	// .globl	fusion_11
.visible .entry fusion_11(
	.param .u64 fusion_11_param_0,
	.param .u64 fusion_11_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<49>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4608;
	@%p1 bra 	LBB47_2;
	bra.uni 	LBB47_1;
LBB47_2:
	ld.param.u64 	%rd3, [fusion_11_param_0];
	ld.param.u64 	%rd4, [fusion_11_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r4, %r15;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r3, %r23;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r2, %r31;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r33, %rs1, -7281;
	shr.u32 	%r34, %r33, 19;
	mul.wide.u16 	%r35, %rs1, -21845;
	shr.u32 	%r36, %r35, 17;
	cvt.u16.u32 	%rs3, %r36;
	mul.wide.u16 	%r37, %rs3, -21845;
	shr.u32 	%r38, %r37, 17;
	cvt.u16.u32 	%rs4, %r38;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r39, %rs6;
	mul.wide.u32 	%rd25, %r39, 6144;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r40, %rs8;
	mul.wide.u32 	%rd27, %r40, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r34, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f1, [%rd30];
	mul.wide.u32 	%rd31, %r30, 6144;
	add.s64 	%rd32, %rd2, %rd31;
	mul.wide.u32 	%rd33, %r32, 2048;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f2, [%rd36];
	mul.wide.u32 	%rd37, %r22, 6144;
	add.s64 	%rd38, %rd2, %rd37;
	mul.wide.u32 	%rd39, %r24, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r17, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f3, [%rd42];
	mul.wide.u32 	%rd43, %r14, 6144;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r16, 2048;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r9, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f4, [%rd48];
	st.global.v4.f32 	[%rd24+562368], {%f1, %f2, %f3, %f4};
LBB47_1:
	ret;

}
	// .globl	fusion_10
.visible .entry fusion_10(
	.param .u64 fusion_10_param_0,
	.param .u64 fusion_10_param_1,
	.param .u64 fusion_10_param_2,
	.param .u64 fusion_10_param_3,
	.param .u64 fusion_10_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB48_2;
	bra.uni 	LBB48_1;
LBB48_2:
	ld.param.u64 	%rd6, [fusion_10_param_0];
	ld.param.u64 	%rd7, [fusion_10_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_10_param_1];
	ld.param.u64 	%rd9, [fusion_10_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_10_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+462016];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd26];
	add.rn.f32 	%f20, %f19, 0f3A83126F;
	rsqrt.approx.f32 	%f21, %f20;
	mul.rn.f32 	%f22, %f18, %f21;
	mul.rn.f32 	%f23, %f2, %f22;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f24, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f25, [%rd28];
	mul.rn.f32 	%f26, %f22, %f25;
	sub.rn.f32 	%f27, %f24, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	max.f32 	%f29, %f28, 0f00000000;
	min.f32 	%f30, %f29, 0f40C00000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f31, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f32, [%rd31];
	add.rn.f32 	%f33, %f32, 0f3A83126F;
	rsqrt.approx.f32 	%f34, %f33;
	mul.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f3, %f35;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f37, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f38, [%rd33];
	mul.rn.f32 	%f39, %f35, %f38;
	sub.rn.f32 	%f40, %f37, %f39;
	add.rn.f32 	%f41, %f36, %f40;
	max.f32 	%f42, %f41, 0f00000000;
	min.f32 	%f43, %f42, 0f40C00000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f44, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f45, [%rd36];
	add.rn.f32 	%f46, %f45, 0f3A83126F;
	rsqrt.approx.f32 	%f47, %f46;
	mul.rn.f32 	%f48, %f44, %f47;
	mul.rn.f32 	%f49, %f4, %f48;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f50, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f51, [%rd38];
	mul.rn.f32 	%f52, %f48, %f51;
	sub.rn.f32 	%f53, %f50, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	max.f32 	%f55, %f54, 0f00000000;
	min.f32 	%f56, %f55, 0f40C00000;
	st.global.v4.f32 	[%rd18+4400704], {%f17, %f30, %f43, %f56};
LBB48_1:
	ret;

}
	// .globl	copy_54
.visible .entry copy_54(
	.param .u64 copy_54_param_0,
	.param .u64 copy_54_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<33>;

	ld.param.u64 	%rd4, [copy_54_param_0];
	ld.param.u64 	%rd5, [copy_54_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.u32 	%rd9, %r9, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	or.b32  	%r10, %r9, 2;
	mul.wide.u32 	%rd13, %r10, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+2102848], {%f1, %f2, %f3, %f4};
	add.s32 	%r11, %r1, 163840;
	shr.u32 	%r12, %r11, 9;
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+4096];
	add.s64 	%rd18, %rd14, %rd16;
	ld.global.nc.f32 	%f7, [%rd18];
	ld.global.nc.f32 	%f8, [%rd17+12288];
	st.global.v4.f32 	[%rd8+2758208], {%f5, %f6, %f7, %f8};
	setp.gt.u32 	%p1, %r1, 196607;
	@%p1 bra 	LBB49_3;
	cvt.u64.u32 	%rd2, %r9;
	add.s64 	%rd3, %rd8, 2102848;
	add.s32 	%r2, %r1, 327680;
	add.s32 	%r3, %r1, 327682;
	shr.u32 	%r13, %r2, 9;
	and.b32  	%r14, %r3, 510;
	shl.b64 	%rd19, %rd2, 12;
	add.s64 	%rd20, %rd1, %rd19;
	mul.wide.u32 	%rd21, %r13, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.f32 	%f9, [%rd22];
	ld.global.nc.f32 	%f10, [%rd22+4096];
	mul.wide.u32 	%rd23, %r14, 4096;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd21;
	ld.global.nc.f32 	%f11, [%rd25];
	ld.global.nc.f32 	%f12, [%rd22+12288];
	st.global.v4.f32 	[%rd3+1310720], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 32767;
	@%p2 bra 	LBB49_3;
	add.s32 	%r4, %r1, 491520;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r15, %r4, 9;
	and.b32  	%r16, %r5, 510;
	mul.wide.u32 	%rd28, %r15, 4;
	add.s64 	%rd29, %rd20, %rd28;
	ld.global.nc.f32 	%f13, [%rd29];
	ld.global.nc.f32 	%f14, [%rd29+4096];
	mul.wide.u32 	%rd30, %r16, 4096;
	add.s64 	%rd31, %rd1, %rd30;
	add.s64 	%rd32, %rd31, %rd28;
	ld.global.nc.f32 	%f15, [%rd32];
	ld.global.nc.f32 	%f16, [%rd29+12288];
	st.global.v4.f32 	[%rd3+1966080], {%f13, %f14, %f15, %f16};
LBB49_3:
	ret;

}
	// .globl	fusion_9
.visible .entry fusion_9(
	.param .u64 fusion_9_param_0,
	.param .u64 fusion_9_param_1,
	.param .u64 fusion_9_param_2,
	.param .u64 fusion_9_param_3,
	.param .u64 fusion_9_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<57>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<41>;

	ld.param.u64 	%rd1, [fusion_9_param_0];
	ld.param.u64 	%rd2, [fusion_9_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_9_param_1];
	ld.param.u64 	%rd5, [fusion_9_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_9_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r5, 1;
	or.b32  	%r7, %r5, 2;
	or.b32  	%r8, %r5, 3;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r7, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r6, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	mul.wide.u32 	%rd17, %r5, 1402438301;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r12, %rd18;
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd20+4200000];
	and.b32  	%r13, %r12, 1023;
	mul.wide.u32 	%rd21, %r13, 4;
	add.s64 	%rd22, %rd8, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	add.s64 	%rd23, %rd6, %rd21;
	ld.global.nc.f32 	%f6, [%rd23];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd24, %rd10, %rd21;
	ld.global.nc.f32 	%f11, [%rd24];
	add.s64 	%rd25, %rd9, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	and.b32  	%r14, %r11, 1023;
	mul.wide.u32 	%rd26, %r14, 4;
	add.s64 	%rd27, %rd8, %rd26;
	ld.global.nc.f32 	%f18, [%rd27];
	add.s64 	%rd28, %rd6, %rd26;
	ld.global.nc.f32 	%f19, [%rd28];
	add.rn.f32 	%f20, %f19, 0f3A83126F;
	rsqrt.approx.f32 	%f21, %f20;
	mul.rn.f32 	%f22, %f18, %f21;
	mul.rn.f32 	%f23, %f2, %f22;
	add.s64 	%rd29, %rd10, %rd26;
	ld.global.nc.f32 	%f24, [%rd29];
	add.s64 	%rd30, %rd9, %rd26;
	ld.global.nc.f32 	%f25, [%rd30];
	mul.rn.f32 	%f26, %f22, %f25;
	sub.rn.f32 	%f27, %f24, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	max.f32 	%f29, %f28, 0f00000000;
	min.f32 	%f30, %f29, 0f40C00000;
	and.b32  	%r15, %r10, 1023;
	mul.wide.u32 	%rd31, %r15, 4;
	add.s64 	%rd32, %rd8, %rd31;
	ld.global.nc.f32 	%f31, [%rd32];
	add.s64 	%rd33, %rd6, %rd31;
	ld.global.nc.f32 	%f32, [%rd33];
	add.rn.f32 	%f33, %f32, 0f3A83126F;
	rsqrt.approx.f32 	%f34, %f33;
	mul.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f3, %f35;
	add.s64 	%rd34, %rd10, %rd31;
	ld.global.nc.f32 	%f37, [%rd34];
	add.s64 	%rd35, %rd9, %rd31;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f35, %f38;
	sub.rn.f32 	%f40, %f37, %f39;
	add.rn.f32 	%f41, %f36, %f40;
	max.f32 	%f42, %f41, 0f00000000;
	min.f32 	%f43, %f42, 0f40C00000;
	and.b32  	%r16, %r9, 1023;
	mul.wide.u32 	%rd36, %r16, 4;
	add.s64 	%rd37, %rd8, %rd36;
	ld.global.nc.f32 	%f44, [%rd37];
	add.s64 	%rd38, %rd6, %rd36;
	ld.global.nc.f32 	%f45, [%rd38];
	add.rn.f32 	%f46, %f45, 0f3A83126F;
	rsqrt.approx.f32 	%f47, %f46;
	mul.rn.f32 	%f48, %f44, %f47;
	mul.rn.f32 	%f49, %f4, %f48;
	add.s64 	%rd39, %rd10, %rd36;
	ld.global.nc.f32 	%f50, [%rd39];
	add.s64 	%rd40, %rd9, %rd36;
	ld.global.nc.f32 	%f51, [%rd40];
	mul.rn.f32 	%f52, %f48, %f51;
	sub.rn.f32 	%f53, %f50, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	max.f32 	%f55, %f54, 0f00000000;
	min.f32 	%f56, %f55, 0f40C00000;
	st.global.v4.f32 	[%rd20+201920], {%f17, %f30, %f43, %f56};
	ret;

}
	// .globl	fusion_8
.visible .entry fusion_8(
	.param .u64 fusion_8_param_0,
	.param .u64 fusion_8_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<5>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<55>;

	ld.param.u64 	%rd1, [fusion_8_param_0];
	ld.param.u64 	%rd2, [fusion_8_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r5, 1;
	or.b32  	%r7, %r5, 2;
	or.b32  	%r8, %r5, 3;
	mul.wide.u32 	%rd5, %r8, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r8, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r11, %rd8;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 3;
	sub.s32 	%r14, %r11, %r13;
	mul.lo.s32 	%r15, %r11, 3;
	sub.s32 	%r16, %r8, %r15;
	mul.wide.u32 	%rd11, %r7, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r17, %rd12;
	mul.wide.u32 	%rd13, %r7, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	mul.wide.u32 	%rd15, %r19, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.lo.s32 	%r23, %r19, 3;
	sub.s32 	%r24, %r7, %r23;
	mul.wide.u32 	%rd17, %r6, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r25, %rd18;
	mul.wide.u32 	%rd19, %r6, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r27, %rd20;
	mul.wide.u32 	%rd21, %r27, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r6, %r31;
	mul.wide.u32 	%rd23, %r5, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r33, %rd24;
	mul.wide.u32 	%rd25, %r5, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r35, %rd26;
	mul.wide.u32 	%rd27, %r35, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r36, %rd28;
	mul.lo.s32 	%r37, %r36, 3;
	sub.s32 	%r38, %r35, %r37;
	mul.lo.s32 	%r39, %r35, 3;
	sub.s32 	%r40, %r5, %r39;
	mul.wide.u32 	%rd29, %r5, 4;
	add.s64 	%rd30, %rd3, %rd29;
	mul.wide.u32 	%rd31, %r38, 12288;
	add.s64 	%rd32, %rd4, %rd31;
	mul.wide.u32 	%rd33, %r40, 4096;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r33, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f1, [%rd36];
	mul.wide.u32 	%rd37, %r30, 12288;
	add.s64 	%rd38, %rd4, %rd37;
	mul.wide.u32 	%rd39, %r32, 4096;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.wide.u32 	%rd43, %r22, 12288;
	add.s64 	%rd44, %rd4, %rd43;
	mul.wide.u32 	%rd45, %r24, 4096;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r17, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f3, [%rd48];
	mul.wide.u32 	%rd49, %r14, 12288;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r16, 4096;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r9, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f4, [%rd54];
	st.global.v4.f32 	[%rd30+402624], {%f1, %f2, %f3, %f4};
	ret;

}
	// .globl	fusion_7
.visible .entry fusion_7(
	.param .u64 fusion_7_param_0,
	.param .u64 fusion_7_param_1,
	.param .u64 fusion_7_param_2,
	.param .u64 fusion_7_param_3,
	.param .u64 fusion_7_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<57>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<41>;

	ld.param.u64 	%rd1, [fusion_7_param_0];
	ld.param.u64 	%rd2, [fusion_7_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_7_param_1];
	ld.param.u64 	%rd5, [fusion_7_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_7_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r5, 1;
	or.b32  	%r7, %r5, 2;
	or.b32  	%r8, %r5, 3;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r7, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r6, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	mul.wide.u32 	%rd17, %r5, 1402438301;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r12, %rd18;
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd20+1216];
	and.b32  	%r13, %r12, 1023;
	mul.wide.u32 	%rd21, %r13, 4;
	add.s64 	%rd22, %rd8, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	add.s64 	%rd23, %rd6, %rd21;
	ld.global.nc.f32 	%f6, [%rd23];
	add.rn.f32 	%f7, %f6, 0f3A83126F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd24, %rd10, %rd21;
	ld.global.nc.f32 	%f11, [%rd24];
	add.s64 	%rd25, %rd9, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	min.f32 	%f17, %f16, 0f40C00000;
	and.b32  	%r14, %r11, 1023;
	mul.wide.u32 	%rd26, %r14, 4;
	add.s64 	%rd27, %rd8, %rd26;
	ld.global.nc.f32 	%f18, [%rd27];
	add.s64 	%rd28, %rd6, %rd26;
	ld.global.nc.f32 	%f19, [%rd28];
	add.rn.f32 	%f20, %f19, 0f3A83126F;
	rsqrt.approx.f32 	%f21, %f20;
	mul.rn.f32 	%f22, %f18, %f21;
	mul.rn.f32 	%f23, %f2, %f22;
	add.s64 	%rd29, %rd10, %rd26;
	ld.global.nc.f32 	%f24, [%rd29];
	add.s64 	%rd30, %rd9, %rd26;
	ld.global.nc.f32 	%f25, [%rd30];
	mul.rn.f32 	%f26, %f22, %f25;
	sub.rn.f32 	%f27, %f24, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	max.f32 	%f29, %f28, 0f00000000;
	min.f32 	%f30, %f29, 0f40C00000;
	and.b32  	%r15, %r10, 1023;
	mul.wide.u32 	%rd31, %r15, 4;
	add.s64 	%rd32, %rd8, %rd31;
	ld.global.nc.f32 	%f31, [%rd32];
	add.s64 	%rd33, %rd6, %rd31;
	ld.global.nc.f32 	%f32, [%rd33];
	add.rn.f32 	%f33, %f32, 0f3A83126F;
	rsqrt.approx.f32 	%f34, %f33;
	mul.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f3, %f35;
	add.s64 	%rd34, %rd10, %rd31;
	ld.global.nc.f32 	%f37, [%rd34];
	add.s64 	%rd35, %rd9, %rd31;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f35, %f38;
	sub.rn.f32 	%f40, %f37, %f39;
	add.rn.f32 	%f41, %f36, %f40;
	max.f32 	%f42, %f41, 0f00000000;
	min.f32 	%f43, %f42, 0f40C00000;
	and.b32  	%r16, %r9, 1023;
	mul.wide.u32 	%rd36, %r16, 4;
	add.s64 	%rd37, %rd8, %rd36;
	ld.global.nc.f32 	%f44, [%rd37];
	add.s64 	%rd38, %rd6, %rd36;
	ld.global.nc.f32 	%f45, [%rd38];
	add.rn.f32 	%f46, %f45, 0f3A83126F;
	rsqrt.approx.f32 	%f47, %f46;
	mul.rn.f32 	%f48, %f44, %f47;
	mul.rn.f32 	%f49, %f4, %f48;
	add.s64 	%rd39, %rd10, %rd36;
	ld.global.nc.f32 	%f50, [%rd39];
	add.s64 	%rd40, %rd9, %rd36;
	ld.global.nc.f32 	%f51, [%rd40];
	mul.rn.f32 	%f52, %f48, %f51;
	sub.rn.f32 	%f53, %f50, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	max.f32 	%f55, %f54, 0f00000000;
	min.f32 	%f56, %f55, 0f40C00000;
	st.global.v4.f32 	[%rd20+8595008], {%f17, %f30, %f43, %f56};
	ret;

}
	// .globl	copy_56
.visible .entry copy_56(
	.param .u64 copy_56_param_0,
	.param .u64 copy_56_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<50>;

	ld.param.u64 	%rd4, [copy_56_param_0];
	ld.param.u64 	%rd5, [copy_56_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r10, %r1, 1020;
	or.b32  	%r11, %r1, 2;
	shr.u32 	%r12, %r6, 1;
	and.b32  	%r13, %r11, 1022;
	mul.wide.u32 	%rd9, %r10, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r13, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+4200000], {%f1, %f2, %f3, %f4};
	add.s32 	%r14, %r1, 163840;
	add.s32 	%r15, %r1, 163842;
	shr.u32 	%r16, %r14, 10;
	and.b32  	%r17, %r15, 1022;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+4096];
	mul.wide.u32 	%rd18, %r17, 4096;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd16;
	ld.global.nc.f32 	%f7, [%rd20];
	ld.global.nc.f32 	%f8, [%rd17+12288];
	st.global.v4.f32 	[%rd8+4855360], {%f5, %f6, %f7, %f8};
	add.s32 	%r18, %r1, 327680;
	add.s32 	%r19, %r1, 327682;
	shr.u32 	%r20, %r18, 10;
	and.b32  	%r21, %r19, 1022;
	mul.wide.u32 	%rd21, %r20, 4;
	add.s64 	%rd22, %rd10, %rd21;
	ld.global.nc.f32 	%f9, [%rd22];
	ld.global.nc.f32 	%f10, [%rd22+4096];
	mul.wide.u32 	%rd23, %r21, 4096;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd21;
	ld.global.nc.f32 	%f11, [%rd25];
	ld.global.nc.f32 	%f12, [%rd22+12288];
	st.global.v4.f32 	[%rd8+5510720], {%f9, %f10, %f11, %f12};
	add.s32 	%r22, %r1, 491520;
	add.s32 	%r23, %r1, 491522;
	shr.u32 	%r24, %r22, 10;
	and.b32  	%r25, %r23, 1022;
	mul.wide.u32 	%rd26, %r24, 4;
	add.s64 	%rd27, %rd10, %rd26;
	ld.global.nc.f32 	%f13, [%rd27];
	ld.global.nc.f32 	%f14, [%rd27+4096];
	mul.wide.u32 	%rd28, %r25, 4096;
	add.s64 	%rd29, %rd1, %rd28;
	add.s64 	%rd30, %rd29, %rd26;
	ld.global.nc.f32 	%f15, [%rd30];
	ld.global.nc.f32 	%f16, [%rd27+12288];
	st.global.v4.f32 	[%rd8+6166080], {%f13, %f14, %f15, %f16};
	add.s32 	%r26, %r1, 655360;
	add.s32 	%r27, %r1, 655362;
	shr.u32 	%r28, %r26, 10;
	and.b32  	%r29, %r27, 1022;
	mul.wide.u32 	%rd31, %r28, 4;
	add.s64 	%rd32, %rd10, %rd31;
	ld.global.nc.f32 	%f17, [%rd32];
	ld.global.nc.f32 	%f18, [%rd32+4096];
	mul.wide.u32 	%rd33, %r29, 4096;
	add.s64 	%rd34, %rd1, %rd33;
	add.s64 	%rd35, %rd34, %rd31;
	ld.global.nc.f32 	%f19, [%rd35];
	ld.global.nc.f32 	%f20, [%rd32+12288];
	st.global.v4.f32 	[%rd8+6821440], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 229375;
	@%p1 bra 	LBB53_3;
	cvt.u64.u32 	%rd2, %r10;
	add.s64 	%rd3, %rd8, 4200000;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r30, %r2, 10;
	and.b32  	%r31, %r3, 1022;
	shl.b64 	%rd36, %rd2, 12;
	add.s64 	%rd37, %rd1, %rd36;
	mul.wide.u32 	%rd38, %r30, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f21, [%rd39];
	ld.global.nc.f32 	%f22, [%rd39+4096];
	mul.wide.u32 	%rd40, %r31, 4096;
	add.s64 	%rd41, %rd1, %rd40;
	add.s64 	%rd42, %rd41, %rd38;
	ld.global.nc.f32 	%f23, [%rd42];
	ld.global.nc.f32 	%f24, [%rd39+12288];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 65535;
	@%p2 bra 	LBB53_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r32, %r4, 10;
	and.b32  	%r33, %r5, 1022;
	mul.wide.u32 	%rd45, %r32, 4;
	add.s64 	%rd46, %rd37, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	ld.global.nc.f32 	%f26, [%rd46+4096];
	mul.wide.u32 	%rd47, %r33, 4096;
	add.s64 	%rd48, %rd1, %rd47;
	add.s64 	%rd49, %rd48, %rd45;
	ld.global.nc.f32 	%f27, [%rd49];
	ld.global.nc.f32 	%f28, [%rd46+12288];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB53_3:
	ret;

}
	// .globl	fusion_6
.visible .entry fusion_6(
	.param .u64 fusion_6_param_0,
	.param .u64 fusion_6_param_1,
	.param .u64 fusion_6_param_2,
	.param .u64 fusion_6_param_3,
	.param .u64 fusion_6_param_4
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot54[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<47>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<43>;

	mov.u64 	%SPL, __local_depot54;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_6_param_0];
	ld.param.u64 	%rd8, [fusion_6_param_4];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_6_param_1];
	ld.param.u64 	%rd11, [fusion_6_param_3];
	cvta.to.global.u64 	%rd12, %rd11;
	ld.param.u64 	%rd13, [fusion_6_param_2];
	cvta.to.global.u64 	%rd14, %rd13;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd16, %rd7;
	add.u64 	%rd17, %SP, 0;
	add.s64 	%rd3, %rd9, 8394304;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd18, %r1, 613566757;
	shr.u64 	%rd19, %rd18, 32;
	cvt.u32.u64 	%r5, %rd19;
	sub.s32 	%r6, %r1, %r5;
	shr.u32 	%r7, %r6, 1;
	add.s32 	%r8, %r7, %r5;
	shr.u32 	%r9, %r8, 2;
	mul.lo.s32 	%r10, %r9, 7;
	sub.s32 	%r11, %r1, %r10;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd20, %r3, 196;
	add.s64 	%rd21, %rd3, %rd20;
	mul.wide.u32 	%rd22, %r9, 28;
	add.s64 	%rd23, %rd21, %rd22;
	mul.wide.u32 	%rd24, %r11, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.nc.f32 	%f7, [%rd25];
	mul.wide.u32 	%rd26, %r3, 4;
	add.s64 	%rd27, %rd14, %rd26;
	ld.global.nc.f32 	%f8, [%rd27];
	add.s64 	%rd28, %rd12, %rd26;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f10, %f9, 0f3A83126F;
	rsqrt.approx.f32 	%f11, %f10;
	mul.rn.f32 	%f1, %f8, %f11;
	mul.rn.f32 	%f12, %f7, %f1;
	add.s64 	%rd29, %rd16, %rd26;
	ld.global.nc.f32 	%f13, [%rd29];
	add.s64 	%rd30, %rd15, %rd26;
	ld.global.nc.f32 	%f14, [%rd30];
	mul.rn.f32 	%f15, %f1, %f14;
	sub.rn.f32 	%f2, %f13, %f15;
	add.rn.f32 	%f16, %f12, %f2;
	max.f32 	%f17, %f16, 0f00000000;
	min.f32 	%f18, %f17, 0f40C00000;
	add.rn.f32 	%f46, %f18, 0f00000000;
	or.b32  	%r2, %r1, 32;
	setp.lt.u32 	%p1, %r2, 49;
	@%p1 bra 	LBB54_4;
	bra.uni 	LBB54_1;
LBB54_4:
	cvt.u16.u32 	%rs1, %r2;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r12, %rs3, 9363;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs4, %r13;
	sub.s16 	%rs5, %rs3, %rs4;
	shr.u16 	%rs6, %rs5, 1;
	add.s16 	%rs7, %rs6, %rs4;
	shr.u16 	%rs8, %rs7, 2;
	mul.lo.s16 	%rs9, %rs8, 7;
	sub.s16 	%rs10, %rs1, %rs9;
	mul.lo.s64 	%rd31, %rd4, 196;
	add.s64 	%rd32, %rd3, %rd31;
	cvt.u32.u16 	%r14, %rs8;
	mul.wide.u32 	%rd33, %r14, 28;
	add.s64 	%rd34, %rd32, %rd33;
	cvt.u32.u16 	%r15, %rs10;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd35, %r16, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f19, [%rd36];
	mul.rn.f32 	%f20, %f1, %f19;
	add.rn.f32 	%f21, %f2, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	min.f32 	%f23, %f22, 0f40C00000;
	add.rn.f32 	%f46, %f46, %f23;
LBB54_1:
	cvta.to.local.u64 	%rd1, %rd17;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	setp.eq.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB54_5;
	bra.uni 	LBB54_2;
LBB54_5:
	add.rn.f32 	%f5, %f31, %f32;
	st.shared.f32 	[shared_cache_0], %f5;
LBB54_2:
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r1, 4;
	mov.u64 	%rd39, shared_cache_0;
	add.s64 	%rd6, %rd39, %rd38;
	cvta.shared.u64 	%rd40, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd1], %r17;
	selp.b64 	%rd42, %rd40, %rd17, %p2;
	ld.f32 	%f33, [%rd42];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd42], %f43;
	@%p2 bra 	LBB54_6;
	bra.uni 	LBB54_3;
LBB54_6:
	add.s64 	%rd2, %rd9, 8201536;
	shl.b64 	%rd37, %rd4, 2;
	add.s64 	%rd5, %rd2, %rd37;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd5], %f44;
LBB54_3:
	ret;

}
	// .globl	fusion_5
.visible .entry fusion_5(
	.param .u64 fusion_5_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<9>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_5_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd3, %r2, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8201536];
	mul.rn.f32 	%f5, %f1, 0f3CA72F05;
	mul.rn.f32 	%f6, %f2, 0f3CA72F05;
	mul.rn.f32 	%f7, %f3, 0f3CA72F05;
	mul.rn.f32 	%f8, %f4, 0f3CA72F05;
	st.global.v4.f32 	[%rd4+8197440], {%f5, %f6, %f7, %f8};
	ret;

}
	// .globl	copy_57
.visible .entry copy_57(
	.param .u64 copy_57_param_0,
	.param .u64 copy_57_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<50>;

	ld.param.u64 	%rd4, [copy_57_param_0];
	ld.param.u64 	%rd5, [copy_57_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r10, %r1, 1020;
	or.b32  	%r11, %r1, 2;
	shr.u32 	%r12, %r6, 1;
	and.b32  	%r13, %r11, 1022;
	mul.wide.u32 	%rd9, %r10, 4000;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4000];
	mul.wide.u32 	%rd13, %r13, 4000;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12000];
	st.global.v4.f32 	[%rd8+4101440], {%f1, %f2, %f3, %f4};
	add.s32 	%r14, %r1, 163840;
	add.s32 	%r15, %r1, 163842;
	shr.u32 	%r16, %r14, 10;
	and.b32  	%r17, %r15, 1022;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+4000];
	mul.wide.u32 	%rd18, %r17, 4000;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd16;
	ld.global.nc.f32 	%f7, [%rd20];
	ld.global.nc.f32 	%f8, [%rd17+12000];
	st.global.v4.f32 	[%rd8+4756800], {%f5, %f6, %f7, %f8};
	add.s32 	%r18, %r1, 327680;
	add.s32 	%r19, %r1, 327682;
	shr.u32 	%r20, %r18, 10;
	and.b32  	%r21, %r19, 1022;
	mul.wide.u32 	%rd21, %r20, 4;
	add.s64 	%rd22, %rd10, %rd21;
	ld.global.nc.f32 	%f9, [%rd22];
	ld.global.nc.f32 	%f10, [%rd22+4000];
	mul.wide.u32 	%rd23, %r21, 4000;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd21;
	ld.global.nc.f32 	%f11, [%rd25];
	ld.global.nc.f32 	%f12, [%rd22+12000];
	st.global.v4.f32 	[%rd8+5412160], {%f9, %f10, %f11, %f12};
	add.s32 	%r22, %r1, 491520;
	add.s32 	%r23, %r1, 491522;
	shr.u32 	%r24, %r22, 10;
	and.b32  	%r25, %r23, 1022;
	mul.wide.u32 	%rd26, %r24, 4;
	add.s64 	%rd27, %rd10, %rd26;
	ld.global.nc.f32 	%f13, [%rd27];
	ld.global.nc.f32 	%f14, [%rd27+4000];
	mul.wide.u32 	%rd28, %r25, 4000;
	add.s64 	%rd29, %rd1, %rd28;
	add.s64 	%rd30, %rd29, %rd26;
	ld.global.nc.f32 	%f15, [%rd30];
	ld.global.nc.f32 	%f16, [%rd27+12000];
	st.global.v4.f32 	[%rd8+6067520], {%f13, %f14, %f15, %f16};
	add.s32 	%r26, %r1, 655360;
	add.s32 	%r27, %r1, 655362;
	shr.u32 	%r28, %r26, 10;
	and.b32  	%r29, %r27, 1022;
	mul.wide.u32 	%rd31, %r28, 4;
	add.s64 	%rd32, %rd10, %rd31;
	ld.global.nc.f32 	%f17, [%rd32];
	ld.global.nc.f32 	%f18, [%rd32+4000];
	mul.wide.u32 	%rd33, %r29, 4000;
	add.s64 	%rd34, %rd1, %rd33;
	add.s64 	%rd35, %rd34, %rd31;
	ld.global.nc.f32 	%f19, [%rd35];
	ld.global.nc.f32 	%f20, [%rd32+12000];
	st.global.v4.f32 	[%rd8+6722880], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 204799;
	@%p1 bra 	LBB56_3;
	cvt.u64.u32 	%rd2, %r10;
	add.s64 	%rd3, %rd8, 4101440;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r30, %r2, 10;
	and.b32  	%r31, %r3, 1022;
	mul.lo.s64 	%rd36, %rd2, 4000;
	add.s64 	%rd37, %rd1, %rd36;
	mul.wide.u32 	%rd38, %r30, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f21, [%rd39];
	ld.global.nc.f32 	%f22, [%rd39+4000];
	mul.wide.u32 	%rd40, %r31, 4000;
	add.s64 	%rd41, %rd1, %rd40;
	add.s64 	%rd42, %rd41, %rd38;
	ld.global.nc.f32 	%f23, [%rd42];
	ld.global.nc.f32 	%f24, [%rd39+12000];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 40959;
	@%p2 bra 	LBB56_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r32, %r4, 10;
	and.b32  	%r33, %r5, 1022;
	mul.wide.u32 	%rd45, %r32, 4;
	add.s64 	%rd46, %rd37, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	ld.global.nc.f32 	%f26, [%rd46+4000];
	mul.wide.u32 	%rd47, %r33, 4000;
	add.s64 	%rd48, %rd1, %rd47;
	add.s64 	%rd49, %rd48, %rd45;
	ld.global.nc.f32 	%f27, [%rd49];
	ld.global.nc.f32 	%f28, [%rd46+12000];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB56_3:
	ret;

}
	// .globl	fusion_3
.visible .entry fusion_3(
	.param .u64 fusion_3_param_0,
	.param .u64 fusion_3_param_1,
	.param .u64 fusion_3_param_2,
	.param .u64 fusion_3_param_3
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot57[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<91>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot57;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_3_param_0];
	ld.param.u64 	%rd9, [fusion_3_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd11, %rd7;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd13, %r1, 4;
	add.s64 	%rd3, %rd11, %rd13;
	ld.global.nc.f32 	%f5, [%rd3];
	add.s64 	%rd4, %rd10, %rd13;
	ld.global.nc.f32 	%f6, [%rd4];
	add.rn.f32 	%f7, %f5, %f6;
	max.f32 	%f8, %f7, 0fFF800000;
	ld.global.nc.f32 	%f9, [%rd3+256];
	ld.global.nc.f32 	%f10, [%rd4+256];
	add.rn.f32 	%f11, %f9, %f10;
	max.f32 	%f12, %f8, %f11;
	ld.global.nc.f32 	%f13, [%rd3+512];
	ld.global.nc.f32 	%f14, [%rd4+512];
	add.rn.f32 	%f15, %f13, %f14;
	max.f32 	%f16, %f12, %f15;
	ld.global.nc.f32 	%f17, [%rd3+768];
	ld.global.nc.f32 	%f18, [%rd4+768];
	add.rn.f32 	%f19, %f17, %f18;
	max.f32 	%f20, %f16, %f19;
	ld.global.nc.f32 	%f21, [%rd3+1024];
	ld.global.nc.f32 	%f22, [%rd4+1024];
	add.rn.f32 	%f23, %f21, %f22;
	max.f32 	%f24, %f20, %f23;
	ld.global.nc.f32 	%f25, [%rd3+1280];
	ld.global.nc.f32 	%f26, [%rd4+1280];
	add.rn.f32 	%f27, %f25, %f26;
	max.f32 	%f28, %f24, %f27;
	ld.global.nc.f32 	%f29, [%rd3+1536];
	ld.global.nc.f32 	%f30, [%rd4+1536];
	add.rn.f32 	%f31, %f29, %f30;
	max.f32 	%f32, %f28, %f31;
	ld.global.nc.f32 	%f33, [%rd3+1792];
	ld.global.nc.f32 	%f34, [%rd4+1792];
	add.rn.f32 	%f35, %f33, %f34;
	max.f32 	%f36, %f32, %f35;
	ld.global.nc.f32 	%f37, [%rd3+2048];
	ld.global.nc.f32 	%f38, [%rd4+2048];
	add.rn.f32 	%f39, %f37, %f38;
	max.f32 	%f40, %f36, %f39;
	ld.global.nc.f32 	%f41, [%rd3+2304];
	ld.global.nc.f32 	%f42, [%rd4+2304];
	add.rn.f32 	%f43, %f41, %f42;
	max.f32 	%f44, %f40, %f43;
	ld.global.nc.f32 	%f45, [%rd3+2560];
	ld.global.nc.f32 	%f46, [%rd4+2560];
	add.rn.f32 	%f47, %f45, %f46;
	max.f32 	%f48, %f44, %f47;
	ld.global.nc.f32 	%f49, [%rd3+2816];
	ld.global.nc.f32 	%f50, [%rd4+2816];
	add.rn.f32 	%f51, %f49, %f50;
	max.f32 	%f52, %f48, %f51;
	ld.global.nc.f32 	%f53, [%rd3+3072];
	ld.global.nc.f32 	%f54, [%rd4+3072];
	add.rn.f32 	%f55, %f53, %f54;
	max.f32 	%f56, %f52, %f55;
	ld.global.nc.f32 	%f57, [%rd3+3328];
	ld.global.nc.f32 	%f58, [%rd4+3328];
	add.rn.f32 	%f59, %f57, %f58;
	max.f32 	%f60, %f56, %f59;
	ld.global.nc.f32 	%f61, [%rd3+3584];
	ld.global.nc.f32 	%f62, [%rd4+3584];
	add.rn.f32 	%f63, %f61, %f62;
	max.f32 	%f90, %f60, %f63;
	or.b32  	%r7, %r1, 960;
	setp.lt.u32 	%p1, %r7, 1000;
	@%p1 bra 	LBB57_4;
	bra.uni 	LBB57_1;
LBB57_4:
	ld.global.nc.f32 	%f64, [%rd3+3840];
	ld.global.nc.f32 	%f65, [%rd4+3840];
	add.rn.f32 	%f66, %f64, %f65;
	max.f32 	%f90, %f90, %f66;
LBB57_1:
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f67, %f90, 16, 31, -1;
	max.f32 	%f68, %f90, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	max.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	max.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	max.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p2, %r2, 0;
	mov.u64 	%rd15, shared_cache_01;
	@%p2 bra 	LBB57_5;
	bra.uni 	LBB57_2;
LBB57_5:
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd5, %rd15, %rd14;
	max.f32 	%f3, %f74, %f75;
	st.shared.f32 	[%rd5], %f3;
LBB57_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r3, 0;
	@%p3 bra 	LBB57_6;
	bra.uni 	LBB57_3;
LBB57_6:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd6, %rd15, %rd16;
	cvta.shared.u64 	%rd18, %rd6;
	mov.u32 	%r8, -8388608;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 2;
	selp.b64 	%rd20, %rd18, %rd12, %p4;
	ld.f32 	%f76, [%rd20];
	shfl.sync.down.b32	%f77, %f76, 16, 31, -1;
	max.f32 	%f78, %f76, %f77;
	shfl.sync.down.b32	%f79, %f78, 8, 31, -1;
	max.f32 	%f80, %f78, %f79;
	shfl.sync.down.b32	%f81, %f80, 4, 31, -1;
	max.f32 	%f82, %f80, %f81;
	shfl.sync.down.b32	%f83, %f82, 2, 31, -1;
	max.f32 	%f84, %f82, %f83;
	shfl.sync.down.b32	%f85, %f84, 1, 31, -1;
	max.f32 	%f86, %f84, %f85;
	st.f32 	[%rd20], %f86;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB57_3;
	ld.param.u64 	%rd8, [fusion_3_param_2];
	cvta.to.global.u64 	%rd1, %rd8;
	ld.global.u32 	%r10, [%rd1];
LBB57_8:
	mov.b32 	%f87, %r10;
	ld.shared.f32 	%f88, [%rd6];
	max.f32 	%f89, %f87, %f88;
	mov.b32 	%r9, %f89;
	atom.global.cas.b32 	%r6, [%rd1], %r10, %r9;
	setp.eq.s32 	%p6, %r6, %r10;
	mov.u32 	%r10, %r6;
	@%p6 bra 	LBB57_3;
	bra.uni 	LBB57_8;
LBB57_3:
	ret;

}
	// .globl	fusion_2
.visible .entry fusion_2(
	.param .u64 fusion_2_param_0,
	.param .u64 fusion_2_param_1,
	.param .u64 fusion_2_param_2,
	.param .u64 fusion_2_param_3
)
.reqntid 250, 1, 1
{
	.reg .f32 	%f<60>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<13>;

	ld.param.u64 	%rd1, [fusion_2_param_0];
	ld.param.u64 	%rd2, [fusion_2_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_2_param_1];
	ld.param.u64 	%rd5, [fusion_2_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd3, %rd9;
	add.s64 	%rd11, %rd8, %rd9;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd11];
	add.s64 	%rd12, %rd7, %rd9;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd12];
	add.rn.f32 	%f9, %f1, %f5;
	ld.global.nc.f32 	%f10, [%rd6];
	sub.rn.f32 	%f11, %f9, %f10;
	fma.rn.f32 	%f12, %f11, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f13, %f12;
	mov.f32 	%f14, 0f4B400001;
	mov.f32 	%f15, 0f437C0000;
	fma.rm.f32 	%f16, %f13, %f15, %f14;
	add.rn.f32 	%f17, %f16, 0fCB40007F;
	neg.f32 	%f18, %f17;
	fma.rn.f32 	%f19, %f11, 0f3FB8AA3B, %f18;
	fma.rn.f32 	%f20, %f11, 0f32A57060, %f19;
	mov.b32 	%r3, %f16;
	shl.b32 	%r4, %r3, 23;
	mov.b32 	%f21, %r4;
	ex2.approx.ftz.f32 	%f22, %f20;
	mul.rn.f32 	%f23, %f22, %f21;
	add.rn.f32 	%f24, %f2, %f6;
	sub.rn.f32 	%f25, %f24, %f10;
	fma.rn.f32 	%f26, %f25, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f27, %f26;
	fma.rm.f32 	%f28, %f27, %f15, %f14;
	add.rn.f32 	%f29, %f28, 0fCB40007F;
	neg.f32 	%f30, %f29;
	fma.rn.f32 	%f31, %f25, 0f3FB8AA3B, %f30;
	fma.rn.f32 	%f32, %f25, 0f32A57060, %f31;
	mov.b32 	%r5, %f28;
	shl.b32 	%r6, %r5, 23;
	mov.b32 	%f33, %r6;
	ex2.approx.ftz.f32 	%f34, %f32;
	mul.rn.f32 	%f35, %f34, %f33;
	add.rn.f32 	%f36, %f3, %f7;
	sub.rn.f32 	%f37, %f36, %f10;
	fma.rn.f32 	%f38, %f37, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f39, %f38;
	fma.rm.f32 	%f40, %f39, %f15, %f14;
	add.rn.f32 	%f41, %f40, 0fCB40007F;
	neg.f32 	%f42, %f41;
	fma.rn.f32 	%f43, %f37, 0f3FB8AA3B, %f42;
	fma.rn.f32 	%f44, %f37, 0f32A57060, %f43;
	mov.b32 	%r7, %f40;
	shl.b32 	%r8, %r7, 23;
	mov.b32 	%f45, %r8;
	ex2.approx.ftz.f32 	%f46, %f44;
	mul.rn.f32 	%f47, %f46, %f45;
	add.rn.f32 	%f48, %f4, %f8;
	sub.rn.f32 	%f49, %f48, %f10;
	fma.rn.f32 	%f50, %f49, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f51, %f50;
	fma.rm.f32 	%f52, %f51, %f15, %f14;
	add.rn.f32 	%f53, %f52, 0fCB40007F;
	neg.f32 	%f54, %f53;
	fma.rn.f32 	%f55, %f49, 0f3FB8AA3B, %f54;
	fma.rn.f32 	%f56, %f49, 0f32A57060, %f55;
	mov.b32 	%r9, %f52;
	shl.b32 	%r10, %r9, 23;
	mov.b32 	%f57, %r10;
	ex2.approx.ftz.f32 	%f58, %f56;
	mul.rn.f32 	%f59, %f58, %f57;
	st.global.v4.f32 	[%rd10+1216], {%f23, %f35, %f47, %f59};
	ret;

}
	// .globl	fusion_1
.visible .entry fusion_1(
	.param .u64 fusion_1_param_0,
	.param .u64 fusion_1_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot59[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot59;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_1_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd8, %rd10;
	ld.global.nc.f32 	%f5, [%rd11+1216];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd11+1472];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+1728];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+1984];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+2240];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+2496];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+2752];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+3008];
	add.rn.f32 	%f20, %f18, %f19;
	ld.global.nc.f32 	%f21, [%rd11+3264];
	add.rn.f32 	%f22, %f20, %f21;
	ld.global.nc.f32 	%f23, [%rd11+3520];
	add.rn.f32 	%f24, %f22, %f23;
	ld.global.nc.f32 	%f25, [%rd11+3776];
	add.rn.f32 	%f26, %f24, %f25;
	ld.global.nc.f32 	%f27, [%rd11+4032];
	add.rn.f32 	%f28, %f26, %f27;
	ld.global.nc.f32 	%f29, [%rd11+4288];
	add.rn.f32 	%f30, %f28, %f29;
	ld.global.nc.f32 	%f31, [%rd11+4544];
	add.rn.f32 	%f32, %f30, %f31;
	ld.global.nc.f32 	%f33, [%rd11+4800];
	add.rn.f32 	%f57, %f32, %f33;
	or.b32  	%r4, %r1, 960;
	setp.lt.u32 	%p1, %r4, 1000;
	@%p1 bra 	LBB59_4;
	bra.uni 	LBB59_1;
LBB59_4:
	add.s64 	%rd3, %rd11, 1216;
	ld.global.nc.f32 	%f34, [%rd3+3840];
	add.rn.f32 	%f57, %f57, %f34;
LBB59_1:
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f35, %f57, 16, 31, -1;
	add.rn.f32 	%f36, %f57, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p2, %r2, 0;
	mov.u64 	%rd13, shared_cache_02;
	@%p2 bra 	LBB59_5;
	bra.uni 	LBB59_2;
LBB59_5:
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd4, %rd13, %rd12;
	add.rn.f32 	%f3, %f42, %f43;
	st.shared.f32 	[%rd4], %f3;
LBB59_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r3, 0;
	@%p3 bra 	LBB59_6;
	bra.uni 	LBB59_3;
LBB59_6:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd5, %rd13, %rd14;
	cvta.shared.u64 	%rd16, %rd5;
	mov.u32 	%r5, 0;
	st.local.u32 	[%rd2], %r5;
	setp.lt.u32 	%p4, %r1, 2;
	selp.b64 	%rd18, %rd16, %rd9, %p4;
	ld.f32 	%f44, [%rd18];
	shfl.sync.down.b32	%f45, %f44, 16, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 8, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 4, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 2, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	shfl.sync.down.b32	%f53, %f52, 1, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	st.f32 	[%rd18], %f54;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB59_3;
	ld.param.u64 	%rd6, [fusion_1_param_0];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.shared.f32 	%f55, [%rd5];
	atom.global.add.f32 	%f56, [%rd1], %f55;
LBB59_3:
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 250, 1, 1
{
	.reg .f32 	%f<10>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<10>;

	ld.param.u64 	%rd1, [fusion_param_0];
	ld.param.u64 	%rd2, [fusion_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+1216];
	ld.global.nc.f32 	%f5, [%rd5];
	div.full.f32 	%f6, %f1, %f5;
	add.s64 	%rd9, %rd6, %rd7;
	div.full.f32 	%f7, %f2, %f5;
	div.full.f32 	%f8, %f3, %f5;
	div.full.f32 	%f9, %f4, %f5;
	st.global.v4.f32 	[%rd9], {%f6, %f7, %f8, %f9};
	ret;

}
	// .globl	add_448
.visible .entry add_448(
	.param .u64 add_448_param_0,
	.param .u64 add_448_param_1,
	.param .u64 add_448_param_2
)
.reqntid 1, 1, 1
{
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd1, [add_448_param_0];
	ld.param.u64 	%rd2, [add_448_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	ld.global.nc.u64 	%rd5, [%rd4];
	add.s64 	%rd6, %rd5, 1;
	st.global.u64 	[%rd3], %rd6;
	ret;

}
