Enums
=====

Enums used in NI-FGEN

.. py:currentmodule:: nifgen



.. py:data:: AnalogPath

    .. py:attribute:: nifgen.AnalogPath.MAIN



        Specifies use of the main path.  NI-FGEN chooses the amplifier based on the user-specified gain.

        



    .. py:attribute:: nifgen.AnalogPath.DIRECT



        Specifies use of the direct path.

        



    .. py:attribute:: nifgen.AnalogPath.FIXED_LOW_GAIN



        Specifies use of the low-gain amplifier in the main path, no matter  what value the user specifies for gain. This setting limits the output  range.

        



    .. py:attribute:: nifgen.AnalogPath.FIXED_HIGH_GAIN



        Specifies use of the high-gain amplifier in the main path.

        




.. py:data:: BusType

    .. py:attribute:: nifgen.BusType.INVALID



        Indicates an invalid bus type.

        



    .. py:attribute:: nifgen.BusType.AT



        Indicates the signal generator is the AT bus type.

        



    .. py:attribute:: nifgen.BusType.PCI



        Indicates the signal generator is the PCI bus type.

        



    .. py:attribute:: nifgen.BusType.PXI



        Indicates the signal generator is the PXI bus type.

        



    .. py:attribute:: nifgen.BusType.VXI



        Indicates the signal generator is the VXI bus type.

        



    .. py:attribute:: nifgen.BusType.PCMCIA



        Indicates the signal generator is the PCI-CMA bus type.

        



    .. py:attribute:: nifgen.BusType.NIFGEN_VAL_BUS_PXIE



        Indicates the signal generator is the PXI Express bus type.

        




.. py:data:: CalADCInput

    .. py:attribute:: nifgen.CalADCInput.ANALOG_OUTPUT



        Specifies that the ADC measures the analog output.

        



    .. py:attribute:: nifgen.CalADCInput.INTERNAL_VOLTAGE_REFERENCE



        Specifies that the ADC measures the internal voltage reference.

        



    .. py:attribute:: nifgen.CalADCInput.GROUND



        Specifies that the ADC measures the ground voltage.

        



    .. py:attribute:: nifgen.CalADCInput.ANALOG_OUTPUT_DIFFERENTIAL



        Specifies that the ADC measures the differential analog output.

        



    .. py:attribute:: nifgen.CalADCInput.ANALOG_OUTPUT_PLUS



        Specifies that the ADC measures the positive differential analog output.

        



    .. py:attribute:: nifgen.CalADCInput.ANALOG_OUTPUT_MINUS



        Specifies that the ADC measures the negative differential analog output.

        



    .. py:attribute:: nifgen.CalADCInput.ANALOG_OUTPUT_IDLE



        Specifies that the ADC measures the idle analog output.

        




.. py:data:: ClockMode

    .. py:attribute:: nifgen.ClockMode.HIGH_RESOLUTION



        High resolution sampling—Sample rate is generated by a high–resolution clock source.

        



    .. py:attribute:: nifgen.ClockMode.DIVIDE_DOWN



        Divide down sampling—Sample rates are generated by dividing the source frequency.

        



    .. py:attribute:: nifgen.ClockMode.AUTOMATIC



        Automatic Selection—NI-FGEN selects between the divide–down and high–resolution clocking modes.

        




.. py:data:: DataMarkerEventLevelPolarity

    .. py:attribute:: nifgen.DataMarkerEventLevelPolarity.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.DataMarkerEventLevelPolarity.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: DataProcessingMode

    .. py:attribute:: nifgen.DataProcessingMode.REAL



        The waveform data points are real numbers (I data).

        



    .. py:attribute:: nifgen.DataProcessingMode.COMPLEX



        The waveform data points are complex numbers (I/Q data).

        




.. py:data:: DoneEventActiveLevel

    .. py:attribute:: nifgen.DoneEventActiveLevel.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.DoneEventActiveLevel.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: DoneEventDelayUnits

    .. py:attribute:: nifgen.DoneEventDelayUnits.SAMPLE_CLOCK_PERIODS



        Specifies the pulse width in Sample clock periods.

        



    .. py:attribute:: nifgen.DoneEventDelayUnits.SECONDS



        Specifies the pulse width in seconds.

        




.. py:data:: DoneEventOutputBehavior

    .. py:attribute:: nifgen.DoneEventOutputBehavior.PULSE



        Triggers a pulse for a specified period of time.

        



    .. py:attribute:: nifgen.DoneEventOutputBehavior.LEVEL



        Shifts high or low while the event is active, depending  on the active state you specify.

        




.. py:data:: DoneEventPulsePolarity

    .. py:attribute:: nifgen.DoneEventPulsePolarity.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.DoneEventPulsePolarity.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: DoneEventPulseWidthUnits

    .. py:attribute:: nifgen.DoneEventPulseWidthUnits.SAMPLE_CLOCK_PERIODS



        Specifies the pulse width in Sample clock periods.

        



    .. py:attribute:: nifgen.DoneEventPulseWidthUnits.SECONDS



        Specifies the pulse width in seconds.

        




.. py:data:: FilterType

    .. py:attribute:: nifgen.FilterType.FLAT



        Applies a flat filter to the data with the passband value specified  in the NIFGEN_ATTR_OSP_FIR_FILTER_FLAT_PASSBAND attribute.

        



    .. py:attribute:: nifgen.FilterType.RAISED_COSINE



        Applies a raised cosine filter to the data with the alpha value  specified in the NIFGEN_ATTR_OSP_FIR_FILTER_RAISED_COSINE_ALPHA attribute.

        



    .. py:attribute:: nifgen.FilterType.ROOT_RAISED_COSINE



        Applies a root raised cosine filter to the data with the alpha value  specified in the NIFGEN_ATTR_OSP_FIR_FILTER_ROOT_RAISED_COSINE_ALPHA attribute.

        



    .. py:attribute:: nifgen.FilterType.GAUSSIAN



        Applies a Gaussian filter to the data with the BT value specified in the  NIFGEN_ATTR_OSP_FIR_FILTER_GAUSSIAN_BT attribute.

        



    .. py:attribute:: nifgen.FilterType.CUSTOM



        Applies a custom filter to the data. If NIFGEN_VAL_OSP_CUSTOM is selected,  you must provide a set of FIR filter coefficients with the  niFgen_ConfigureCustomFIRFilterCoefficients function.

        




.. py:data:: IdleBehavior

    .. py:attribute:: nifgen.IdleBehavior.HOLD_LAST



        While in an Idle or Wait state, the output signal remains  at the last voltage generated prior to entering the state.

        



    .. py:attribute:: nifgen.IdleBehavior.JUMP_TO



        While in an Idle or Wait state, the output signal remains  at the value configured in the Idle or Wait value attribute.

        




.. py:data:: MarkerEventDelayUnits

    .. py:attribute:: nifgen.MarkerEventDelayUnits.SAMPLE_CLOCK_PERIODS



        Specifies the pulse width in Sample clock periods.

        



    .. py:attribute:: nifgen.MarkerEventDelayUnits.SECONDS



        Specifies the pulse width in seconds.

        




.. py:data:: MarkerEventOutputBehavior

    .. py:attribute:: nifgen.MarkerEventOutputBehavior.PULSE



        Triggers a pulse for a specified period of time.

        



    .. py:attribute:: nifgen.MarkerEventOutputBehavior.LEVEL



        Shifts high or low while the event is active, depending  on the active state you specify.

        



    .. py:attribute:: nifgen.MarkerEventOutputBehavior.TOGGLE



        Changes to high or low while the event is active, depending on the
        active state you specify.

        




.. py:data:: MarkerEventPulsePolarity

    .. py:attribute:: nifgen.MarkerEventPulsePolarity.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.MarkerEventPulsePolarity.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: MarkerEventPulseWidthUnits

    .. py:attribute:: nifgen.MarkerEventPulseWidthUnits.SAMPLE_CLOCK_PERIODS



        Specifies the pulse width in Sample clock periods.

        



    .. py:attribute:: nifgen.MarkerEventPulseWidthUnits.SECONDS



        Specifies the pulse width in seconds.

        




.. py:data:: MarkerEventToggleInitialState

    .. py:attribute:: nifgen.MarkerEventToggleInitialState.HIGH



        Sets the initial state of the Marker event to high.

        



    .. py:attribute:: nifgen.MarkerEventToggleInitialState.LOW



        Sets the initial state of the Marker event to low.

        




.. py:data:: OSPMode

    .. py:attribute:: nifgen.OSPMode.IF



        The OSP block generates intermediate frequency (IF) data.

        



    .. py:attribute:: nifgen.OSPMode.BASEBAND



        The OSP block generates baseband data.

        




.. py:data:: OSPOverflowErrorReporting

    .. py:attribute:: nifgen.OSPOverflowErrorReporting.ERROR



        NI-FGEN returns errors whenever an overflow has occurred in the OSP block.

        



    .. py:attribute:: nifgen.OSPOverflowErrorReporting.DISABLED



        NI-FGEN does not return errors when an overflow occurs in the OSP block.

        




.. py:data:: OperationMode

    .. py:attribute:: nifgen.OperationMode.NIFGEN_VAL_OPERATE_CONTINUOUS



        Continuous operation

        




.. py:data:: OutputMode

    .. py:attribute:: nifgen.OutputMode.FUNC



        Standard Function mode—  Generates standard function waveforms  such as sine, square, triangle, and so on.

        



    .. py:attribute:: nifgen.OutputMode.ARB



        Arbitrary waveform mode—Generates  waveforms from user-created/provided  waveform arrays of numeric data.

        



    .. py:attribute:: nifgen.OutputMode.SEQ



        Arbitrary sequence mode —  Generates downloaded waveforms  in an order your specify.

        



    .. py:attribute:: nifgen.OutputMode.FREQ_LIST



        Frequency List mode—Generates a  standard function using a list of  frequencies you define.

        



    .. py:attribute:: nifgen.OutputMode.NIFGEN_VAL_OUTPUT_SCRIPT



        **Script mode—**\ Allows you to use scripting to link and loop multiple
        waveforms in complex combinations.

        




.. py:data:: P2PAddressType

    .. py:attribute:: nifgen.P2PAddressType.PHYSICAL



        Physical

        



    .. py:attribute:: nifgen.P2PAddressType.VIRTUAL



        Physical

        




.. py:data:: ReadyForStartEventActiveLevel

    .. py:attribute:: nifgen.ReadyForStartEventActiveLevel.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.ReadyForStartEventActiveLevel.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: ReferenceClockSource

    .. py:attribute:: nifgen.ReferenceClockSource.CLOCK_IN



        Specifies that the CLK IN input signal from the front panel connector is
        used as the Reference Clock source.

        



    .. py:attribute:: nifgen.ReferenceClockSource.NONE



        Specifies that a Reference Clock is not used.

        



    .. py:attribute:: nifgen.ReferenceClockSource.ONBOARD_REFERENCE_CLOCK



        Specifies that the onboard Reference Clock is used as the Reference
        Clock source.

        



    .. py:attribute:: nifgen.ReferenceClockSource.PXI_CLOCK



        Specifies the PXI Clock is used as the Reference Clock source.

        



    .. py:attribute:: nifgen.ReferenceClockSource.RTSI_7



        Specifies that the RTSI line 7 is used as the Reference Clock source.

        




.. py:data:: SampleClockSource

    .. py:attribute:: nifgen.SampleClockSource.CLOCK_IN



        Specifies that the signal at the CLK IN front panel connector is used as
        the Sample Clock source.

        



    .. py:attribute:: nifgen.SampleClockSource.DDC_CLOCK_IN



        Specifies that the Sample Clock from DDC connector is used as the Sample
        Clock source.

        



    .. py:attribute:: nifgen.SampleClockSource.ONBOARD_CLOCK



        Specifies that the onboard clock is used as the Sample Clock source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_STAR_LINE



        Specifies that the PXI\_STAR trigger line is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_0RTSI_0



        Specifies that the PXI or RTSI line 0 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_1RTSI_1



        Specifies that the PXI or RTSI line 1 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_2RTSI_2



        Specifies that the PXI or RTSI line 2 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_3RTSI_3



        Specifies that the PXI or RTSI line 3 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_4RTSI_4



        Specifies that the PXI or RTSI line 4 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_5RTSI_5



        Specifies that the PXI or RTSI line 5 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_6RTSI_6



        Specifies that the PXI or RTSI line 6 is used as the Sample Clock
        source.

        



    .. py:attribute:: nifgen.SampleClockSource.PXI_TRIGGER_LINE_7RTSI_7



        Specifies that the PXI or RTSI line 7 is used as the Sample Clock
        source.

        




.. py:data:: SampleClockTimebaseSource

    .. py:attribute:: nifgen.SampleClockTimebaseSource.CLOCK_IN



        Specifies that the external signal on the CLK IN front panel connector
        is used as the source.

        



    .. py:attribute:: nifgen.SampleClockTimebaseSource.ONBOARD_CLOCK



        Specifies that the onboard Sample Clock timebase is used as the source.

        




.. py:data:: ScriptTriggerDigitalEdgeEdge

    .. py:attribute:: nifgen.ScriptTriggerDigitalEdgeEdge.RISING



        Rising Edge

        



    .. py:attribute:: nifgen.ScriptTriggerDigitalEdgeEdge.FALLING



        Falling Edge

        




.. py:data:: ScriptTriggerDigitalLevelActiveLevel

    .. py:attribute:: nifgen.ScriptTriggerDigitalLevelActiveLevel.HIGH



        High Level

        



    .. py:attribute:: nifgen.ScriptTriggerDigitalLevelActiveLevel.LOW



        Low Level

        




.. py:data:: ScriptTriggerType

    .. py:attribute:: nifgen.ScriptTriggerType.TRIG_NONE



        No trigger is configured. Signal generation starts immediately.

        



    .. py:attribute:: nifgen.ScriptTriggerType.DIGITAL_EDGE



        Trigger is asserted when a digital edge is detected.

        



    .. py:attribute:: nifgen.ScriptTriggerType.DIGITAL_LEVEL



        Trigger is asserted when a digital level is detected.

        



    .. py:attribute:: nifgen.ScriptTriggerType.SOFTWARE_EDGE



        Trigger is asserted when a software edge is detected.

        




.. py:data:: StartTriggerDigitalEdgeEdge

    .. py:attribute:: nifgen.StartTriggerDigitalEdgeEdge.RISING



        Rising Edge

        



    .. py:attribute:: nifgen.StartTriggerDigitalEdgeEdge.FALLING



        Falling Edge

        




.. py:data:: StartTriggerType

    .. py:attribute:: nifgen.StartTriggerType.TRIG_NONE



        None

        



    .. py:attribute:: nifgen.StartTriggerType.DIGITAL_EDGE



        Digital Edge

        



    .. py:attribute:: nifgen.StartTriggerType.SOFTWARE_EDGE



        Software Edge

        



    .. py:attribute:: nifgen.StartTriggerType.P2P_ENDPOINT_FULLNESS



        P2P Endpoint Fullness

        




.. py:data:: StartedEventActiveLevel

    .. py:attribute:: nifgen.StartedEventActiveLevel.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.StartedEventActiveLevel.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: StartedEventDelayUnits

    .. py:attribute:: nifgen.StartedEventDelayUnits.SAMPLE_CLOCK_PERIODS



        Specifies the pulse width in Sample clock periods.

        



    .. py:attribute:: nifgen.StartedEventDelayUnits.SECONDS



        Specifies the pulse width in seconds.

        




.. py:data:: StartedEventOutputBehavior

    .. py:attribute:: nifgen.StartedEventOutputBehavior.PULSE



        Triggers a pulse for a specified period of time.

        



    .. py:attribute:: nifgen.StartedEventOutputBehavior.LEVEL



        Shifts high or low while the event is active, depending  on the active state you specify.

        




.. py:data:: StartedEventPulsePolarity

    .. py:attribute:: nifgen.StartedEventPulsePolarity.HIGH



        When the operation is ready to start, the Ready for Start  event level is high.

        



    .. py:attribute:: nifgen.StartedEventPulsePolarity.LOW



        When the operation is ready to start, the Ready for Start  event level is low.

        




.. py:data:: StartedEventPulseWidthUnits

    .. py:attribute:: nifgen.StartedEventPulseWidthUnits.SAMPLE_CLOCK_PERIODS



        Specifies the pulse width in Sample clock periods.

        



    .. py:attribute:: nifgen.StartedEventPulseWidthUnits.SECONDS



        Specifies the pulse width in seconds.

        




.. py:data:: SynchronizationSource

    .. py:attribute:: nifgen.SynchronizationSource.TTL0



        PXI TRIG0 or VXI TTL0

        



    .. py:attribute:: nifgen.SynchronizationSource.TTL1



        PXI TRIG1 or VXI TTL1

        



    .. py:attribute:: nifgen.SynchronizationSource.TTL2



        PXI TRIG2 or VXI TTL2

        



    .. py:attribute:: nifgen.SynchronizationSource.TTL3



        PXI TRIG3 or VXI TTL3

        



    .. py:attribute:: nifgen.SynchronizationSource.TTL4



        PXI TRIG4 or VXI TTL4

        



    .. py:attribute:: nifgen.SynchronizationSource.TTL5



        PXI TRIG5 or VXI TTL5

        



    .. py:attribute:: nifgen.SynchronizationSource.TTL6



        PXI TRIG6 or VXI TTL6

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_0



        RTSI 0

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_1



        RTSI 1

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_2



        RTSI 2

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_3



        RTSI 3

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_4



        RTSI 4

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_5



        RTSI 5

        



    .. py:attribute:: nifgen.SynchronizationSource.RTSI_6



        RTSI 6

        



    .. py:attribute:: nifgen.SynchronizationSource.NONE



        No Synchronization Source

        




.. py:data:: TerminalConfiguration

    .. py:attribute:: nifgen.TerminalConfiguration.SINGLE_ENDED



        Single-ended operation

        



    .. py:attribute:: nifgen.TerminalConfiguration.DIFFERENTIAL



        Differential operation

        




.. py:data:: TriggerMode

    .. py:attribute:: nifgen.TriggerMode.SINGLE



        Single Trigger Mode - The waveform you describe in the sequence list is  generated only once by going through the entire staging list. Only one  trigger is required to start the waveform generation. You can use Single  trigger mode with the output mode in any mode. After a trigger is  received, the waveform generation starts from the first stage and  continues through to the last stage. Then, the last stage generates  repeatedly until you stop the waveform generation.

        



    .. py:attribute:: nifgen.TriggerMode.CONTINUOUS



        Continuous Trigger Mode - The waveform you describe in the staging list generates infinitely by repeatedly cycling through the staging list.  After a trigger is received, the waveform generation starts from the  first stage and continues through to the last stage. After the last stage  completes, the waveform generation loops back to the start of the  first stage and continues until it is stopped. Only one trigger is  required to start the waveform generation.

        



    .. py:attribute:: nifgen.TriggerMode.STEPPED



        Stepped Trigger Mode - After a start trigger is received, the waveform  described by the first stage generates. Then, the device waits for the  next trigger signal. On the next trigger, the waveform described by the  second stage generates, and so on. After the staging list completes,  the waveform generation returns to the first stage and continues in a  cyclic fashion. After any stage has generated completely, the first  eight samples of the next stage are repeated continuously until the next  trigger is received.
        trigger mode.

        

        .. note:: In Frequency List mode, Stepped trigger mode is the same as Burst



    .. py:attribute:: nifgen.TriggerMode.BURST



        Burst Trigger Mode - After a start trigger is received, the waveform  described by the first stage generates until another trigger is  received. At the next trigger, the buffer of the previous stage completes, and then the waveform described by the second stage generates. After the staging list completes, the waveform generation  returns to the first stage and continues in a cyclic fashion. In  Frequency List mode, the duration instruction is ignored, and the trigger  switches the frequency to the next frequency in the list.
        trigger mode.

        

        .. note:: In Frequency List mode, Stepped trigger mode is the same as Burst




.. py:data:: TriggerSource

    .. py:attribute:: nifgen.TriggerSource.IMMEDIATE



        Immediate-The signal generator does not wait for a trigger of any kind.

        



    .. py:attribute:: nifgen.TriggerSource.EXTERNAL



        External-The signal generator waits for a trigger on the external trigger input

        



    .. py:attribute:: nifgen.TriggerSource.SOFTWARE_TRIG



        Software Trigger-The signal generator waits until you call niFgen_SendSWTrigger.

        



    .. py:attribute:: nifgen.TriggerSource.TTL0



        PXI TRIG0 or VXI TTL0

        



    .. py:attribute:: nifgen.TriggerSource.TTL1



        PXI TRIG1 or VXI TTL1

        



    .. py:attribute:: nifgen.TriggerSource.TTL2



        PXI TRIG2 or VXI TTL2

        



    .. py:attribute:: nifgen.TriggerSource.TTL3



        PXI TRIG3 or VXI TTL3

        



    .. py:attribute:: nifgen.TriggerSource.TTL4



        PXI TRIG4 or VXI TTL4

        



    .. py:attribute:: nifgen.TriggerSource.TTL5



        PXI TRIG5 or VXI TTL5

        



    .. py:attribute:: nifgen.TriggerSource.TTL6



        PXI TRIG6 or VXI TTL6

        



    .. py:attribute:: nifgen.TriggerSource.PXI_STAR



        PXI star

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_0



        RTSI line 0

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_1



        RTSI line 1

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_2



        RTSI line 2

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_3



        RTSI line 3

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_4



        RTSI line 4

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_5



        RTSI line 5

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_6



        RTSI line 6

        



    .. py:attribute:: nifgen.TriggerSource.RTSI_7



        RTSI line 7

        



    .. py:attribute:: nifgen.TriggerSource.PFI_0



        PFI 0

        



    .. py:attribute:: nifgen.TriggerSource.PFI_1



        PFI 1

        



    .. py:attribute:: nifgen.TriggerSource.PFI_2



        PFI 2

        



    .. py:attribute:: nifgen.TriggerSource.PFI_3



        PFI 3

        



    .. py:attribute:: nifgen.TriggerSource.NIFGEN_VAL_OTHER_TERMINAL



        Specifies that another terminal is used.

        




.. py:data:: UpdateClockSource

    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_INTERNAL



        Internal update clock

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_EXTERNAL



        External update clock given on the IO connector

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_PXI_STAR



        (PXI only) PXI star trigger line. This choice is valid only in PXI
        chassis slots 3 through 15.

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_0



        RTSI line 0

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_1



        RTSI line 1

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_2



        RTSI line 2

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_3



        RTSI line 3

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_4



        RTSI line 4

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_5



        RTSI line 5

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_6



        RTSI line 6

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_RTSI_7



        (PCI only) RTSI line 7

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_OTHER_TERMINAL



        Uses another device terminal.

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_CLK_IN



        Coaxial CLK IN connector on the board front panel

        



    .. py:attribute:: nifgen.UpdateClockSource.NIFGEN_VAL_DDC_CLK_IN



        DDC CLK IN line of the Digital Data & Control connector

        




.. py:data:: VideoWaveformType

    .. py:attribute:: nifgen.VideoWaveformType.PAL_B



        PAL B Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.PAL_D



        PAL D Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.PAL_G



        PAL G Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.PAL_H



        PAL H Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.PAL_I



        PAL I Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.PAL_M



        PAL M Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.PAL_N



        PAL N Video Type

        



    .. py:attribute:: nifgen.VideoWaveformType.NTSC_M



        NTSC M Video Type

        




.. py:data:: WaitBehavior

    .. py:attribute:: nifgen.WaitBehavior.HOLD_LAST



        While in an Idle or Wait state, the output signal remains  at the last voltage generated prior to entering the state.

        



    .. py:attribute:: nifgen.WaitBehavior.JUMP_TO



        While in an Idle or Wait state, the output signal remains  at the value configured in the Idle or Wait value attribute.

        




.. py:data:: Waveform

    .. py:attribute:: nifgen.Waveform.SINE



        Sinusoid waveform

        



    .. py:attribute:: nifgen.Waveform.SQUARE



        Square waveform

        



    .. py:attribute:: nifgen.Waveform.TRIANGLE



        Triange waveform

        



    .. py:attribute:: nifgen.Waveform.RAMP_UP



        Positive ramp waveform

        



    .. py:attribute:: nifgen.Waveform.RAMP_DOWN



        Negative ramp waveform

        



    .. py:attribute:: nifgen.Waveform.DC



        Constant voltage

        



    .. py:attribute:: nifgen.Waveform.NOISE



        White noise

        



    .. py:attribute:: nifgen.Waveform.USER



        User-defined waveform as defined by the niFgen_DefineUserStandardWaveform function.

        


