vendor_name = ModelSim
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/Scan_Chain_Files/v_jtag/synthesis/v_jtag.qip
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/Scan_Chain_Files/TopLevel.vhdl
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/Seq_beh.vhd
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/DUT.vhd
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/Testbench.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/hp/Desktop/EE214/Sequence_beh/db/DUT.cbx.xml
design_name = dut
instance = comp, \input_vector[0]~I , input_vector[0], dut, 1
instance = comp, \input_vector[1]~I , input_vector[1], dut, 1
instance = comp, \add_instance|state[1] , add_instance|state[1], dut, 1
instance = comp, \add_instance|state[2] , add_instance|state[2], dut, 1
instance = comp, \add_instance|state[0] , add_instance|state[0], dut, 1
instance = comp, \output_vector[0]~I , output_vector[0], dut, 1
instance = comp, \output_vector[1]~I , output_vector[1], dut, 1
instance = comp, \output_vector[2]~I , output_vector[2], dut, 1
