-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_147_W_hc_63_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_147_W_hc_63_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101001010000100111110001100", 
    1 => "10111101000000111110010111000111", 
    2 => "10111101001001111011110010000001", 
    3 => "00111101000010101110111101100010", 
    4 => "10111100110000001010101000111000", 
    5 => "00111110111001101101100010111101", 
    6 => "10111101101100000100001101001101", 
    7 => "10111101000001111111011101001010", 
    8 => "00111100101011010111101101010100", 
    9 => "10111100110100000011001001111101", 
    10 => "10111100100000101010010011111001", 
    11 => "10111101001001110111000011101010", 
    12 => "00111101101001010000010000001101", 
    13 => "00111100101101001100001111101001", 
    14 => "10111110111000011011010110110000", 
    15 => "10111100101111010001010000100000", 
    16 => "00111011010101110101111101000001", 
    17 => "10111100110011111001000100000101", 
    18 => "10111100111101011111000001000110", 
    19 => "10111101000101000100101100001010", 
    20 => "10111100101000011101110010001010", 
    21 => "00111101000111100001010110000001", 
    22 => "00111101010001010111000100101011", 
    23 => "10111101000101111100111001001010", 
    24 => "00111100101011000110010001101001", 
    25 => "00111101001001110110111100011100", 
    26 => "10111101000100111101011110101000", 
    27 => "10111101000010101001111010110101", 
    28 => "00111100111110011011101111110001", 
    29 => "10111110110001100010100101110001", 
    30 => "10111101000110101111111100010000", 
    31 => "00111100110001000101100000111110", 
    32 => "10111101000011011100101001000010", 
    33 => "00111100110110001010000011111110", 
    34 => "10111100110111011111010111000001", 
    35 => "00111100100011101100010111011110", 
    36 => "10111110100100100001001111011010", 
    37 => "10111100110001001001110101011010", 
    38 => "00111101000101011000000100110000", 
    39 => "00111100111010110000101110011101", 
    40 => "10111101001001101011001000001101", 
    41 => "00111100110110100001100010010000", 
    42 => "00111100100110101010101001000011", 
    43 => "00111100111100101000101111110100", 
    44 => "10111100101100001010110110101001", 
    45 => "00111100100010011110000110010111", 
    46 => "10111100101110101000011100010101", 
    47 => "00111101000000000111110000001101", 
    48 => "00111101000001000101111010101000", 
    49 => "10111100100111101000011111001010", 
    50 => "10111110100100100101111001001011", 
    51 => "00111101100100010110000110100111", 
    52 => "00111100101101001110000001100100", 
    53 => "10111100111000000000011011010001", 
    54 => "10111101101001000101001011001111", 
    55 => "10111101001001111000101011111001", 
    56 => "10111100101111101111111110100010", 
    57 => "00111100111001101100000111011000", 
    58 => "10111100110000110111101110101111", 
    59 => "10111100111001111100011110011111", 
    60 => "00111101000110110010111100100000", 
    61 => "10111101000100011001110110010110", 
    62 => "00111101000100011001101010111000", 
    63 => "00111101001100011110111111000001" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_147_W_hc_63 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_147_W_hc_63 is
    component krnl_lstm_readVec2Stream_float_4u_147_W_hc_63_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_147_W_hc_63_rom_U :  component krnl_lstm_readVec2Stream_float_4u_147_W_hc_63_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


