/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  reg [11:0] _05_;
  wire [3:0] _06_;
  wire [5:0] _07_;
  wire [17:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [38:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_26z ? celloutsig_0_0z[9] : 1'h1);
  assign celloutsig_1_0z = !(in_data[154] ? in_data[125] : in_data[152]);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? _00_ : celloutsig_1_1z[0]);
  assign celloutsig_0_22z = !(_02_ ? _01_ : celloutsig_0_8z);
  assign celloutsig_0_55z = ~(_03_ ^ celloutsig_0_23z[6]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z ^ celloutsig_1_1z[0]);
  assign celloutsig_0_7z = ~(in_data[6] ^ in_data[45]);
  assign celloutsig_0_8z = ~(celloutsig_0_2z[3] ^ celloutsig_0_2z[0]);
  reg [10:0] _16_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[160])
    if (clkin_data[160]) _16_ <= 11'h000;
    else _16_ <= celloutsig_1_4z[10:0];
  assign { _04_[10:6], _00_, _04_[4:0] } = _16_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _05_ <= 12'h000;
    else _05_ <= { in_data[155:146], celloutsig_1_11z, celloutsig_1_10z };
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _18_ <= 4'h0;
    else _18_ <= celloutsig_0_5z[6:3];
  assign { _06_[3], _03_, _01_, _06_[0] } = _18_;
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 6'h00;
    else _19_ <= in_data[45:40];
  assign { _07_[5:3], _02_, _07_[1:0] } = _19_;
  assign celloutsig_0_54z = celloutsig_0_23z[9:2] == { celloutsig_0_4z[17:12], celloutsig_0_16z, celloutsig_0_31z };
  assign celloutsig_1_3z = celloutsig_1_1z[10:8] == { celloutsig_1_2z[13:12], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_1z[10:3] == { _00_, _04_[4:0], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = { _05_[6:3], celloutsig_1_3z } == { celloutsig_1_4z[11:9], celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[67:49] > { celloutsig_0_0z[7], celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_4z[14:1], celloutsig_1_7z } > celloutsig_1_4z;
  assign celloutsig_0_26z = in_data[27:20] > celloutsig_0_17z;
  assign celloutsig_1_7z = { celloutsig_1_4z[14:1], celloutsig_1_3z } < { celloutsig_1_2z[17:14], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[170:143], celloutsig_1_8z } < { in_data[184:157], celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_2z[3:0], celloutsig_0_7z, celloutsig_0_6z } < { _07_[5], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[71:54] % { 1'h1, in_data[37:21] };
  assign celloutsig_0_4z = { in_data[76:62], _07_[5:3], _02_, _07_[1:0], celloutsig_0_0z } % { 1'h1, in_data[55:24], _07_[5:3], _02_, _07_[1:0] };
  assign celloutsig_1_1z = in_data[152:142] % { 1'h1, in_data[172:164], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[18:11], celloutsig_1_1z[10:4] } % { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z[3:0], celloutsig_0_8z } % { 1'h1, in_data[35:32] };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_10z, 1'h1 } % { 1'h1, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[13:10], _07_[5:3], _02_, _07_[1:0], celloutsig_0_8z, 1'h1 } % { 1'h1, celloutsig_0_4z[27:17] };
  assign celloutsig_0_17z = { _07_[4:3], _02_, _07_[1:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z } % { 1'h1, celloutsig_0_14z[6:1], 1'h1 };
  assign celloutsig_0_2z = { _07_[4:3], _02_, _07_[1:0] } % { 1'h1, in_data[49:46] };
  assign celloutsig_0_5z = celloutsig_0_2z[2] ? celloutsig_0_0z[17:6] : celloutsig_0_4z[36:25];
  assign celloutsig_1_2z[18:11] = in_data[118] ? in_data[111:104] : { in_data[127:121], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_18z ? _05_[5:2] : { celloutsig_1_2z[17], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_12z = celloutsig_0_8z ? in_data[5:2] : { _06_[3], _03_, _01_, _06_[0] };
  assign celloutsig_0_23z = celloutsig_0_5z[3] ? { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_12z } : celloutsig_0_14z;
  assign _04_[5] = _00_;
  assign _06_[2:1] = { _03_, _01_ };
  assign _07_[2] = _02_;
  assign celloutsig_1_2z[10:0] = celloutsig_1_1z;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
