
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035870                       # Number of seconds simulated
sim_ticks                                 35869722840                       # Number of ticks simulated
final_tick                               562836086025                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279152                       # Simulator instruction rate (inst/s)
host_op_rate                                   352571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3038620                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902476                       # Number of bytes of host memory used
host_seconds                                 11804.61                       # Real time elapsed on the host
sim_insts                                  3295276893                       # Number of instructions simulated
sim_ops                                    4161964084                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2071680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1207680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1858048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5142272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1886336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1886336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14516                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40174                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14737                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14737                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57755673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33668507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51799898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143359680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49959                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             135602                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52588530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52588530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52588530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57755673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33668507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51799898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              195948210                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86018521                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080214                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25258883                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121669                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13022862                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12131852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280418                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89753                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31203196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172388312                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080214                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15412270                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37917039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11386482                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6268088                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15281912                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84606198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46689159     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3338205      3.95%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686026      3.17%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550439      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1763387      2.08%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282307      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654580      1.96%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925247      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18716848     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84606198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361320                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004084                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32643001                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6077036                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36464885                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245434                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9175840                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309994                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42396                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206104077                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80883                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9175840                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35031124                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1368501                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1185666                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34265641                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579424                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198839244                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31176                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1484048                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          979                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278422370                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928270173                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928270173                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107726821                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40332                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22542                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9804248                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18530998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9440439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147588                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3086922                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188041676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149397179                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288486                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64938713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198323743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5719                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84606198                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29246835     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18253222     21.57%     56.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962032     14.14%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851345     10.46%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7613758      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3941688      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380522      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       635114      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721682      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84606198                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874508     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178124     14.48%     85.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177167     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124483597     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126219      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830670      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7940159      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149397179                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736802                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229804                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384918844                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253019822                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145589625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150626983                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561344                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7297030                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2964                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2414663                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9175840                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         558147                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81236                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188080463                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18530998                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9440439                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22253                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          646                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190427                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147017983                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913352                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379194                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645686                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739856                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7732334                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709143                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145686780                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145589625                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94873160                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267877156                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692538                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354167                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65271844                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126167                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75430358                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628117                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140829                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29205034     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20954509     27.78%     66.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8527930     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792454      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918913      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591054      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1891789      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949352      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3599323      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75430358                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3599323                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259912314                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385344260                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1412323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860185                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860185                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162540                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162540                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661391699                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201242758                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190177842                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86018511                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31434362                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25565937                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097416                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13332729                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12399119                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3227908                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92475                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34755100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171658080                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31434362                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15627027                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36060147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10774516                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5368629                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16981733                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       829004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84825252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48765105     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1922984      2.27%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2526825      2.98%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3822076      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3719134      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2830135      3.34%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1680829      1.98%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2524415      2.98%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17033749     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84825252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365437                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995595                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35913612                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5251083                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34747457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272001                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8641097                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5333652                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205338516                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8641097                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37802909                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1047040                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1431018                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33085817                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2817364                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199383667                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          861                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1217793                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       885154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277698868                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    928610590                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    928610590                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172838122                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104860645                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42487                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23972                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7950746                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18484626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9810417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189085                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3166980                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185383049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149373104                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       272250                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60267362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183185742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6520                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84825252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898093                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29369307     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18677580     22.02%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12043041     14.20%     70.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8230267      9.70%     80.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7710307      9.09%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4109347      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3022529      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       907488      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       755386      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84825252                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         729393     68.96%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152053     14.38%     83.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176235     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124288941     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110018      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16873      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14740303      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8216969      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149373104                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736523                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1057687                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007081                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384901397                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245691507                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145165609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150430791                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505216                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7078766                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2066                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2499572                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8641097                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         614488                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99393                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185423321                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1198724                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18484626                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9810417                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23394                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1282735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1184008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2466743                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146493309                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13876186                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2879795                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21904351                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20517857                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8028165                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703044                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145203996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145165609                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93267360                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261937678                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687609                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101223492                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124408264                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61015212                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132170                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76184155                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29262886     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21939973     28.80%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8085990     10.61%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4626514      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3861605      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1897390      2.49%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1891987      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       811003      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3806807      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76184155                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101223492                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124408264                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18716689                       # Number of memory references committed
system.switch_cpus1.commit.loads             11405851                       # Number of loads committed
system.switch_cpus1.commit.membars              16874                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17843000                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112137312                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2538494                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3806807                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257800824                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379492665                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1193259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101223492                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124408264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101223492                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849788                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849788                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176764                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176764                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659238480                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200454955                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189695961                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33748                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86018521                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31296920                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25667024                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2035459                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13214930                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12214740                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3188009                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88084                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32331948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171907220                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31296920                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15402749                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36944619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10899480                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6694143                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15814117                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       812238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84801865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47857246     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3686295      4.35%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3234660      3.81%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3468740      4.09%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3045890      3.59%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1586265      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1033734      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2738397      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18150638     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84801865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363839                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998491                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34003837                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6272579                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35151062                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       549754                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8824632                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5131699                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6540                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203898807                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        51539                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8824632                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35692540                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2701264                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       856750                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33982134                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2744544                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196976498                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11142                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1715084                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       754606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          134                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273600963                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918494232                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918494232                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169942033                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103658896                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34645                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18461                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7296349                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19399585                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10119114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       245577                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3102707                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185661882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149243183                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283524                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61544102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    187921783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84801865                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759904                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910689                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30082945     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18050942     21.29%     56.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12010638     14.16%     70.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7703384      9.08%     80.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7639772      9.01%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4465054      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3430269      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       756047      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       662814      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84801865                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1095628     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            41      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        206357     13.18%     83.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       263679     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122765852     82.26%     82.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036655      1.36%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16184      0.01%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15892820     10.65%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8531672      5.72%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149243183                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735012                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1565705                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010491                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385137456                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247241684                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145058427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150808888                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       265674                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7065546                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          533                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1091                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2299922                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8824632                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1950008                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       165878                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185696514                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       318770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19399585                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10119114                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18447                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        120821                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7925                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1091                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1245748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1137843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2383591                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146632377                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14934331                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2610802                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23219094                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20793370                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8284763                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704661                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145207085                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145058427                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94610583                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264266098                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686363                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358013                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100999535                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123645912                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62053678                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2061062                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75977233                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627407                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172608                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30217290     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20654592     27.19%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8461590     11.14%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4339839      5.71%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3717584      4.89%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1825032      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2010697      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1015927      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3734682      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75977233                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100999535                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123645912                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20153229                       # Number of memory references committed
system.switch_cpus2.commit.loads             12334037                       # Number of loads committed
system.switch_cpus2.commit.membars              16184                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17749399                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111247721                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2437586                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3734682                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257942141                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380232143                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1216656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100999535                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123645912                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100999535                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851672                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851672                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174160                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174160                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662069393                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198959807                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191229465                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32368                       # number of misc regfile writes
system.l2.replacements                          40176                       # number of replacements
system.l2.tagsinuse                      32767.985123                       # Cycle average of tags in use
system.l2.total_refs                          2068218                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72944                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.353504                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           925.317709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.678465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5149.577755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.969753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3870.915357                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.832662                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6107.888746                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4968.260565                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4957.522185                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6763.021926                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.157153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.118131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.186398                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.151619                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151292                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.206391                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43481                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82182                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  181990                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68177                       # number of Writeback hits
system.l2.Writeback_hits::total                 68177                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82182                       # number of demand (read+write) hits
system.l2.demand_hits::total                   181990                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56327                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43481                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82182                       # number of overall hits
system.l2.overall_hits::total                  181990                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16185                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9432                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14516                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40171                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9435                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14516                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40174                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16185                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9435                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14516                       # number of overall misses
system.l2.overall_misses::total                 40174                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       575327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    830166710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       602850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    493450531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       533811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    780974626                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2106303855                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       123166                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        123166                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       575327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    830166710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       602850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    493573697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       533811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    780974626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2106427021                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       575327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    830166710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       602850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    493573697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       533811                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    780974626                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2106427021                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        96698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222161                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68177                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68177                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52916                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        96698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222164                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52916                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        96698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222164                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.178255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.150117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180819                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.178301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150117                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180830                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.178301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150117                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180830                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41094.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51292.351560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46373.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52316.638147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48528.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53800.952466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52433.443404                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 41055.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41055.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41094.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51292.351560                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46373.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52313.057446                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48528.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53800.952466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52432.593742                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41094.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51292.351560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46373.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52313.057446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48528.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53800.952466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52432.593742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14737                       # number of writebacks
system.l2.writebacks::total                     14737                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40171                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40174                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       495694                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    736497446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       527700                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    438601267                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       470391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    697561327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1874153825                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       106843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       106843                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       495694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    736497446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       527700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    438708110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       470391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    697561327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1874260668                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       495694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    736497446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       527700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    438708110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       470391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    697561327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1874260668                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180819                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.178301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.178301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180830                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35406.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45504.939512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40592.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46501.406595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42762.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48054.651901                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46654.398073                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 35614.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35614.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35406.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45504.939512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40592.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46497.944886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42762.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48054.651901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46653.573655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35406.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45504.939512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40592.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46497.944886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42762.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48054.651901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46653.573655                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995748                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015289513                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042836.042254                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995748                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15281896                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15281896                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15281896                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15281896                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15281896                       # number of overall hits
system.cpu0.icache.overall_hits::total       15281896                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       714568                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       714568                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       714568                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       714568                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       714568                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       714568                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15281912                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15281912                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15281912                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15281912                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15281912                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15281912                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44660.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44660.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44660.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44660.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44660.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44660.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       595997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       595997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       595997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       595997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       595997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       595997                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42571.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42571.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42571.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42571.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42571.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42571.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72512                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560707                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72768                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2481.320182                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516120                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483880                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900454                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099546                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569108                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21876                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21876                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561813                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561813                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561813                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561813                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153912                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153912                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153912                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153912                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153912                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153912                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4865331459                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4865331459                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4865331459                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4865331459                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4865331459                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4865331459                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715725                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014353                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014353                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008688                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008688                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008688                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31611.124922                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31611.124922                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31611.124922                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31611.124922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31611.124922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31611.124922                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21055                       # number of writebacks
system.cpu0.dcache.writebacks::total            21055                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81400                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81400                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81400                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81400                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72512                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72512                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1369376367                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1369376367                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1369376367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1369376367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1369376367                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1369376367                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18884.824126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18884.824126                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18884.824126                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18884.824126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18884.824126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18884.824126                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996739                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015135994                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046645.149194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996739                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16981718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16981718                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16981718                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16981718                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16981718                       # number of overall hits
system.cpu1.icache.overall_hits::total       16981718                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       757115                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       757115                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       757115                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       757115                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       757115                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       757115                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16981733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16981733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16981733                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16981733                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16981733                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16981733                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50474.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50474.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50474.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50474.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50474.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50474.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       616786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       616786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       616786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       616786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       616786                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       616786                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47445.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47445.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47445.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47445.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47445.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47445.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52916                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173550758                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53172                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3263.950162                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.190883                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.809117                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10556283                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10556283                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7273166                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7273166                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17833                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16874                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16874                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17829449                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17829449                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17829449                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17829449                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135711                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135711                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2902                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2902                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138613                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138613                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138613                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138613                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4615072616                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4615072616                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    161759237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    161759237                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4776831853                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4776831853                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4776831853                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4776831853                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10691994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10691994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7276068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7276068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17968062                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17968062                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17968062                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17968062                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012693                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012693                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000399                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34006.621541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34006.621541                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55740.605445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55740.605445                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34461.643951                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34461.643951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34461.643951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34461.643951                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       647436                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 29428.909091                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25163                       # number of writebacks
system.cpu1.dcache.writebacks::total            25163                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82798                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82798                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2899                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2899                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85697                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85697                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85697                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85697                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52913                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52916                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52916                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52916                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52916                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    918343016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    918343016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       126166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       126166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    918469182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    918469182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    918469182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    918469182                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17355.716289                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17355.716289                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 42055.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42055.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17357.116600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17357.116600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17357.116600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17357.116600                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998260                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010728967                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834353.842105                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998260                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017625                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15814103                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15814103                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15814103                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15814103                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15814103                       # number of overall hits
system.cpu2.icache.overall_hits::total       15814103                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       694807                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       694807                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       694807                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       694807                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       694807                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       694807                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15814117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15814117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15814117                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15814117                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15814117                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15814117                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49629.071429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49629.071429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49629.071429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49629.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49629.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49629.071429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       545481                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       545481                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       545481                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       545481                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       545481                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       545481                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49589.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49589.181818                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49589.181818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49589.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49589.181818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49589.181818                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96698                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191261003                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96954                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1972.698424                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.511818                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.488182                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11736874                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11736874                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7786664                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7786664                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17456                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17456                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19523538                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19523538                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19523538                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19523538                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       361799                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       361799                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       361854                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        361854                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       361854                       # number of overall misses
system.cpu2.dcache.overall_misses::total       361854                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10398724791                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10398724791                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2093177                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2093177                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10400817968                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10400817968                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10400817968                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10400817968                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12098673                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12098673                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7786719                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7786719                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19885392                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19885392                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19885392                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19885392                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029904                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029904                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018197                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018197                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018197                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018197                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28741.717890                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28741.717890                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38057.763636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38057.763636                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28743.133883                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28743.133883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28743.133883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28743.133883                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21959                       # number of writebacks
system.cpu2.dcache.writebacks::total            21959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       265101                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       265101                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       265156                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       265156                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       265156                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       265156                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96698                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96698                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96698                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96698                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96698                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96698                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1594569370                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1594569370                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1594569370                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1594569370                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1594569370                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1594569370                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004863                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004863                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004863                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004863                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16490.200108                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16490.200108                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16490.200108                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16490.200108                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16490.200108                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16490.200108                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
