{
  "name": "core_arch::x86::avx512fp16::_mm256_add_ph",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_add": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Adds two simd vectors elementwise.\n\n `T` must be a vector of integers or floats.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ]
  },
  "path": 10169,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:1384:1: 1386:2",
  "src": "pub fn _mm256_add_ph(a: __m256h, b: __m256h) -> __m256h {\n    unsafe { simd_add(a, b) }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_add_ph(_1: core_arch::x86::__m256h, _2: core_arch::x86::__m256h) -> core_arch::x86::__m256h {\n    let mut _0: core_arch::x86::__m256h;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        _0 = intrinsics::simd::simd_add::<core_arch::x86::__m256h>(_1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Add packed half-precision (16-bit) floating-point elements in a and b, and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}