{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 11:41:00 2011 " "Info: Processing started: Wed May 25 11:41:00 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off First -c First --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off First -c First --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register rs232in:inst\|R_baud\[9\] register rs232in:inst\|state.MainLoop 398.09 MHz 2.512 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 398.09 MHz between source register \"rs232in:inst\|R_baud\[9\]\" and destination register \"rs232in:inst\|state.MainLoop\" (period= 2.512 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.297 ns + Longest register register " "Info: + Longest register to register delay is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232in:inst\|R_baud\[9\] 1 REG LCFF_X91_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X91_Y18_N21; Fanout = 3; REG Node = 'rs232in:inst\|R_baud\[9\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rs232in:inst|R_baud[9] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.398 ns) 1.136 ns rs232in:inst\|Equal0~2 2 COMB LCCOMB_X90_Y18_N30 1 " "Info: 2: + IC(0.738 ns) + CELL(0.398 ns) = 1.136 ns; Loc. = LCCOMB_X90_Y18_N30; Fanout = 1; COMB Node = 'rs232in:inst\|Equal0~2'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.136 ns" { rs232in:inst|R_baud[9] rs232in:inst|Equal0~2 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 1.787 ns rs232in:inst\|Equal0~4 3 COMB LCCOMB_X90_Y18_N2 5 " "Info: 3: + IC(0.258 ns) + CELL(0.393 ns) = 1.787 ns; Loc. = LCCOMB_X90_Y18_N2; Fanout = 5; COMB Node = 'rs232in:inst\|Equal0~4'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.651 ns" { rs232in:inst|Equal0~2 rs232in:inst|Equal0~4 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 2.213 ns rs232in:inst\|state~11 4 COMB LCCOMB_X90_Y18_N16 1 " "Info: 4: + IC(0.276 ns) + CELL(0.150 ns) = 2.213 ns; Loc. = LCCOMB_X90_Y18_N16; Fanout = 1; COMB Node = 'rs232in:inst\|state~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.426 ns" { rs232in:inst|Equal0~4 rs232in:inst|state~11 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.297 ns rs232in:inst\|state.MainLoop 5 REG LCFF_X90_Y18_N17 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.297 ns; Loc. = LCFF_X90_Y18_N17; Fanout = 4; REG Node = 'rs232in:inst\|state.MainLoop'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|state~11 rs232in:inst|state.MainLoop } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 44.62 % ) " "Info: Total cell delay = 1.025 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 55.38 % ) " "Info: Total interconnect delay = 1.272 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.297 ns" { rs232in:inst|R_baud[9] rs232in:inst|Equal0~2 rs232in:inst|Equal0~4 rs232in:inst|state~11 rs232in:inst|state.MainLoop } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.297 ns" { rs232in:inst|R_baud[9] {} rs232in:inst|Equal0~2 {} rs232in:inst|Equal0~4 {} rs232in:inst|state~11 {} rs232in:inst|state.MainLoop {} } { 0.000ns 0.738ns 0.258ns 0.276ns 0.000ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.824 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 63 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.537 ns) 2.824 ns rs232in:inst\|state.MainLoop 3 REG LCFF_X90_Y18_N17 4 " "Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X90_Y18_N17; Fanout = 4; REG Node = 'rs232in:inst\|state.MainLoop'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.753 ns" { CLK~clkctrl rs232in:inst|state.MainLoop } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.97 % ) " "Info: Total cell delay = 1.496 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 47.03 % ) " "Info: Total interconnect delay = 1.328 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.824 ns" { CLK CLK~clkctrl rs232in:inst|state.MainLoop } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.824 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.MainLoop {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.825 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 63 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 2.825 ns rs232in:inst\|R_baud\[9\] 3 REG LCFF_X91_Y18_N21 3 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X91_Y18_N21; Fanout = 3; REG Node = 'rs232in:inst\|R_baud\[9\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.754 ns" { CLK~clkctrl rs232in:inst|R_baud[9] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.96 % ) " "Info: Total cell delay = 1.496 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 47.04 % ) " "Info: Total interconnect delay = 1.329 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[9] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[9] {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.824 ns" { CLK CLK~clkctrl rs232in:inst|state.MainLoop } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.824 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.MainLoop {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[9] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[9] {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.297 ns" { rs232in:inst|R_baud[9] rs232in:inst|Equal0~2 rs232in:inst|Equal0~4 rs232in:inst|state~11 rs232in:inst|state.MainLoop } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.297 ns" { rs232in:inst|R_baud[9] {} rs232in:inst|Equal0~2 {} rs232in:inst|Equal0~4 {} rs232in:inst|state~11 {} rs232in:inst|state.MainLoop {} } { 0.000ns 0.738ns 0.258ns 0.276ns 0.000ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.824 ns" { CLK CLK~clkctrl rs232in:inst|state.MainLoop } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.824 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.MainLoop {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[9] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[9] {} } { 0.000ns 0.000ns 0.112ns 1.217ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232in:inst\|state.WAIT_1P5B RX CLK 4.842 ns register " "Info: tsu for register \"rs232in:inst\|state.WAIT_1P5B\" (data pin = \"RX\", clock pin = \"CLK\") is 4.842 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.702 ns + Longest pin register " "Info: + Longest pin to register delay is 7.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 256 24 192 272 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.340 ns) + CELL(0.438 ns) 7.618 ns rs232in:inst\|Selector1~0 2 COMB LCCOMB_X90_Y18_N12 1 " "Info: 2: + IC(6.340 ns) + CELL(0.438 ns) = 7.618 ns; Loc. = LCCOMB_X90_Y18_N12; Fanout = 1; COMB Node = 'rs232in:inst\|Selector1~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.778 ns" { RX rs232in:inst|Selector1~0 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.702 ns rs232in:inst\|state.WAIT_1P5B 3 REG LCFF_X90_Y18_N13 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.702 ns; Loc. = LCFF_X90_Y18_N13; Fanout = 7; REG Node = 'rs232in:inst\|state.WAIT_1P5B'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|Selector1~0 rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 17.68 % ) " "Info: Total cell delay = 1.362 ns ( 17.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.340 ns ( 82.32 % ) " "Info: Total interconnect delay = 6.340 ns ( 82.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.702 ns" { RX rs232in:inst|Selector1~0 rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.702 ns" { RX {} RX~combout {} rs232in:inst|Selector1~0 {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 6.340ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 63 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.537 ns) 2.824 ns rs232in:inst\|state.WAIT_1P5B 3 REG LCFF_X90_Y18_N13 7 " "Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X90_Y18_N13; Fanout = 7; REG Node = 'rs232in:inst\|state.WAIT_1P5B'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.753 ns" { CLK~clkctrl rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.97 % ) " "Info: Total cell delay = 1.496 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 47.03 % ) " "Info: Total interconnect delay = 1.328 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.824 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.824 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.702 ns" { RX rs232in:inst|Selector1~0 rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.702 ns" { RX {} RX~combout {} rs232in:inst|Selector1~0 {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 6.340ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.824 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.824 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Tx rs232out:inst1\|state.W_ND 11.264 ns register " "Info: tco from clock \"CLK\" to destination pin \"Tx\" through register \"rs232out:inst1\|state.W_ND\" is 11.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.817 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 63 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.537 ns) 2.817 ns rs232out:inst1\|state.W_ND 3 REG LCFF_X93_Y17_N29 17 " "Info: 3: + IC(1.209 ns) + CELL(0.537 ns) = 2.817 ns; Loc. = LCFF_X93_Y17_N29; Fanout = 17; REG Node = 'rs232out:inst1\|state.W_ND'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.746 ns" { CLK~clkctrl rs232out:inst1|state.W_ND } "NODE_NAME" } } { "../vhdl/rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl/rs232out.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.11 % ) " "Info: Total cell delay = 1.496 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.817 ns" { CLK CLK~clkctrl rs232out:inst1|state.W_ND } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.817 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232out:inst1|state.W_ND {} } { 0.000ns 0.000ns 0.112ns 1.209ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vhdl/rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl/rs232out.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.197 ns + Longest register pin " "Info: + Longest register to pin delay is 8.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232out:inst1\|state.W_ND 1 REG LCFF_X93_Y17_N29 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y17_N29; Fanout = 17; REG Node = 'rs232out:inst1\|state.W_ND'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rs232out:inst1|state.W_ND } "NODE_NAME" } } { "../vhdl/rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl/rs232out.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.393 ns) 0.973 ns rs232out:inst1\|Tx~0 2 COMB LCCOMB_X94_Y17_N0 1 " "Info: 2: + IC(0.580 ns) + CELL(0.393 ns) = 0.973 ns; Loc. = LCCOMB_X94_Y17_N0; Fanout = 1; COMB Node = 'rs232out:inst1\|Tx~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.973 ns" { rs232out:inst1|state.W_ND rs232out:inst1|Tx~0 } "NODE_NAME" } } { "../vhdl/rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl/rs232out.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(2.788 ns) 8.197 ns Tx 3 PIN PIN_E21 0 " "Info: 3: + IC(4.436 ns) + CELL(2.788 ns) = 8.197 ns; Loc. = PIN_E21; Fanout = 0; PIN Node = 'Tx'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.224 ns" { rs232out:inst1|Tx~0 Tx } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 224 656 832 240 "Tx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.181 ns ( 38.81 % ) " "Info: Total cell delay = 3.181 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.016 ns ( 61.19 % ) " "Info: Total interconnect delay = 5.016 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.197 ns" { rs232out:inst1|state.W_ND rs232out:inst1|Tx~0 Tx } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.197 ns" { rs232out:inst1|state.W_ND {} rs232out:inst1|Tx~0 {} Tx {} } { 0.000ns 0.580ns 4.436ns } { 0.000ns 0.393ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.817 ns" { CLK CLK~clkctrl rs232out:inst1|state.W_ND } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.817 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232out:inst1|state.W_ND {} } { 0.000ns 0.000ns 0.112ns 1.209ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.197 ns" { rs232out:inst1|state.W_ND rs232out:inst1|Tx~0 Tx } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.197 ns" { rs232out:inst1|state.W_ND {} rs232out:inst1|Tx~0 {} Tx {} } { 0.000ns 0.580ns 4.436ns } { 0.000ns 0.393ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232in:inst\|R_sh\[7\] RX CLK -4.436 ns register " "Info: th for register \"rs232in:inst\|R_sh\[7\]\" (data pin = \"RX\", clock pin = \"CLK\") is -4.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.826 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 63 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 200 -16 152 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.537 ns) 2.826 ns rs232in:inst\|R_sh\[7\] 3 REG LCFF_X94_Y18_N19 3 " "Info: 3: + IC(1.218 ns) + CELL(0.537 ns) = 2.826 ns; Loc. = LCFF_X94_Y18_N19; Fanout = 3; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.755 ns" { CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.94 % ) " "Info: Total cell delay = 1.496 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.330 ns ( 47.06 % ) " "Info: Total interconnect delay = 1.330 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.826 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.218ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.528 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Rs232Test.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/Rs232Test.bdf" { { 256 24 192 272 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.322 ns) + CELL(0.366 ns) 7.528 ns rs232in:inst\|R_sh\[7\] 2 REG LCFF_X94_Y18_N19 3 " "Info: 2: + IC(6.322 ns) + CELL(0.366 ns) = 7.528 ns; Loc. = LCFF_X94_Y18_N19; Fanout = 3; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.688 ns" { RX rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/quartus/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 16.02 % ) " "Info: Total cell delay = 1.206 ns ( 16.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.322 ns ( 83.98 % ) " "Info: Total interconnect delay = 6.322 ns ( 83.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.528 ns" { RX rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.528 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 6.322ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.826 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.218ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.528 ns" { RX rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.528 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 6.322ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Info: Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 11:41:01 2011 " "Info: Processing ended: Wed May 25 11:41:01 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
