
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38+88 (git sha1 38f1b0b12, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `cpu_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../../source/ALU.v
Parsing Verilog input from `../../../../source/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../source/cpu.v
Parsing Verilog input from `../../../../source/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Warning: Replacing memory \AXYS with list of registers. See ../../../../source/cpu.v:546
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../cpu_wrapper_RT.v
Parsing Verilog input from `../../../cpu_wrapper_RT.v' to AST representation.
Generating RTLIL representation for module `\cpu_wrapper'.
Warning: wire '\IO_Req' is assigned in a block at ../../../cpu_wrapper_RT.v:101.13-101.23.
Warning: wire '\IO_Req' is assigned in a block at ../../../cpu_wrapper_RT.v:103.13-103.23.
Warning: wire '\DI' is assigned in a block at ../../../cpu_wrapper_RT.v:106.13-106.22.
Warning: wire '\DI' is assigned in a block at ../../../cpu_wrapper_RT.v:108.13-108.22.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU

4.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU
Removed 0 unused modules.

5. Executing SYNTH_XILINX pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU

5.3.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1665 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1662 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1647 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1644 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1629 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1625 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1607 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1603 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:389$539 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:111$531 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:97$523 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:35$520 in module cpu_wrapper.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:0$252 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:0$252 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1309$247 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1303$246 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:1288$241 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1288$241 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1282$240 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1255$227 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1241$224 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1213$221 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1201$218 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1190$215 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1177$212 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1165$209 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1154$204 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1143$199 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1131$196 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1121$193 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1108$190 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1095$187 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1081$184 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1056$181 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1034$178 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1013$175 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1007$173 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:900$160 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:889$157 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:875$147 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:853$142 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:839$139 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:823$134 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:804$125 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:790$117 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:768$108 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:731$97 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:698$96 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:656$93 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:646$92 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:636$86 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:608$84 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:559$80 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:543$68 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:527$67 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:527$67 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:513$66 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:513$66 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:500$64 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:482$61 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:454$60 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:433$55 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:417$44 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:365$43 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:349$41 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:323$36 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:296$30 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU.v:101$21 in module ALU.
Removed 1 dead cases from process $proc$../../../../source/ALU.v:71$9 in module ALU.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU.v:71$9 in module ALU.
Removed 1 dead cases from process $proc$../../../../source/ALU.v:56$5 in module ALU.
Marked 2 switch rules as full_case in process $proc$../../../../source/ALU.v:56$5 in module ALU.
Removed a total of 6 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 355 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2103'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2096'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2089'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2086'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2079'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2052'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2051'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2050'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2049'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1952'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1951'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1950'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1949'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1831'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1794'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1758'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1740'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1668'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1632'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606'.
  Set init value: \Q = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:1301$262'.
  Set init value: \NMI_1 = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:72$261'.
  Set init value: \NMI_edge = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:55$260'.
  Set init value: \N = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:54$259'.
  Set init value: \V = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:53$258'.
  Set init value: \D = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:52$257'.
  Set init value: \I = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:51$256'.
  Set init value: \Z = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:50$255'.
  Set init value: \C = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1665'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1662'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1647'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1644'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1309$247'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1303$246'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1282$240'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1255$227'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1241$224'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1213$221'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1201$218'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1190$215'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1177$212'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1165$209'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1154$204'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1143$199'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1131$196'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1121$193'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1108$190'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1095$187'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1081$184'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1056$181'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1034$178'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1013$175'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1007$173'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:900$160'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:889$157'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:875$147'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:853$142'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:839$139'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:823$134'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:804$125'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:790$117'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:768$108'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:646$92'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:543$68'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:500$64'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:417$44'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:349$41'.
Found async reset \reset in `\ALU.$proc$../../../../source/ALU.v:101$21'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~137 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2103'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2102'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2096'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2095'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2089'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2088'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2086'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2085'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2079'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2078'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2052'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2051'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2050'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2049'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
     1/8: $1$lookahead\mem_d$1973[63:0]$1990
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1964[5:0]$1986
     3/8: $1$lookahead\mem_c$1972[63:0]$1989
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1963[5:0]$1985
     5/8: $1$lookahead\mem_b$1971[63:0]$1988
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1962[5:0]$1984
     7/8: $1$lookahead\mem_a$1970[63:0]$1987
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1961[5:0]$1983
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1952'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1951'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1950'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1949'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
     1/8: $1$lookahead\mem_d$1853[63:0]$1870
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1836[31:0]$1866
     3/8: $1$lookahead\mem_c$1852[63:0]$1869
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1835[31:0]$1865
     5/8: $1$lookahead\mem_b$1851[63:0]$1868
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1834[31:0]$1864
     7/8: $1$lookahead\mem_a$1850[63:0]$1867
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1833[31:0]$1863
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1831'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801'.
     1/2: $1$lookahead\mem$1800[127:0]$1805
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1796[6:0]$1804
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1794'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764'.
     1/2: $1$lookahead\mem$1763[63:0]$1768
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1759[5:0]$1767
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1758'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746'.
     1/2: $1$lookahead\mem$1745[31:0]$1750
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1741[4:0]$1749
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1740'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716'.
     1/2: $1$lookahead\mem$1715[31:0]$1720
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1711[4:0]$1719
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1668'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1665'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1662'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1647'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1644'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1632'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1629'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1625'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1607'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
     1/4: $1$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$545
     2/4: $1$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_DATA[7:0]$544
     3/4: $1$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_ADDR[15:0]$543
     4/4: $0\DI_M[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:111$531'.
     1/1: $0\IO_Sel[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:97$523'.
     1/2: $1\DI[7:0]
     2/2: $1\IO_Req[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:70$521'.
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
     1/12: $0\DI_P[7:0]
     2/12: $0\vectOut_3[0:0]
     3/12: $0\vectOut_2[7:0]
     4/12: $0\vectOut_1[7:0]
     5/12: $0\vectOut_0[7:0]
     6/12: $0\stimIn_0[7:0]
     7/12: $0\stimIn_1[7:0]
     8/12: $0\Data_Out[7:0]
     9/12: $0\NMI[0:0]
    10/12: $0\IRQ[0:0]
    11/12: $0\RDY[0:0]
    12/12: $0\reset[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1301$262'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:72$261'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:55$260'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:54$259'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:53$258'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:52$257'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:51$256'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:50$255'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:0$252'.
     1/1: $1$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$28_DATA[7:0]$254
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1309$247'.
     1/1: $0\NMI_edge[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1303$246'.
     1/1: $0\NMI_1[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1288$241'.
     1/1: $1\cond_true[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1282$240'.
     1/1: $0\cond_code[2:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
     1/10: $0\brk[0:0]
     2/10: $0\clv[0:0]
     3/10: $0\sei[0:0]
     4/10: $0\cli[0:0]
     5/10: $0\sed[0:0]
     6/10: $0\cld[0:0]
     7/10: $0\sec[0:0]
     8/10: $0\clc[0:0]
     9/10: $0\php[0:0]
    10/10: $0\plp[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1241$224'.
     1/1: $0\bit_ins[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1213$221'.
     1/1: $0\op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1201$218'.
     1/1: $0\rotate[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1190$215'.
     1/1: $0\shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1177$212'.
     1/1: $0\compare[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1165$209'.
     1/1: $0\shift[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1154$204'.
     1/1: $0\adc_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1143$199'.
     1/1: $0\adc_sbc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1131$196'.
     1/1: $0\inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1121$193'.
     1/1: $0\load_only[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1108$190'.
     1/1: $0\write_back[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1095$187'.
     1/1: $0\store[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1081$184'.
     1/1: $0\index_y[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1056$181'.
     1/1: $0\src_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1034$178'.
     1/1: $0\dst_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1013$175'.
     1/1: $0\load_reg[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1007$173'.
     1/1: $0\res[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:900$160'.
     1/1: $0\state[5:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:889$157'.
     1/1: $0\DIHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:875$147'.
     1/2: $0\IRHOLD_valid[0:0]
     2/2: $0\IRHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:853$142'.
     1/1: $0\V[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:839$139'.
     1/1: $0\D[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:823$134'.
     1/1: $0\I[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:804$125'.
     1/1: $0\N[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:790$117'.
     1/1: $0\Z[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:768$108'.
     1/1: $0\C[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:731$97'.
     1/1: $1\CI[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:698$96'.
     1/1: $1\BI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:656$93'.
     1/1: $1\AI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:646$92'.
     1/1: $0\backwards[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:636$86'.
     1/1: $1\alu_shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:608$84'.
     1/1: $1\alu_op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:559$80'.
     1/1: $1\regsel[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:543$68'.
     1/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$29_ADDR[1:0]$74
     2/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$29_DATA[7:0]$75
     3/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$29_DATA[7:0]$72
     4/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$29_ADDR[1:0]$71
     5/8: $0\AXYS[3][7:0]
     6/8: $0\AXYS[2][7:0]
     7/8: $0\AXYS[1][7:0]
     8/8: $0\AXYS[0][7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:527$67'.
     1/1: $1\ADJH[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:513$66'.
     1/1: $1\ADJL[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:500$64'.
     1/1: $0\adj_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:482$61'.
     1/1: $1\write_register[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:454$60'.
     1/1: $1\WE[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:433$55'.
     1/1: $1\DO[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:417$44'.
     1/2: $0\ABH[7:0]
     2/2: $0\ABL[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:365$43'.
     1/1: $1\AB[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:349$41'.
     1/1: $0\PC[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:323$36'.
     1/2: $2\PC_inc[0:0]
     2/2: $1\PC_inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:296$30'.
     1/2: $2\PC_temp[15:0]
     2/2: $1\PC_temp[15:0]
Creating decoders for process `\ALU.$proc$../../../../source/ALU.v:101$21'.
     1/6: $0\BI7[0:0]
     2/6: $0\AI7[0:0]
     3/6: $0\HC[0:0]
     4/6: $0\OUT[7:0]
     5/6: $0\N[0:0]
     6/6: $0\CO[0:0]
Creating decoders for process `\ALU.$proc$../../../../source/ALU.v:93$16'.
Creating decoders for process `\ALU.$proc$../../../../source/ALU.v:71$9'.
     1/1: $1\temp_BI[7:0]
Creating decoders for process `\ALU.$proc$../../../../source/ALU.v:56$5'.
     1/2: $2\temp_logic[8:0]
     2/2: $1\temp_logic[8:0]

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:129$263_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:130$264_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:131$265_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:132$266_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:133$267_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:134$268_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:135$269_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:136$270_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:137$271_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:138$272_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:139$273_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:140$274_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:141$275_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:142$276_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:143$277_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:144$278_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:145$279_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:146$280_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:147$281_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:148$282_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:149$283_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:150$284_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:151$285_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:152$286_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:153$287_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:154$288_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:155$289_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:156$290_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:157$291_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:158$292_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:159$293_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:160$294_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:161$295_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:162$296_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:163$297_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:164$298_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:165$299_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:166$300_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:167$301_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:168$302_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:169$303_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:170$304_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:171$305_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:172$306_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:173$307_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:174$308_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:175$309_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:176$310_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:177$311_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:178$312_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:179$313_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:180$314_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:181$315_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:182$316_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:183$317_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:184$318_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:185$319_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:186$320_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:187$321_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:188$322_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:189$323_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:190$324_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:191$325_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:192$326_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:193$327_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:194$328_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:195$329_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:196$330_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:197$331_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:198$332_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:199$333_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:200$334_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:201$335_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:202$336_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:203$337_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:204$338_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:205$339_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:206$340_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:207$341_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:208$342_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:209$343_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:210$344_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:211$345_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:212$346_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:213$347_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:214$348_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:215$349_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:216$350_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:217$351_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:218$352_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:219$353_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:220$354_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:221$355_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:222$356_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:223$357_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:224$358_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:225$359_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:226$360_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:227$361_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:228$362_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:229$363_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:230$364_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:231$365_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:232$366_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:233$367_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:234$368_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:235$369_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:236$370_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:237$371_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:238$372_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:239$373_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:240$374_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:241$375_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:242$376_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:243$377_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:244$378_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:245$379_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:246$380_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:247$381_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:248$382_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:249$383_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:250$384_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:251$385_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:252$386_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:253$387_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:254$388_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:255$389_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:256$390_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:257$391_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:258$392_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:259$393_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:260$394_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:261$395_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:262$396_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:263$397_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:264$398_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:265$399_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:266$400_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:267$401_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:268$402_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:269$403_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:270$404_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:271$405_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:272$406_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:273$407_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:274$408_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:275$409_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:276$410_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:277$411_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:278$412_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:279$413_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:280$414_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:281$415_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:282$416_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:283$417_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:284$418_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:285$419_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:286$420_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:287$421_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:288$422_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:289$423_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:290$424_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:291$425_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:292$426_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:293$427_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:294$428_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:295$429_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:296$430_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:297$431_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:298$432_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:299$433_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:300$434_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:301$435_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:302$436_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:303$437_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:304$438_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:305$439_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:306$440_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:307$441_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:308$442_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:309$443_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:310$444_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:311$445_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:312$446_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:313$447_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:314$448_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:315$449_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:316$450_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:317$451_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:318$452_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:319$453_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:320$454_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:321$455_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:322$456_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:323$457_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:324$458_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:325$459_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:326$460_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:327$461_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:328$462_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:329$463_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:330$464_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:331$465_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:332$466_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:333$467_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:334$468_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:335$469_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:336$470_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:337$471_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:338$472_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:339$473_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:340$474_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:341$475_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:342$476_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:343$477_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:344$478_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:345$479_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:346$480_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:347$481_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:348$482_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:349$483_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:350$484_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:351$485_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:352$486_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:353$487_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:354$488_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:355$489_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:356$490_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:357$491_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:358$492_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:359$493_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:360$494_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:361$495_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:362$496_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:363$497_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:364$498_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:365$499_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:366$500_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:367$501_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:368$502_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:369$503_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:370$504_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:371$505_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:372$506_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:373$507_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:374$508_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:375$509_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:376$510_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:377$511_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:378$512_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:379$513_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:380$514_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:381$515_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:382$516_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:383$517_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:384$518_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
No latch inferred for signal `\cpu_wrapper.\DI' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:97$523'.
No latch inferred for signal `\cpu_wrapper.\IO_Req' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:97$523'.
No latch inferred for signal `\cpu.$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$28_DATA' from process `\cpu.$proc$../../../../source/cpu.v:0$252'.
No latch inferred for signal `\cpu.\cond_true' from process `\cpu.$proc$../../../../source/cpu.v:1288$241'.
No latch inferred for signal `\cpu.\CI' from process `\cpu.$proc$../../../../source/cpu.v:731$97'.
No latch inferred for signal `\cpu.\BI' from process `\cpu.$proc$../../../../source/cpu.v:698$96'.
No latch inferred for signal `\cpu.\AI' from process `\cpu.$proc$../../../../source/cpu.v:656$93'.
No latch inferred for signal `\cpu.\alu_shift_right' from process `\cpu.$proc$../../../../source/cpu.v:636$86'.
No latch inferred for signal `\cpu.\alu_op' from process `\cpu.$proc$../../../../source/cpu.v:608$84'.
No latch inferred for signal `\cpu.\regsel' from process `\cpu.$proc$../../../../source/cpu.v:559$80'.
No latch inferred for signal `\cpu.\ADJH' from process `\cpu.$proc$../../../../source/cpu.v:527$67'.
No latch inferred for signal `\cpu.\ADJL' from process `\cpu.$proc$../../../../source/cpu.v:513$66'.
No latch inferred for signal `\cpu.\write_register' from process `\cpu.$proc$../../../../source/cpu.v:482$61'.
No latch inferred for signal `\cpu.\WE' from process `\cpu.$proc$../../../../source/cpu.v:454$60'.
No latch inferred for signal `\cpu.\DO' from process `\cpu.$proc$../../../../source/cpu.v:433$55'.
No latch inferred for signal `\cpu.\AB' from process `\cpu.$proc$../../../../source/cpu.v:365$43'.
No latch inferred for signal `\cpu.\PC_inc' from process `\cpu.$proc$../../../../source/cpu.v:323$36'.
No latch inferred for signal `\cpu.\PC_temp' from process `\cpu.$proc$../../../../source/cpu.v:296$30'.
No latch inferred for signal `\ALU.\temp_l' from process `\ALU.$proc$../../../../source/ALU.v:93$16'.
No latch inferred for signal `\ALU.\temp_h' from process `\ALU.$proc$../../../../source/ALU.v:93$16'.
No latch inferred for signal `\ALU.\temp_BI' from process `\ALU.$proc$../../../../source/ALU.v:71$9'.
No latch inferred for signal `\ALU.\temp_logic' from process `\ALU.$proc$../../../../source/ALU.v:56$5'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2102'.
  created $dff cell `$procdff$2831' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2095'.
  created $dff cell `$procdff$2832' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2088'.
  created $dff cell `$procdff$2833' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2085'.
  created $dff cell `$procdff$2834' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2078'.
  created $dff cell `$procdff$2835' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2836' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2837' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2838' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2839' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1961' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2840' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1962' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2841' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1963' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2842' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1964' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2843' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1970' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2844' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1971' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2845' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1972' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2846' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1973' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
  created $dff cell `$procdff$2847' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2848' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2849' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2850' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2851' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1833' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2852' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1834' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2853' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1835' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2854' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1836' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2855' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$1850' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2856' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$1851' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2857' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$1852' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2858' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$1853' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
  created $dff cell `$procdff$2859' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801'.
  created $dff cell `$procdff$2860' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1796' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801'.
  created $dff cell `$procdff$2861' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$1800' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801'.
  created $dff cell `$procdff$2862' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764'.
  created $dff cell `$procdff$2863' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1759' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764'.
  created $dff cell `$procdff$2864' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$1763' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764'.
  created $dff cell `$procdff$2865' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746'.
  created $dff cell `$procdff$2866' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1741' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746'.
  created $dff cell `$procdff$2867' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$1745' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746'.
  created $dff cell `$procdff$2868' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716'.
  created $dff cell `$procdff$2869' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1711' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716'.
  created $dff cell `$procdff$2870' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$1715' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716'.
  created $dff cell `$procdff$2871' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1665'.
  created $adff cell `$procdff$2872' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1662'.
  created $adff cell `$procdff$2873' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1647'.
  created $adff cell `$procdff$2874' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1644'.
  created $adff cell `$procdff$2875' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1629'.
  created $dff cell `$procdff$2876' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1625'.
  created $dff cell `$procdff$2877' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1607'.
  created $dff cell `$procdff$2878' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1603'.
  created $dff cell `$procdff$2879' with positive edge clock.
Creating register for signal `\cpu_wrapper.\DI_M' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
  created $dff cell `$procdff$2880' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
  created $dff cell `$procdff$2881' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
  created $dff cell `$procdff$2882' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
  created $dff cell `$procdff$2883' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IO_Sel' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:111$531'.
  created $dff cell `$procdff$2884' with positive edge clock.
Creating register for signal `\cpu_wrapper.\counter' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:70$521'.
  created $dff cell `$procdff$2885' with positive edge clock.
Creating register for signal `\cpu_wrapper.\reset' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2886' with positive edge clock.
Creating register for signal `\cpu_wrapper.\RDY' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2887' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IRQ' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2888' with positive edge clock.
Creating register for signal `\cpu_wrapper.\NMI' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2889' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Data_Out' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2890' with positive edge clock.
Creating register for signal `\cpu_wrapper.\stimIn_1' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2891' with positive edge clock.
Creating register for signal `\cpu_wrapper.\stimIn_0' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2892' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut_0' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2893' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut_1' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2894' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut_2' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2895' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut_3 [0]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2896' with positive edge clock.
Creating register for signal `\cpu_wrapper.\DI_P' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
  created $dff cell `$procdff$2897' with positive edge clock.
Creating register for signal `\cpu.\NMI_edge' using process `\cpu.$proc$../../../../source/cpu.v:1309$247'.
  created $adff cell `$procdff$2898' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_1' using process `\cpu.$proc$../../../../source/cpu.v:1303$246'.
  created $adff cell `$procdff$2899' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cond_code' using process `\cpu.$proc$../../../../source/cpu.v:1282$240'.
  created $adff cell `$procdff$2900' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\plp' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2901' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\php' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2902' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clc' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2903' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sec' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2904' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cld' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2905' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sed' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2906' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cli' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2907' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sei' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2908' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clv' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2909' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\brk' using process `\cpu.$proc$../../../../source/cpu.v:1255$227'.
  created $adff cell `$procdff$2910' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\bit_ins' using process `\cpu.$proc$../../../../source/cpu.v:1241$224'.
  created $adff cell `$procdff$2911' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\op' using process `\cpu.$proc$../../../../source/cpu.v:1213$221'.
  created $adff cell `$procdff$2912' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\rotate' using process `\cpu.$proc$../../../../source/cpu.v:1201$218'.
  created $adff cell `$procdff$2913' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift_right' using process `\cpu.$proc$../../../../source/cpu.v:1190$215'.
  created $adff cell `$procdff$2914' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\compare' using process `\cpu.$proc$../../../../source/cpu.v:1177$212'.
  created $adff cell `$procdff$2915' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift' using process `\cpu.$proc$../../../../source/cpu.v:1165$209'.
  created $adff cell `$procdff$2916' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_bcd' using process `\cpu.$proc$../../../../source/cpu.v:1154$204'.
  created $adff cell `$procdff$2917' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_sbc' using process `\cpu.$proc$../../../../source/cpu.v:1143$199'.
  created $adff cell `$procdff$2918' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\inc' using process `\cpu.$proc$../../../../source/cpu.v:1131$196'.
  created $adff cell `$procdff$2919' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_only' using process `\cpu.$proc$../../../../source/cpu.v:1121$193'.
  created $adff cell `$procdff$2920' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\write_back' using process `\cpu.$proc$../../../../source/cpu.v:1108$190'.
  created $adff cell `$procdff$2921' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\store' using process `\cpu.$proc$../../../../source/cpu.v:1095$187'.
  created $adff cell `$procdff$2922' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\index_y' using process `\cpu.$proc$../../../../source/cpu.v:1081$184'.
  created $adff cell `$procdff$2923' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\src_reg' using process `\cpu.$proc$../../../../source/cpu.v:1056$181'.
  created $adff cell `$procdff$2924' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\dst_reg' using process `\cpu.$proc$../../../../source/cpu.v:1034$178'.
  created $adff cell `$procdff$2925' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_reg' using process `\cpu.$proc$../../../../source/cpu.v:1013$175'.
  created $adff cell `$procdff$2926' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\res' using process `\cpu.$proc$../../../../source/cpu.v:1007$173'.
  created $adff cell `$procdff$2927' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\state' using process `\cpu.$proc$../../../../source/cpu.v:900$160'.
  created $adff cell `$procdff$2928' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\DIHOLD' using process `\cpu.$proc$../../../../source/cpu.v:889$157'.
  created $adff cell `$procdff$2929' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\IRHOLD' using process `\cpu.$proc$../../../../source/cpu.v:875$147'.
  created $dff cell `$procdff$2932' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD_valid' using process `\cpu.$proc$../../../../source/cpu.v:875$147'.
  created $adff cell `$procdff$2933' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\V' using process `\cpu.$proc$../../../../source/cpu.v:853$142'.
  created $adff cell `$procdff$2934' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\D' using process `\cpu.$proc$../../../../source/cpu.v:839$139'.
  created $adff cell `$procdff$2935' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\I' using process `\cpu.$proc$../../../../source/cpu.v:823$134'.
  created $adff cell `$procdff$2936' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\N' using process `\cpu.$proc$../../../../source/cpu.v:804$125'.
  created $adff cell `$procdff$2937' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\Z' using process `\cpu.$proc$../../../../source/cpu.v:790$117'.
  created $adff cell `$procdff$2938' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\C' using process `\cpu.$proc$../../../../source/cpu.v:768$108'.
  created $adff cell `$procdff$2939' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\backwards' using process `\cpu.$proc$../../../../source/cpu.v:646$92'.
  created $adff cell `$procdff$2940' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[0]' using process `\cpu.$proc$../../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2941' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[1]' using process `\cpu.$proc$../../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2942' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[2]' using process `\cpu.$proc$../../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2943' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[3]' using process `\cpu.$proc$../../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2944' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$29_ADDR' using process `\cpu.$proc$../../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2945' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$29_DATA' using process `\cpu.$proc$../../../../source/cpu.v:543$68'.
  created $adff cell `$procdff$2946' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adj_bcd' using process `\cpu.$proc$../../../../source/cpu.v:500$64'.
  created $adff cell `$procdff$2947' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABL' using process `\cpu.$proc$../../../../source/cpu.v:417$44'.
  created $adff cell `$procdff$2948' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABH' using process `\cpu.$proc$../../../../source/cpu.v:417$44'.
  created $adff cell `$procdff$2949' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\PC' using process `\cpu.$proc$../../../../source/cpu.v:349$41'.
  created $adff cell `$procdff$2950' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\CO' using process `\ALU.$proc$../../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2951' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\N' using process `\ALU.$proc$../../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2952' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\OUT' using process `\ALU.$proc$../../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2953' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\HC' using process `\ALU.$proc$../../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2954' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\AI7' using process `\ALU.$proc$../../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2955' with positive edge clock and positive level reset.
Creating register for signal `\ALU.\BI7' using process `\ALU.$proc$../../../../source/ALU.v:101$21'.
  created $adff cell `$procdff$2956' with positive edge clock and positive level reset.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2103'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2102'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2102'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2096'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2095'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2095'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2089'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2088'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2086'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2085'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2085'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2079'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2078'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2052'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2051'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2050'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2049'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1974'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1952'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1951'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1950'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1949'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1854'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1831'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1801'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1794'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1764'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1758'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1746'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1740'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1716'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1668'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1665'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1665'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1662'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1662'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1647'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1647'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1644'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1644'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1632'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1629'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1629'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1625'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1625'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1607'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1607'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1603'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1603'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$803'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:389$539'.
Found and cleaned up 2 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:111$531'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:111$531'.
Found and cleaned up 2 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:97$523'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:97$523'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:70$521'.
Found and cleaned up 4 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:35$520'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1301$262'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:72$261'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:55$260'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:54$259'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:53$258'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:52$257'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:51$256'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:50$255'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:0$252'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:0$252'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1309$247'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1309$247'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1303$246'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1288$241'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1288$241'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1282$240'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1282$240'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1255$227'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1255$227'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1241$224'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1241$224'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1213$221'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1213$221'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1201$218'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1201$218'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1190$215'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1190$215'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1177$212'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1177$212'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1165$209'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1165$209'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1154$204'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1154$204'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1143$199'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1143$199'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1131$196'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1131$196'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1121$193'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1121$193'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1108$190'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1108$190'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1095$187'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1095$187'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1081$184'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1081$184'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1056$181'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1056$181'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1034$178'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1034$178'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1013$175'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1013$175'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1007$173'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1007$173'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:900$160'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:900$160'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:889$157'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:889$157'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:875$147'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:875$147'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:853$142'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:853$142'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:839$139'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:839$139'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:823$134'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:823$134'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:804$125'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:804$125'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:790$117'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:790$117'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:768$108'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:768$108'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:731$97'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:731$97'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:698$96'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:698$96'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:656$93'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:656$93'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:646$92'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:646$92'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:636$86'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:636$86'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:608$84'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:608$84'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:559$80'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:559$80'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:543$68'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:543$68'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:527$67'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:527$67'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:513$66'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:513$66'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:500$64'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:482$61'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:482$61'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:454$60'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:454$60'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:433$55'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:433$55'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:417$44'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:417$44'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:365$43'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:365$43'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:349$41'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:349$41'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:323$36'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:323$36'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:296$30'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:296$30'.
Found and cleaned up 1 empty switch in `\ALU.$proc$../../../../source/ALU.v:101$21'.
Removing empty process `ALU.$proc$../../../../source/ALU.v:101$21'.
Removing empty process `ALU.$proc$../../../../source/ALU.v:93$16'.
Found and cleaned up 1 empty switch in `\ALU.$proc$../../../../source/ALU.v:71$9'.
Removing empty process `ALU.$proc$../../../../source/ALU.v:71$9'.
Found and cleaned up 2 empty switches in `\ALU.$proc$../../../../source/ALU.v:56$5'.
Removing empty process `ALU.$proc$../../../../source/ALU.v:56$5'.
Cleaned up 137 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~2 debug messages>
Optimizing module cpu.
<suppressed ~11 debug messages>
Optimizing module ALU.
<suppressed ~2 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module cpu.
Deleting now unused module ALU.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 11 unused cells and 816 unused wires.
<suppressed ~19 debug messages>

5.10. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Warning: Wire cpu_wrapper.\vectOut_3 [7] is used but has no driver.
Warning: Wire cpu_wrapper.\vectOut_3 [6] is used but has no driver.
Warning: Wire cpu_wrapper.\vectOut_3 [5] is used but has no driver.
Warning: Wire cpu_wrapper.\vectOut_3 [4] is used but has no driver.
Warning: Wire cpu_wrapper.\vectOut_3 [3] is used but has no driver.
Warning: Wire cpu_wrapper.\vectOut_3 [2] is used but has no driver.
Warning: Wire cpu_wrapper.\vectOut_3 [1] is used but has no driver.
Found and reported 7 problems.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~822 debug messages>
Removed a total of 274 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2782.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2797.
Removed 2 multiplexer ports.
<suppressed ~93 debug messages>

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2484: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$procmux$2533_CMP $flatten\u_cpu.$procmux$2532_CMP $flatten\u_cpu.$procmux$2531_CMP $flatten\u_cpu.$procmux$2530_CMP $flatten\u_cpu.$procmux$2529_CMP $flatten\u_cpu.$procmux$2528_CMP $flatten\u_cpu.$procmux$2527_CMP $flatten\u_cpu.$procmux$2526_CMP $flatten\u_cpu.$procmux$2525_CMP $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2523_CMP $flatten\u_cpu.$procmux$2521_CMP $flatten\u_cpu.$procmux$2520_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2504_CMP $flatten\u_cpu.$procmux$2503_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2497_CMP $auto$opt_reduce.cc:134:opt_pmux$2965 $flatten\u_cpu.$procmux$2495_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2492_CMP $auto$opt_reduce.cc:134:opt_pmux$2963 $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2486_CMP $auto$opt_reduce.cc:134:opt_pmux$2961 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2534: { $flatten\u_cpu.$procmux$2558_CMP $flatten\u_cpu.$procmux$2557_CMP $flatten\u_cpu.$procmux$2555_CMP $flatten\u_cpu.$procmux$2554_CMP $flatten\u_cpu.$procmux$2553_CMP $flatten\u_cpu.$procmux$2552_CMP $flatten\u_cpu.$procmux$2473_CMP [0] $flatten\u_cpu.$procmux$2550_CMP $flatten\u_cpu.$procmux$2545_CMP $flatten\u_cpu.$procmux$2544_CMP $auto$opt_reduce.cc:134:opt_pmux$2973 $auto$opt_reduce.cc:134:opt_pmux$2971 $flatten\u_cpu.$procmux$2540_CMP $flatten\u_cpu.$procmux$2460_CMP [0] $flatten\u_cpu.$procmux$2538_CMP $auto$opt_reduce.cc:134:opt_pmux$2969 $auto$opt_reduce.cc:134:opt_pmux$2967 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2672: { $flatten\u_cpu.$procmux$2495_CMP $auto$opt_reduce.cc:134:opt_pmux$2975 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2690: { $flatten\u_cpu.$procmux$2494_CMP $auto$opt_reduce.cc:134:opt_pmux$2977 $flatten\u_cpu.$procmux$2673_CTRL $flatten\u_cpu.$procmux$2691_CTRL }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2733: { $flatten\u_cpu.$procmux$2737_CMP $auto$opt_reduce.cc:134:opt_pmux$2979 $flatten\u_cpu.$procmux$2734_CMP }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2739: { $flatten\u_cpu.$procmux$2743_CMP $auto$opt_reduce.cc:134:opt_pmux$2981 $flatten\u_cpu.$procmux$2740_CMP }
    Consolidated identical input bits for $mux cell $procmux$2263:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542
      New ports: A=1'0, B=1'1, Y=$0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0]
      New connections: $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [7:1] = { $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:392$519_EN[7:0]$542 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2974: { $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$88_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$procmux$2486_CMP $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2503_CMP $flatten\u_cpu.$procmux$2504_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2512_CMP $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2529_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2976: { $flatten\u_cpu.$eq$../../../../source/cpu.v:595$82_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$88_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 9 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

5.11.6. Executing OPT_DFF pass (perform DFF optimizations).

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 151 unused wires.
<suppressed ~3 debug messages>

5.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2484: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$procmux$2532_CMP $flatten\u_cpu.$procmux$2530_CMP $flatten\u_cpu.$procmux$2528_CMP $flatten\u_cpu.$procmux$2527_CMP $auto$opt_reduce.cc:134:opt_pmux$2983 $flatten\u_cpu.$procmux$2525_CMP $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2523_CMP $flatten\u_cpu.$procmux$2521_CMP $flatten\u_cpu.$procmux$2520_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2504_CMP $flatten\u_cpu.$procmux$2503_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2497_CMP $auto$opt_reduce.cc:134:opt_pmux$2965 $flatten\u_cpu.$procmux$2495_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2492_CMP $auto$opt_reduce.cc:134:opt_pmux$2963 $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2486_CMP $auto$opt_reduce.cc:134:opt_pmux$2961 }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 1 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.13. Executing OPT_DFF pass (perform DFF optimizations).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.16. Rerunning OPT passes. (Maybe there is more to do..)

5.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

5.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.20. Executing OPT_DFF pass (perform DFF optimizations).

5.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.23. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cpu_wrapper.u_cpu.dst_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cpu_wrapper.u_cpu.src_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register cpu_wrapper.u_cpu.state.

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_cpu.state' from module `\cpu_wrapper'.
  found $adff cell for state register: $flatten\u_cpu.$procdff$2928
  root of input selection tree: $flatten\u_cpu.$0\state[5:0]
  found reset state: 6'001000 (from async reset)
  found ctrl input: \RDY
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2961
  found ctrl input: $flatten\u_cpu.$procmux$2486_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2487_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y
  found ctrl input: $flatten\u_cpu.$procmux$2490_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2963
  found ctrl input: $flatten\u_cpu.$procmux$2492_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2494_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2495_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2965
  found ctrl input: $flatten\u_cpu.$procmux$2497_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2498_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2499_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2501_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y
  found ctrl input: $flatten\u_cpu.$procmux$2503_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2504_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2506_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2507_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y
  found ctrl input: $flatten\u_cpu.$procmux$2510_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y
  found ctrl input: $flatten\u_cpu.$procmux$2519_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2520_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2521_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2523_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2524_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2525_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2983
  found ctrl input: $flatten\u_cpu.$procmux$2527_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2528_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2530_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2532_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y
  found state code: 6'010110
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found state code: 6'011001
  found state code: 6'001100
  found state code: 6'010111
  found ctrl input: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$171_Y
  found state code: 6'000111
  found ctrl input: \u_cpu.cond_true
  found state code: 6'000110
  found state code: 6'001101
  found state code: 6'101101
  found state code: 6'101100
  found state code: 6'101011
  found state code: 6'101001
  found state code: 6'101000
  found state code: 6'100111
  found state code: 6'100110
  found state code: 6'011101
  found state code: 6'011100
  found state code: 6'011011
  found state code: 6'100000
  found state code: 6'011111
  found state code: 6'100010
  found state code: 6'101110
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$164_Y
  found state code: 6'010101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found ctrl input: \u_cpu.write_back
  found state code: 6'100011
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$165_Y
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'110001
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2967
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2969
  found ctrl input: $flatten\u_cpu.$procmux$2538_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2460_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$2540_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2971
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2973
  found ctrl input: $flatten\u_cpu.$procmux$2544_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2545_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2550_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2473_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$2552_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2553_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2554_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2555_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2557_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2558_CMP
  found state code: 6'100100
  found state code: 6'000010
  found state code: 6'110000
  found state code: 6'010010
  found state code: 6'000101
  found state code: 6'000000
  found state code: 6'101111
  found state code: 6'001110
  found state code: 6'011110
  found state code: 6'100001
  found state code: 6'011000
  found state code: 6'101010
  found state code: 6'100101
  found state code: 6'011010
  found ctrl output: $flatten\u_cpu.$procmux$2533_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2532_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2531_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2530_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2529_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2528_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2527_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2526_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2525_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2524_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2523_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2522_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2521_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2520_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2519_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2518_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2512_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2510_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2509_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2507_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2506_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2505_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2504_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2503_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2501_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2500_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2499_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2498_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2497_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2496_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2495_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2494_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2493_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2492_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2491_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2490_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2489_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2487_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2486_CMP
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$248_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$109_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$88_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$82_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$53_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$51_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$49_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$46_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$45_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$2969 $auto$opt_reduce.cc:134:opt_pmux$2965 $auto$opt_reduce.cc:134:opt_pmux$2963 $auto$opt_reduce.cc:134:opt_pmux$2967 $auto$opt_reduce.cc:134:opt_pmux$2961 \u_cpu.write_back \u_cpu.cond_true $flatten\u_cpu.$or$../../../../source/cpu.v:943$164_Y $flatten\u_cpu.$or$../../../../source/cpu.v:943$165_Y $flatten\u_cpu.$xor$../../../../source/cpu.v:986$171_Y $flatten\u_cpu.$procmux$2460_CMP [0] $flatten\u_cpu.$procmux$2473_CMP [0] $flatten\u_cpu.$procmux$2538_CMP $flatten\u_cpu.$procmux$2540_CMP $flatten\u_cpu.$procmux$2544_CMP $flatten\u_cpu.$procmux$2545_CMP $flatten\u_cpu.$procmux$2550_CMP $flatten\u_cpu.$procmux$2552_CMP $flatten\u_cpu.$procmux$2553_CMP $flatten\u_cpu.$procmux$2554_CMP $flatten\u_cpu.$procmux$2555_CMP $flatten\u_cpu.$procmux$2557_CMP $flatten\u_cpu.$procmux$2558_CMP $auto$opt_reduce.cc:134:opt_pmux$2971 $auto$opt_reduce.cc:134:opt_pmux$2973 $auto$opt_reduce.cc:134:opt_pmux$2983 \RDY }
  ctrl outputs: { $flatten\u_cpu.$ne$../../../../source/cpu.v:423$45_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:423$46_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$49_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$51_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$53_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:595$82_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$88_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:771$109_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y $flatten\u_cpu.$0\state[5:0] $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$248_Y $flatten\u_cpu.$procmux$2486_CMP $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2491_CMP $flatten\u_cpu.$procmux$2492_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2494_CMP $flatten\u_cpu.$procmux$2495_CMP $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$procmux$2497_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2499_CMP $flatten\u_cpu.$procmux$2500_CMP $flatten\u_cpu.$procmux$2501_CMP $flatten\u_cpu.$procmux$2503_CMP $flatten\u_cpu.$procmux$2504_CMP $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2509_CMP $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$procmux$2512_CMP $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$procmux$2520_CMP $flatten\u_cpu.$procmux$2521_CMP $flatten\u_cpu.$procmux$2522_CMP $flatten\u_cpu.$procmux$2523_CMP $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2525_CMP $flatten\u_cpu.$procmux$2526_CMP $flatten\u_cpu.$procmux$2527_CMP $flatten\u_cpu.$procmux$2528_CMP $flatten\u_cpu.$procmux$2529_CMP $flatten\u_cpu.$procmux$2530_CMP $flatten\u_cpu.$procmux$2531_CMP $flatten\u_cpu.$procmux$2532_CMP $flatten\u_cpu.$procmux$2533_CMP }
  transition:   6'000000 27'--------------------------0 ->   6'000000 61'1111100000000000000000000000000000000000000000000000000001000
  transition:   6'000000 27'--------------------------1 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000001000
  transition:   6'100000 27'--------------------------0 ->   6'100000 61'1111000000000100000000000000000000000000001000000000000000000
  transition:   6'100000 27'-0-----------------------01 ->   6'001100 61'1111000000000001100000000000000000000000001000000000000000000
  transition:   6'010000 27'--------------------------0 ->   6'010000 61'1111100000000010000000000000000000000000000000000010000000000
  transition:   6'010000 27'--------------------------1 ->   6'010001 61'1111100000000010001000000000000000000000000000000010000000000
  transition:   6'110000 27'--------------------------0 ->   6'110000 61'1111100000000110000000000000000000000000000000000000000000010
  transition:   6'110000 27'--------------------------1 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000010
  transition:   6'001000 27'--------------------------0 ->   6'001000 61'1111100000000001000010000000000000000000000000000000000000000
  transition:   6'001000 27'--------------------------1 ->   6'001001 61'1111100000000001001010000000000000000000000000000000000000000
  transition:   6'101000 27'--------------------------0 ->   6'101000 61'1111100000000101000000000000000000001000000000000000000000000
  transition:   6'101000 27'--------------------------1 ->   6'101001 61'1111100000000101001000000000000000001000000000000000000000000
  transition:   6'011000 27'--------------------------0 ->   6'011000 61'1111100000000011000000000100000000000000000000000000000000000
  transition:   6'011000 27'--------------------------1 ->   6'011001 61'1111100000000011001000000100000000000000000000000000000000000
  transition:   6'000100 27'--------------------------0 ->   6'000100 61'1111100000000000100000000000000000000000000000000000010000000
  transition:   6'000100 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000010000000
  transition:   6'000100 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000010000000
  transition:   6'100100 27'--------------------------0 ->   6'100100 61'1111100100000100100000000000000000000000000000000000000000000
  transition:   6'100100 27'-0-----------------------01 ->   6'001100 61'1111100100000001100000000000000000000000000000000000000000000
  transition:   6'010100 27'--------------------------0 ->   6'010100 61'1111100000000010100000000000000000000000000000100000000000000
  transition:   6'010100 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000100000000000000
  transition:   6'010100 27'-------1------------------1 ->   6'010101 61'1111100000000010101000000000000000000000000000100000000000000
  transition:   6'001100 27'--------------------------0 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'0--0------000000000000000-1 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------------1---1 ->   6'001000 61'1111100000000001000100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------------1----1 ->   6'011010 61'1111100000000011010100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------------1-----1 ->   6'100101 61'1111100000000100101100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------------1------1 ->   6'010110 61'1111100000000010110100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------1-------1 ->   6'101010 61'1111100000000101010100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------1--------1 ->   6'011000 61'1111100000000011000100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------1--------------1 ->   6'100001 61'1111100000000100001100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------1---------1 ->   6'011110 61'1111100000000011110100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------1----------1 ->   6'001110 61'1111100000000001110100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------1-----------1 ->   6'101111 61'1111100000000101111100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------------1-1 ->   6'001101 61'1111100000000001101100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------------1--1 ->   6'000000 61'1111100000000000000100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------1------------1 ->   6'000101 61'1111100000000000101100000000000000000000000000000000000000000
  transition:   6'001100 27'----------1---------------1 ->   6'010010 61'1111100000000010010100000000000000000000000000000000000000000
  transition:   6'001100 27'------------1-------------1 ->   6'110000 61'1111100000000110000100000000000000000000000000000000000000000
  transition:   6'001100 27'1-------------------------1 ->   6'000010 61'1111100000000000010100000000000000000000000000000000000000000
  transition:   6'001100 27'---1----------------------1 ->   6'100100 61'1111100000000100100100000000000000000000000000000000000000000
  transition:   6'101100 27'--------------------------0 ->   6'101100 61'1111100000000101100000000000000010000000000000000000000000000
  transition:   6'101100 27'--------------------------1 ->   6'101101 61'1111100000000101101000000000000010000000000000000000000000000
  transition:   6'011100 27'--------------------------0 ->   6'011100 61'1111100000000011100000000000000000000000100000000000000000000
  transition:   6'011100 27'--------------------------1 ->   6'011101 61'1111100000000011101000000000000000000000100000000000000000000
  transition:   6'000010 27'--------------------------0 ->   6'000010 61'1111100000000000010000000000000000000000000000000000000100000
  transition:   6'000010 27'--------------------------1 ->   6'000011 61'1111100000000000011000000000000000000000000000000000000100000
  transition:   6'100010 27'--------------------------0 ->   6'100010 61'1011100000000100010000000000000000000000000010000000000000000
  transition:   6'100010 27'-0-----------------------01 ->   6'001100 61'1011100000000001100000000000000000000000000010000000000000000
  transition:   6'010010 27'--------------------------0 ->   6'010010 61'1111100000000010010000000000000000000000000000001000000000000
  transition:   6'010010 27'--------------------------1 ->   6'010011 61'1111100000000010011000000000000000000000000000001000000000000
  transition:   6'001010 27'--------------------------0 ->   6'001010 61'1111100000000001010000100000000000000000000000000000000000000
  transition:   6'001010 27'--------------------------1 ->   6'001011 61'1111100000000001011000100000000000000000000000000000000000000
  transition:   6'101010 27'--------------------------0 ->   6'101010 61'1111100000000101010000000000000000100000000000000000000000000
  transition:   6'101010 27'--------------------------1 ->   6'101011 61'1111100000000101011000000000000000100000000000000000000000000
  transition:   6'011010 27'--------------------------0 ->   6'011010 61'1111110000000011010000000000000000000000000000000000000000000
  transition:   6'011010 27'--------------------------1 ->   6'011011 61'1111110000000011011000000000000000000000000000000000000000000
  transition:   6'000110 27'--------------------------0 ->   6'000110 61'1111100000000000110000000000010000000000000000000000000000000
  transition:   6'000110 27'---------0----------------1 ->   6'001100 61'1111100000000001100000000000010000000000000000000000000000000
  transition:   6'000110 27'---------1----------------1 ->   6'000111 61'1111100000000000111000000000010000000000000000000000000000000
  transition:   6'100110 27'--------------------------0 ->   6'100110 61'1111100000000100110000000000000000000100000000000000000000000
  transition:   6'100110 27'--------------------------1 ->   6'100111 61'1111100000000100111000000000000000000100000000000000000000000
  transition:   6'010110 27'--------------------------0 ->   6'010110 61'1111100000000010110000000001000000000000000000000000000000000
  transition:   6'010110 27'--------------------------1 ->   6'010111 61'1111100000000010111000000001000000000000000000000000000000000
  transition:   6'001110 27'--------------------------0 ->   6'001110 61'1111100000000001110000000000000000000000000000000000100000000
  transition:   6'001110 27'--------------------------1 ->   6'001111 61'1111100000000001111000000000000000000000000000000000100000000
  transition:   6'101110 27'--------------------------0 ->   6'101110 61'1111100001000101110000000000000000000000000000000000000000000
  transition:   6'101110 27'-------------------------01 ->   6'001101 61'1111100001000001101000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------0 ->   6'011110 61'1101100000010011110000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------1 ->   6'011111 61'1101100000010011111000000000000000000000000000000000000000000
  transition:   6'000001 27'--------------------------0 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000010000
  transition:   6'000001 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000010000
  transition:   6'000001 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000010000
  transition:   6'100001 27'--------------------------0 ->   6'100001 61'0111100000001100001000000000000000000000000000000000000000000
  transition:   6'100001 27'--------------------------1 ->   6'100010 61'0111100000001100010000000000000000000000000000000000000000000
  transition:   6'010001 27'--------------------------0 ->   6'010001 61'1111100000000010001000000000000000000000000000000100000000000
  transition:   6'010001 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000000000000000100000000000
  transition:   6'110001 27'--------------------------0 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000100
  transition:   6'110001 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000100
  transition:   6'110001 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000100
  transition:   6'001001 27'--------------------------0 ->   6'001001 61'1111100000000001001000010000000000000000000000000000000000000
  transition:   6'001001 27'--------------------------1 ->   6'001010 61'1111100000000001010000010000000000000000000000000000000000000
  transition:   6'101001 27'--------------------------0 ->   6'101001 61'1111100000000101001000000000000000010000000000000000000000000
  transition:   6'101001 27'-0-----------------------01 ->   6'001100 61'1111100000000001100000000000000000010000000000000000000000000
  transition:   6'011001 27'--------------------------0 ->   6'011001 61'1111100000000011001000001000000000000000000000000000000000000
  transition:   6'011001 27'-00----------------------01 ->   6'010110 61'1111100000000010110000001000000000000000000000000000000000000
  transition:   6'000101 27'--------------------------0 ->   6'000101 61'1111100000000000101000000000001000000000000000000000000000000
  transition:   6'000101 27'------0-------------------1 ->   6'001100 61'1111100000000001100000000000001000000000000000000000000000000
  transition:   6'000101 27'------1-------------------1 ->   6'000110 61'1111100000000000110000000000001000000000000000000000000000000
  transition:   6'100101 27'--------------------------0 ->   6'100101 61'1111100000000100101000000000000000000010000000000000000000000
  transition:   6'100101 27'--------------------------1 ->   6'100110 61'1111100000000100110000000000000000000010000000000000000000000
  transition:   6'010101 27'--------------------------0 ->   6'010101 61'1111100000000010101000000000000000000000000001000000000000000
  transition:   6'010101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000000000001000000000000000
  transition:   6'001101 27'--------------------------0 ->   6'001101 61'1111101000000001101000000000000000000000000000000000000000000
  transition:   6'001101 27'-0-----------------------01 ->   6'001100 61'1111101000000001100000000000000000000000000000000000000000000
  transition:   6'101101 27'--------------------------0 ->   6'101101 61'1111100000000101101000000000000100000000000000000000000000000
  transition:   6'101101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000100000000000000000000000000000
  transition:   6'011101 27'--------------------------0 ->   6'011101 61'1111100000000011101000000000000000000001000000000000000000000
  transition:   6'011101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000001000000000000000000000
  transition:   6'000011 27'--------------------------0 ->   6'000011 61'1111100000000000011000000000000000000000000000000000001000000
  transition:   6'000011 27'--------0-----------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000001000000
  transition:   6'000011 27'--------1-----------------1 ->   6'000100 61'1111100000000000100000000000000000000000000000000000001000000
  transition:   6'100011 27'--------------------------0 ->   6'100011 61'1111100010000100011000000000000000000000000000000000000000000
  transition:   6'100011 27'--------------------------1 ->   6'101110 61'1111100010000101110000000000000000000000000000000000000000000
  transition:   6'010011 27'--------------------------0 ->   6'010011 61'1111100000000010011000000000000000000000000000010000000000000
  transition:   6'010011 27'--------------------------1 ->   6'010100 61'1111100000000010100000000000000000000000000000010000000000000
  transition:   6'001011 27'--------------------------0 ->   6'001011 61'1111100000000001011001000000000000000000000000000000000000000
  transition:   6'001011 27'-00----------------------01 ->   6'010110 61'1111100000000010110001000000000000000000000000000000000000000
  transition:   6'101011 27'--------------------------0 ->   6'101011 61'1111100000000101011000000000000001000000000000000000000000000
  transition:   6'101011 27'--------------------------1 ->   6'101100 61'1111100000000101100000000000000001000000000000000000000000000
  transition:   6'011011 27'--------------------------0 ->   6'011011 61'1111100000000011011000000000000000000000010000000000000000000
  transition:   6'011011 27'--------------------------1 ->   6'011100 61'1111100000000011100000000000000000000000010000000000000000000
  transition:   6'000111 27'--------------------------0 ->   6'000111 61'1111100000000000111000000000100000000000000000000000000000000
  transition:   6'000111 27'-0-----------------------01 ->   6'001100 61'1111100000000001100000000000100000000000000000000000000000000
  transition:   6'100111 27'--------------------------0 ->   6'100111 61'1111100000100100111000000000000000000000000000000000000000000
  transition:   6'100111 27'--------------------------1 ->   6'101000 61'1111100000100101000000000000000000000000000000000000000000000
  transition:   6'010111 27'--------------------------0 ->   6'010111 61'1111100000000010111000000010000000000000000000000000000000000
  transition:   6'010111 27'-0-----------------------01 ->   6'001100 61'1111100000000001100000000010000000000000000000000000000000000
  transition:   6'001111 27'--------------------------0 ->   6'001111 61'1111100000000001111000000000000000000000000000000001000000000
  transition:   6'001111 27'--------------------------1 ->   6'010000 61'1111100000000010000000000000000000000000000000000001000000000
  transition:   6'101111 27'--------------------------0 ->   6'101111 61'1111100000000101111000000000000000000000000000000000000000001
  transition:   6'101111 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000001
  transition:   6'101111 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000001
  transition:   6'011111 27'--------------------------0 ->   6'011111 61'1110100000000011111000000000000000000000000100000000000000000
  transition:   6'011111 27'--------------------------1 ->   6'100000 61'1110100000000100000000000000000000000000000100000000000000000

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$2984' from module `\cpu_wrapper'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$2961.

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 65 unused cells and 65 unused wires.
<suppressed ~66 debug messages>

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$2984' from module `\cpu_wrapper'.
  Removing unused output signal $flatten\u_cpu.$procmux$2492_CMP.
  Removing unused output signal $flatten\u_cpu.$procmux$2490_CMP.
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [0].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [1].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [2].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [3].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [4].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [5].

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_cpu.state$2984' from module `\cpu_wrapper' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_cpu.state$2984' from module `cpu_wrapper':
-------------------------------------

  Information on FSM $fsm$\u_cpu.state$2984 (\u_cpu.state):

  Number of input signals:   26
  Number of output signals:  53
  Number of state bits:       6

  Input signals:
    0: \RDY
    1: $auto$opt_reduce.cc:134:opt_pmux$2983
    2: $auto$opt_reduce.cc:134:opt_pmux$2973
    3: $auto$opt_reduce.cc:134:opt_pmux$2971
    4: $flatten\u_cpu.$procmux$2558_CMP
    5: $flatten\u_cpu.$procmux$2557_CMP
    6: $flatten\u_cpu.$procmux$2555_CMP
    7: $flatten\u_cpu.$procmux$2554_CMP
    8: $flatten\u_cpu.$procmux$2553_CMP
    9: $flatten\u_cpu.$procmux$2552_CMP
   10: $flatten\u_cpu.$procmux$2550_CMP
   11: $flatten\u_cpu.$procmux$2545_CMP
   12: $flatten\u_cpu.$procmux$2544_CMP
   13: $flatten\u_cpu.$procmux$2540_CMP
   14: $flatten\u_cpu.$procmux$2538_CMP
   15: $flatten\u_cpu.$procmux$2473_CMP [0]
   16: $flatten\u_cpu.$procmux$2460_CMP [0]
   17: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$171_Y
   18: $flatten\u_cpu.$or$../../../../source/cpu.v:943$165_Y
   19: $flatten\u_cpu.$or$../../../../source/cpu.v:943$164_Y
   20: \u_cpu.cond_true
   21: \u_cpu.write_back
   22: $auto$opt_reduce.cc:134:opt_pmux$2967
   23: $auto$opt_reduce.cc:134:opt_pmux$2963
   24: $auto$opt_reduce.cc:134:opt_pmux$2965
   25: $auto$opt_reduce.cc:134:opt_pmux$2969

  Output signals:
    0: $flatten\u_cpu.$procmux$2533_CMP
    1: $flatten\u_cpu.$procmux$2532_CMP
    2: $flatten\u_cpu.$procmux$2531_CMP
    3: $flatten\u_cpu.$procmux$2530_CMP
    4: $flatten\u_cpu.$procmux$2529_CMP
    5: $flatten\u_cpu.$procmux$2528_CMP
    6: $flatten\u_cpu.$procmux$2527_CMP
    7: $flatten\u_cpu.$procmux$2526_CMP
    8: $flatten\u_cpu.$procmux$2525_CMP
    9: $flatten\u_cpu.$procmux$2524_CMP
   10: $flatten\u_cpu.$procmux$2523_CMP
   11: $flatten\u_cpu.$procmux$2522_CMP
   12: $flatten\u_cpu.$procmux$2521_CMP
   13: $flatten\u_cpu.$procmux$2520_CMP
   14: $flatten\u_cpu.$procmux$2519_CMP
   15: $flatten\u_cpu.$procmux$2518_CMP
   16: $flatten\u_cpu.$procmux$2512_CMP
   17: $flatten\u_cpu.$procmux$2510_CMP
   18: $flatten\u_cpu.$procmux$2509_CMP
   19: $flatten\u_cpu.$procmux$2507_CMP
   20: $flatten\u_cpu.$procmux$2506_CMP
   21: $flatten\u_cpu.$procmux$2505_CMP
   22: $flatten\u_cpu.$procmux$2504_CMP
   23: $flatten\u_cpu.$procmux$2503_CMP
   24: $flatten\u_cpu.$procmux$2501_CMP
   25: $flatten\u_cpu.$procmux$2500_CMP
   26: $flatten\u_cpu.$procmux$2499_CMP
   27: $flatten\u_cpu.$procmux$2498_CMP
   28: $flatten\u_cpu.$procmux$2497_CMP
   29: $flatten\u_cpu.$procmux$2496_CMP
   30: $flatten\u_cpu.$procmux$2495_CMP
   31: $flatten\u_cpu.$procmux$2494_CMP
   32: $flatten\u_cpu.$procmux$2493_CMP
   33: $flatten\u_cpu.$procmux$2491_CMP
   34: $flatten\u_cpu.$procmux$2489_CMP
   35: $flatten\u_cpu.$procmux$2487_CMP
   36: $flatten\u_cpu.$procmux$2486_CMP
   37: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$248_Y
   38: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$201_Y
   39: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$174_Y
   40: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$149_Y
   41: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$148_Y
   42: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$111_Y
   43: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$109_Y
   44: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$90_Y
   45: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$88_Y
   46: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$82_Y
   47: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$76_Y
   48: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$53_Y
   49: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$51_Y
   50: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$49_Y
   51: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$46_Y
   52: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$45_Y

  State encoding:
    0:   6'000000
    1:   6'100000
    2:   6'010000
    3:   6'110000
    4:   6'001000  <RESET STATE>
    5:   6'101000
    6:   6'011000
    7:   6'000100
    8:   6'100100
    9:   6'010100
   10:   6'001100
   11:   6'101100
   12:   6'011100
   13:   6'000010
   14:   6'100010
   15:   6'010010
   16:   6'001010
   17:   6'101010
   18:   6'011010
   19:   6'000110
   20:   6'100110
   21:   6'010110
   22:   6'001110
   23:   6'101110
   24:   6'011110
   25:   6'000001
   26:   6'100001
   27:   6'010001
   28:   6'110001
   29:   6'001001
   30:   6'101001
   31:   6'011001
   32:   6'000101
   33:   6'100101
   34:   6'010101
   35:   6'001101
   36:   6'101101
   37:   6'011101
   38:   6'000011
   39:   6'100011
   40:   6'010011
   41:   6'001011
   42:   6'101011
   43:   6'011011
   44:   6'000111
   45:   6'100111
   46:   6'010111
   47:   6'001111
   48:   6'101111
   49:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'-------------------------0   ->     0 53'11111000000000000000000000000000000000000000000001000
      1:     0 26'-------------------------1   ->    25 53'11111000000000000000000000000000000000000000000001000
      2:     1 26'-------------------------0   ->     1 53'11110000000000000000000000000000001000000000000000000
      3:     1 26'-0----------------------01   ->    10 53'11110000000000000000000000000000001000000000000000000
      4:     2 26'-------------------------0   ->     2 53'11111000000000000000000000000000000000000010000000000
      5:     2 26'-------------------------1   ->    27 53'11111000000000000000000000000000000000000010000000000
      6:     3 26'-------------------------0   ->     3 53'11111000000000000000000000000000000000000000000000010
      7:     3 26'-------------------------1   ->    28 53'11111000000000000000000000000000000000000000000000010
      8:     4 26'-------------------------0   ->     4 53'11111000000000100000000000000000000000000000000000000
      9:     4 26'-------------------------1   ->    29 53'11111000000000100000000000000000000000000000000000000
     10:     5 26'-------------------------0   ->     5 53'11111000000000000000000000001000000000000000000000000
     11:     5 26'-------------------------1   ->    30 53'11111000000000000000000000001000000000000000000000000
     12:     6 26'-------------------------0   ->     6 53'11111000000000000000000000000000000000000000000000000
     13:     6 26'-------------------------1   ->    31 53'11111000000000000000000000000000000000000000000000000
     14:     7 26'-------------------------0   ->     7 53'11111000000000000000000000000000000000000000010000000
     15:     7 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000010000000
     16:     7 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000010000000
     17:     8 26'-------------------------0   ->     8 53'11111001000000000000000000000000000000000000000000000
     18:     8 26'-0----------------------01   ->    10 53'11111001000000000000000000000000000000000000000000000
     19:     9 26'-------------------------0   ->     9 53'11111000000000000000000000000000000000100000000000000
     20:     9 26'------1------------------1   ->    34 53'11111000000000000000000000000000000000100000000000000
     21:     9 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000100000000000000
     22:    10 26'----------------------1--1   ->     0 53'11111000000001000000000000000000000000000000000000000
     23:    10 26'-----------1-------------1   ->     3 53'11111000000001000000000000000000000000000000000000000
     24:    10 26'---------------------1---1   ->     4 53'11111000000001000000000000000000000000000000000000000
     25:    10 26'----------------1--------1   ->     6 53'11111000000001000000000000000000000000000000000000000
     26:    10 26'---1---------------------1   ->     8 53'11111000000001000000000000000000000000000000000000000
     27:    10 26'-------------------------0   ->    10 53'11111000000001000000000000000000000000000000000000000
     28:    10 26'0--0-----000000000000000-1   ->    10 53'11111000000001000000000000000000000000000000000000000
     29:    10 26'1------------------------1   ->    13 53'11111000000001000000000000000000000000000000000000000
     30:    10 26'---------1---------------1   ->    15 53'11111000000001000000000000000000000000000000000000000
     31:    10 26'-----------------1-------1   ->    17 53'11111000000001000000000000000000000000000000000000000
     32:    10 26'--------------------1----1   ->    18 53'11111000000001000000000000000000000000000000000000000
     33:    10 26'------------------1------1   ->    21 53'11111000000001000000000000000000000000000000000000000
     34:    10 26'--------------1----------1   ->    22 53'11111000000001000000000000000000000000000000000000000
     35:    10 26'---------------1---------1   ->    24 53'11111000000001000000000000000000000000000000000000000
     36:    10 26'----------1--------------1   ->    26 53'11111000000001000000000000000000000000000000000000000
     37:    10 26'------------1------------1   ->    32 53'11111000000001000000000000000000000000000000000000000
     38:    10 26'-------------------1-----1   ->    33 53'11111000000001000000000000000000000000000000000000000
     39:    10 26'-----------------------1-1   ->    35 53'11111000000001000000000000000000000000000000000000000
     40:    10 26'-------------1-----------1   ->    48 53'11111000000001000000000000000000000000000000000000000
     41:    11 26'-------------------------0   ->    11 53'11111000000000000000000010000000000000000000000000000
     42:    11 26'-------------------------1   ->    36 53'11111000000000000000000010000000000000000000000000000
     43:    12 26'-------------------------0   ->    12 53'11111000000000000000000000000000100000000000000000000
     44:    12 26'-------------------------1   ->    37 53'11111000000000000000000000000000100000000000000000000
     45:    13 26'-------------------------0   ->    13 53'11111000000000000000000000000000000000000000000100000
     46:    13 26'-------------------------1   ->    38 53'11111000000000000000000000000000000000000000000100000
     47:    14 26'-0----------------------01   ->    10 53'10111000000000000000000000000000000010000000000000000
     48:    14 26'-------------------------0   ->    14 53'10111000000000000000000000000000000010000000000000000
     49:    15 26'-------------------------0   ->    15 53'11111000000000000000000000000000000000001000000000000
     50:    15 26'-------------------------1   ->    40 53'11111000000000000000000000000000000000001000000000000
     51:    16 26'-------------------------0   ->    16 53'11111000000000001000000000000000000000000000000000000
     52:    16 26'-------------------------1   ->    41 53'11111000000000001000000000000000000000000000000000000
     53:    17 26'-------------------------0   ->    17 53'11111000000000000000000000100000000000000000000000000
     54:    17 26'-------------------------1   ->    42 53'11111000000000000000000000100000000000000000000000000
     55:    18 26'-------------------------0   ->    18 53'11111100000000000000000000000000000000000000000000000
     56:    18 26'-------------------------1   ->    43 53'11111100000000000000000000000000000000000000000000000
     57:    19 26'--------0----------------1   ->    10 53'11111000000000000000010000000000000000000000000000000
     58:    19 26'-------------------------0   ->    19 53'11111000000000000000010000000000000000000000000000000
     59:    19 26'--------1----------------1   ->    44 53'11111000000000000000010000000000000000000000000000000
     60:    20 26'-------------------------0   ->    20 53'11111000000000000000000000000100000000000000000000000
     61:    20 26'-------------------------1   ->    45 53'11111000000000000000000000000100000000000000000000000
     62:    21 26'-------------------------0   ->    21 53'11111000000000000000000000000000000000000000000000000
     63:    21 26'-------------------------1   ->    46 53'11111000000000000000000000000000000000000000000000000
     64:    22 26'-------------------------0   ->    22 53'11111000000000000000000000000000000000000000100000000
     65:    22 26'-------------------------1   ->    47 53'11111000000000000000000000000000000000000000100000000
     66:    23 26'-------------------------0   ->    23 53'11111000010000000000000000000000000000000000000000000
     67:    23 26'------------------------01   ->    35 53'11111000010000000000000000000000000000000000000000000
     68:    24 26'-------------------------0   ->    24 53'11011000000100000000000000000000000000000000000000000
     69:    24 26'-------------------------1   ->    49 53'11011000000100000000000000000000000000000000000000000
     70:    25 26'-------------------------0   ->    25 53'11111000000000000000000000000000000000000000000010000
     71:    25 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000000010000
     72:    25 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000000010000
     73:    26 26'-------------------------1   ->    14 53'01111000000010000000000000000000000000000000000000000
     74:    26 26'-------------------------0   ->    26 53'01111000000010000000000000000000000000000000000000000
     75:    27 26'-------------------------0   ->    27 53'11111000000000000000000000000000000000000100000000000
     76:    27 26'------------------------01   ->    35 53'11111000000000000000000000000000000000000100000000000
     77:    28 26'-------------------------0   ->    28 53'11111000000000000000000000000000000000000000000000100
     78:    28 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000000000100
     79:    28 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000000000100
     80:    29 26'-------------------------1   ->    16 53'11111000000000000100000000000000000000000000000000000
     81:    29 26'-------------------------0   ->    29 53'11111000000000000100000000000000000000000000000000000
     82:    30 26'-0----------------------01   ->    10 53'11111000000000000000000000010000000000000000000000000
     83:    30 26'-------------------------0   ->    30 53'11111000000000000000000000010000000000000000000000000
     84:    31 26'-00---------------------01   ->    21 53'11111000000000000010000000000000000000000000000000000
     85:    31 26'-------------------------0   ->    31 53'11111000000000000010000000000000000000000000000000000
     86:    32 26'-----0-------------------1   ->    10 53'11111000000000000000001000000000000000000000000000000
     87:    32 26'-----1-------------------1   ->    19 53'11111000000000000000001000000000000000000000000000000
     88:    32 26'-------------------------0   ->    32 53'11111000000000000000001000000000000000000000000000000
     89:    33 26'-------------------------1   ->    20 53'11111000000000000000000000000010000000000000000000000
     90:    33 26'-------------------------0   ->    33 53'11111000000000000000000000000010000000000000000000000
     91:    34 26'-------------------------0   ->    34 53'11111000000000000000000000000000000001000000000000000
     92:    34 26'------------------------01   ->    35 53'11111000000000000000000000000000000001000000000000000
     93:    35 26'-0----------------------01   ->    10 53'11111010000000000000000000000000000000000000000000000
     94:    35 26'-------------------------0   ->    35 53'11111010000000000000000000000000000000000000000000000
     95:    36 26'------------------------01   ->    35 53'11111000000000000000000100000000000000000000000000000
     96:    36 26'-------------------------0   ->    36 53'11111000000000000000000100000000000000000000000000000
     97:    37 26'------------------------01   ->    35 53'11111000000000000000000000000001000000000000000000000
     98:    37 26'-------------------------0   ->    37 53'11111000000000000000000000000001000000000000000000000
     99:    38 26'-------1-----------------1   ->     7 53'11111000000000000000000000000000000000000000001000000
    100:    38 26'-------0-----------------1   ->    35 53'11111000000000000000000000000000000000000000001000000
    101:    38 26'-------------------------0   ->    38 53'11111000000000000000000000000000000000000000001000000
    102:    39 26'-------------------------1   ->    23 53'11111000100000000000000000000000000000000000000000000
    103:    39 26'-------------------------0   ->    39 53'11111000100000000000000000000000000000000000000000000
    104:    40 26'-------------------------1   ->     9 53'11111000000000000000000000000000000000010000000000000
    105:    40 26'-------------------------0   ->    40 53'11111000000000000000000000000000000000010000000000000
    106:    41 26'-00---------------------01   ->    21 53'11111000000000010000000000000000000000000000000000000
    107:    41 26'-------------------------0   ->    41 53'11111000000000010000000000000000000000000000000000000
    108:    42 26'-------------------------1   ->    11 53'11111000000000000000000001000000000000000000000000000
    109:    42 26'-------------------------0   ->    42 53'11111000000000000000000001000000000000000000000000000
    110:    43 26'-------------------------1   ->    12 53'11111000000000000000000000000000010000000000000000000
    111:    43 26'-------------------------0   ->    43 53'11111000000000000000000000000000010000000000000000000
    112:    44 26'-0----------------------01   ->    10 53'11111000000000000000100000000000000000000000000000000
    113:    44 26'-------------------------0   ->    44 53'11111000000000000000100000000000000000000000000000000
    114:    45 26'-------------------------1   ->     5 53'11111000001000000000000000000000000000000000000000000
    115:    45 26'-------------------------0   ->    45 53'11111000001000000000000000000000000000000000000000000
    116:    46 26'-0----------------------01   ->    10 53'11111000000000000001000000000000000000000000000000000
    117:    46 26'-------------------------0   ->    46 53'11111000000000000001000000000000000000000000000000000
    118:    47 26'-------------------------1   ->     2 53'11111000000000000000000000000000000000000001000000000
    119:    47 26'-------------------------0   ->    47 53'11111000000000000000000000000000000000000001000000000
    120:    48 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000000000001
    121:    48 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000000000001
    122:    48 26'-------------------------0   ->    48 53'11111000000000000000000000000000000000000000000000001
    123:    49 26'-------------------------1   ->     1 53'11101000000000000000000000000000000100000000000000000
    124:    49 26'-------------------------0   ->    49 53'11101000000000000000000000000000000100000000000000000

-------------------------------------

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_cpu.state$2984' from module `\cpu_wrapper'.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~78 debug messages>

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2897 ($dff) from module cpu_wrapper (D = \stimIn_1, Q = \DI_P).
Adding EN signal on $procdff$2896 ($dff) from module cpu_wrapper (D = \WE, Q = \vectOut_3 [0]).
Adding EN signal on $procdff$2895 ($dff) from module cpu_wrapper (D = \DO, Q = \vectOut_2).
Adding EN signal on $procdff$2894 ($dff) from module cpu_wrapper (D = \AB [7:0], Q = \vectOut_1).
Adding EN signal on $procdff$2893 ($dff) from module cpu_wrapper (D = \AB [15:8], Q = \vectOut_0).
Adding EN signal on $procdff$2892 ($dff) from module cpu_wrapper (D = \Data_In, Q = \stimIn_0).
Adding EN signal on $procdff$2891 ($dff) from module cpu_wrapper (D = \Data_In, Q = \stimIn_1).
Adding EN signal on $procdff$2890 ($dff) from module cpu_wrapper (D = $procmux$2330_Y, Q = \Data_Out).
Adding EN signal on $procdff$2889 ($dff) from module cpu_wrapper (D = \stimIn_0 [2], Q = \NMI).
Adding EN signal on $procdff$2888 ($dff) from module cpu_wrapper (D = \stimIn_0 [1], Q = \IRQ).
Adding EN signal on $procdff$2887 ($dff) from module cpu_wrapper (D = \stimIn_0 [3], Q = \RDY).
Adding EN signal on $procdff$2886 ($dff) from module cpu_wrapper (D = \stimIn_0 [0], Q = \reset).
Adding SRST signal on $procdff$2884 ($dff) from module cpu_wrapper (D = \IO_Req, Q = \IO_Sel, rval = 1'0).
Adding EN signal on $procdff$2880 ($dff) from module cpu_wrapper (D = $memrd$\Memory$../../../cpu_wrapper_RT.v:394$546_DATA, Q = \DI_M).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2956 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.temp_BI [7], Q = \u_cpu.ALU.BI7).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2955 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.AI [7], Q = \u_cpu.ALU.AI7).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2954 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.temp_HC, Q = \u_cpu.ALU.HC).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2953 ($adff) from module cpu_wrapper (D = { \u_cpu.ALU.temp_h [3:0] \u_cpu.ALU.temp_l [3:0] }, Q = \u_cpu.ALU.OUT).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2952 ($adff) from module cpu_wrapper (D = \u_cpu.ALU.temp_h [3], Q = \u_cpu.ALU.N).
Adding EN signal on $flatten\u_cpu.\ALU.$procdff$2951 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.\ALU.$or$../../../../source/ALU.v:116$22_Y, Q = \u_cpu.ALU.CO).
Adding EN signal on $flatten\u_cpu.$procdff$2950 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$add$../../../../source/cpu.v:354$42_Y, Q = \u_cpu.PC).
Adding EN signal on $flatten\u_cpu.$procdff$2949 ($adff) from module cpu_wrapper (D = \AB [15:8], Q = \u_cpu.ABH).
Adding EN signal on $flatten\u_cpu.$procdff$2948 ($adff) from module cpu_wrapper (D = \AB [7:0], Q = \u_cpu.ABL).
Adding EN signal on $flatten\u_cpu.$procdff$2944 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[3]).
Adding EN signal on $flatten\u_cpu.$procdff$2943 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[2]).
Adding EN signal on $flatten\u_cpu.$procdff$2942 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[1]).
Adding EN signal on $flatten\u_cpu.$procdff$2941 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$79_Y, Q = \u_cpu.AXYS[0]).
Adding EN signal on $flatten\u_cpu.$procdff$2940 ($adff) from module cpu_wrapper (D = \u_cpu.DIMUX [7], Q = \u_cpu.backwards).
Adding EN signal on $flatten\u_cpu.$procdff$2939 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\C[0:0], Q = \u_cpu.C).
Adding EN signal on $flatten\u_cpu.$procdff$2938 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\Z[0:0], Q = \u_cpu.Z).
Adding EN signal on $flatten\u_cpu.$procdff$2937 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\N[0:0], Q = \u_cpu.N).
Adding EN signal on $flatten\u_cpu.$procdff$2936 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\I[0:0], Q = \u_cpu.I).
Adding EN signal on $flatten\u_cpu.$procdff$2935 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\D[0:0], Q = \u_cpu.D).
Adding EN signal on $flatten\u_cpu.$procdff$2934 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\V[0:0], Q = \u_cpu.V).
Adding EN signal on $flatten\u_cpu.$procdff$2933 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2567_Y, Q = \u_cpu.IRHOLD_valid).
Adding EN signal on $flatten\u_cpu.$procdff$2932 ($dff) from module cpu_wrapper (D = \u_cpu.DIMUX, Q = \u_cpu.IRHOLD).
Adding EN signal on $flatten\u_cpu.$procdff$2927 ($adff) from module cpu_wrapper (D = 1'0, Q = \u_cpu.res).
Adding EN signal on $flatten\u_cpu.$procdff$2926 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2478_Y, Q = \u_cpu.load_reg).
Adding EN signal on $flatten\u_cpu.$procdff$2925 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2471_Y, Q = \u_cpu.dst_reg).
Adding EN signal on $flatten\u_cpu.$procdff$2924 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2464_Y, Q = \u_cpu.src_reg).
Adding EN signal on $flatten\u_cpu.$procdff$2923 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2459_Y, Q = \u_cpu.index_y).
Adding EN signal on $flatten\u_cpu.$procdff$2922 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2454_Y, Q = \u_cpu.store).
Adding EN signal on $flatten\u_cpu.$procdff$2921 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2449_Y, Q = \u_cpu.write_back).
Adding EN signal on $flatten\u_cpu.$procdff$2920 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2444_Y, Q = \u_cpu.load_only).
Adding EN signal on $flatten\u_cpu.$procdff$2919 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2439_Y, Q = \u_cpu.inc).
Adding EN signal on $flatten\u_cpu.$procdff$2918 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2434_Y, Q = \u_cpu.adc_sbc).
Adding EN signal on $flatten\u_cpu.$procdff$2917 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2429_Y, Q = \u_cpu.adc_bcd).
Adding EN signal on $flatten\u_cpu.$procdff$2916 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2424_Y, Q = \u_cpu.shift).
Adding EN signal on $flatten\u_cpu.$procdff$2915 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2419_Y, Q = \u_cpu.compare).
Adding EN signal on $flatten\u_cpu.$procdff$2914 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2414_Y, Q = \u_cpu.shift_right).
Adding EN signal on $flatten\u_cpu.$procdff$2913 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2409_Y, Q = \u_cpu.rotate).
Adding EN signal on $flatten\u_cpu.$procdff$2912 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2400_Y, Q = \u_cpu.op).
Adding EN signal on $flatten\u_cpu.$procdff$2911 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2395_Y, Q = \u_cpu.bit_ins).
Adding EN signal on $flatten\u_cpu.$procdff$2909 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1276$236_Y, Q = \u_cpu.clv).
Adding EN signal on $flatten\u_cpu.$procdff$2908 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1275$235_Y, Q = \u_cpu.sei).
Adding EN signal on $flatten\u_cpu.$procdff$2907 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1274$234_Y, Q = \u_cpu.cli).
Adding EN signal on $flatten\u_cpu.$procdff$2906 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1278$238_Y, Q = \u_cpu.sed).
Adding EN signal on $flatten\u_cpu.$procdff$2905 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1277$237_Y, Q = \u_cpu.cld).
Adding EN signal on $flatten\u_cpu.$procdff$2904 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1273$233_Y, Q = \u_cpu.sec).
Adding EN signal on $flatten\u_cpu.$procdff$2903 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1271$231_Y, Q = \u_cpu.clc).
Adding EN signal on $flatten\u_cpu.$procdff$2902 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1270$230_Y, Q = \u_cpu.php).
Adding EN signal on $flatten\u_cpu.$procdff$2901 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1272$232_Y, Q = \u_cpu.plp).
Adding EN signal on $flatten\u_cpu.$procdff$2900 ($adff) from module cpu_wrapper (D = \u_cpu.IR [7:5], Q = \u_cpu.cond_code).
Adding EN signal on $flatten\u_cpu.$procdff$2898 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\NMI_edge[0:0], Q = \u_cpu.NMI_edge).

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 76 unused cells and 206 unused wires.
<suppressed ~77 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~9 debug messages>

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell cpu_wrapper.$add$../../../cpu_wrapper_RT.v:72$522 ($add).
Removed top 28 bits (of 32) from port Y of cell cpu_wrapper.$add$../../../cpu_wrapper_RT.v:72$522 ($add).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3706 ($ne).
Removed top 7 bits (of 8) from port B of cell cpu_wrapper.$procmux$2323_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell cpu_wrapper.$procmux$2331_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell cpu_wrapper.$procmux$2332_CMP0 ($eq).
Removed top 4 bits (of 8) from FF cell cpu_wrapper.$auto$ff.cc:266:slice$3614 ($dffe).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3204 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3200 ($eq).
Removed top 17 bits (of 18) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3196 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3190 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3699 ($ne).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3073 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3075 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3076 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3078 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3079 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3046 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3081 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3082 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3048 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3084 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3085 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3050 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3051 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3087 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3088 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3053 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3090 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3091 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3054 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3056 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3057 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3059 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3060 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3062 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3063 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3065 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3066 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3068 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3069 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3071 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3093 ($eq).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.\ALU.$ternary$../../../../source/ALU.v:51$4 ($mux).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\ALU.$or$../../../../source/ALU.v:59$6 ($or).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\ALU.$and$../../../../source/ALU.v:60$7 ($and).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\ALU.$xor$../../../../source/ALU.v:61$8 ($xor).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\ALU.$procmux$2821_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\ALU.$procmux$2829_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3692 ($ne).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3303 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3690 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3435 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2557_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2556_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2555_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2554_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2553_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2552_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2550_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2549_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2545_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2544_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2543_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2542_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2541_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3445 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3683 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3449 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2479_CMP8 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3453 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2479_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2479_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2473_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2430_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2425_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2425_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2410_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2410_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2405_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2403_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2401_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2401_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2396_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2370_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2369_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2368_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2356_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1275$235 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1274$234 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1273$233 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1272$232 ($eq).
Removed top 3 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1271$231 ($eq).
Removed top 4 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1270$230 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3676 ($ne).
Removed top 4 bits (of 7) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3667 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$ne$../../../../source/cpu.v:800$121 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$107 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$105 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$104 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$101 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:742$99 ($mux).
Removed top 24 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$95 ($mux).
Removed top 1 bits (of 4) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$85 ($mux).
Removed top 1 bits (of 2) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$81 ($mux).
Removed top 3 bits (of 8) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$59 ($mux).
Removed top 13 bits (of 16) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$34 ($mux).
Removed top 13 bits (of 16) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$34_Y.
Removed top 1 bits (of 2) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$81_Y.
Removed top 1 bits (of 4) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$85_Y.
Removed top 24 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$95_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$101_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$107_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$105_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$104_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\ALU.$and$../../../../source/ALU.v:60$7_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\ALU.$or$../../../../source/ALU.v:59$6_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\ALU.$xor$../../../../source/ALU.v:61$8_Y.
Removed top 4 bits (of 8) from wire cpu_wrapper.stimIn_0.

5.15. Executing PEEPOPT pass (run peephole optimizers).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

5.17. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2353.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.regsel
    best permutation: \u_cpu.regsel
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \u_cpu.AXYS[3]
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.AXYS[2]
      2: 2'01 -> 2'01 -> 2'01: \u_cpu.AXYS[1]
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.AXYS[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3762.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2363.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \u_cpu.cond_code
    best permutation: \u_cpu.cond_code
    best xor mask: 3'000
      0: 3'111 -> 3'111 -> 3'111: \u_cpu.Z
      1: 3'110 -> 3'110 -> 3'110: $flatten\u_cpu.$not$../../../../source/cpu.v:1296$245_Y
      2: 3'101 -> 3'101 -> 3'101: \u_cpu.C
      3: 3'100 -> 3'100 -> 3'100: $flatten\u_cpu.$not$../../../../source/cpu.v:1294$244_Y
      4: 3'011 -> 3'011 -> 3'011: \u_cpu.V
      5: 3'010 -> 3'010 -> 3'010: $flatten\u_cpu.$not$../../../../source/cpu.v:1292$243_Y
      6: 3'001 -> 3'001 -> 3'001: \u_cpu.N
      7: 3'000 -> 3'000 -> 3'000: $flatten\u_cpu.$not$../../../../source/cpu.v:1290$242_Y
    choices: 8
    min choice: 0
    max choice: 7
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3764.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2754.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.state
    best permutation: { \u_cpu.state [4] \u_cpu.state [1:0] \u_cpu.state [5] \u_cpu.state [3:2] }
    best xor mask: 6'010000
      0: 6'001010 -> 6'010010 -> 6'000010: { \u_cpu.N \u_cpu.V 1'1 $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$59_Y [4:0] }
      1: 6'100010 -> 6'010100 -> 6'000100: $flatten\u_cpu.$ternary$../../../../source/cpu.v:443$56_Y
      4: 6'101110 -> 6'010111 -> 6'000111: \u_cpu.ALU.OUT
    choices: 3
    min choice: 2
    max choice: 7
    range density: 50%
    absolute density: 37%
    full case: false
    offset: 6'000010
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3772.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2800.
  data width: 16 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.state
    best permutation: \u_cpu.state
    best xor mask: 6'000000
      0: 6'001010 -> 6'001010 -> 6'001010: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y
      1: 6'000111 -> 6'000111 -> 6'000111: { \u_cpu.ALU.OUT \u_cpu.PC [7:0] }
      2: 6'000110 -> 6'000110 -> 6'000110: { \u_cpu.ABH \u_cpu.ALU.OUT }
      4: 6'001100 -> 6'001100 -> 6'001100: $flatten\u_cpu.$2\PC_temp[15:0]
    choices: 4
    min choice: 6
    max choice: 12
    range density: 57%
    absolute density: 30%
    full case: false
    offset: 6'000110
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3778.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\ALU.$procmux$2818.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.ALU.op [3:2]
    best permutation: \u_cpu.ALU.op [3:2]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 8'00000000
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.ALU.temp_logic [7:0]
      2: 2'01 -> 2'01 -> 2'01: $flatten\u_cpu.\ALU.$not$../../../../source/ALU.v:75$10_Y
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.ALU.BI
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3780.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\ALU.$procmux$2826.
  data width: 9 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.ALU.op [1:0]
    best permutation: \u_cpu.ALU.op [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { 1'0 \u_cpu.ALU.AI }
      1: 2'10 -> 2'10 -> 2'10: { 1'0 $auto$wreduce.cc:461:run$3759 [7:0] }
      2: 2'01 -> 2'01 -> 2'01: { 1'0 $auto$wreduce.cc:461:run$3757 [7:0] }
      3: 2'00 -> 2'00 -> 2'00: { 1'0 $auto$wreduce.cc:461:run$3758 [7:0] }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3782.
Inspecting $pmux cell cpu_wrapper/$procmux$2330.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr
    best permutation: \Addr
    best xor mask: 8'00000000
      0: 8'00000011 -> 8'00000011 -> 8'00000011: \vectOut_3
      1: 8'00000010 -> 8'00000010 -> 8'00000010: \vectOut_2
      2: 8'00000001 -> 8'00000001 -> 8'00000001: \vectOut_1
      3: 8'00000000 -> 8'00000000 -> 8'00000000: \vectOut_0
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 1%
    full case: false
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3786.
Removed 15 unused cells and 15 unused wires.

5.18. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\Memory'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

5.19.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).

5.21. Executing WREDUCE pass (reducing word size of cells).

5.22. Executing XILINX_DSP pass (pack resources into DSPs).

5.23. Executing TECHMAP pass (map to technology primitives).

5.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

5.23.3. Continuing TECHMAP pass.
Using template $paramod$f6897d0e7652978ed884a6b5aa0446bfbef5f56c\_80_lcu_cmp_ for cells of type $ge.
Using template $paramod$fe07bad597930806ee515799ef65d24c28335e59\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c168ec4cb81cf86f7dbd588f2034131e9f6b5110\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$01971fc8419b6bdb76e5b8233c4f4f06e4913e0f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d3eeb6e2d01428a72672a53879db9de0459eb59e\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~138 debug messages>

5.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_wrapper:
  creating $macc model for $add$../../../cpu_wrapper_RT.v:72$522 ($add).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3767 ($sub).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3773 ($sub).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:354$42 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$77 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$78 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:95$17 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:95$18 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:96$19 ($add).
  creating $macc model for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:96$20 ($add).
  merging $macc model for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:96$19 into $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:96$20.
  merging $macc model for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:95$17 into $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:95$18.
  creating $alu model for $macc $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:95$18.
  creating $alu model for $macc $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:96$20.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$78.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$77.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:354$42.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3773.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3767.
  creating $alu model for $macc $add$../../../cpu_wrapper_RT.v:72$522.
  creating $alu cell for $add$../../../cpu_wrapper_RT.v:72$522: $auto$alumacc.cc:485:replace_alu$3827
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3767: $auto$alumacc.cc:485:replace_alu$3830
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3773: $auto$alumacc.cc:485:replace_alu$3833
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:354$42: $auto$alumacc.cc:485:replace_alu$3836
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$77: $auto$alumacc.cc:485:replace_alu$3839
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$78: $auto$alumacc.cc:485:replace_alu$3842
  creating $alu cell for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:96$20: $auto$alumacc.cc:485:replace_alu$3845
  creating $alu cell for $flatten\u_cpu.\ALU.$add$../../../../source/ALU.v:95$18: $auto$alumacc.cc:485:replace_alu$3848
  created 8 $alu and 0 $macc cells.

5.25. Executing SHARE pass (SAT-based resource sharing).

5.26. Executing OPT pass (performing simple optimizations).

5.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~29 debug messages>

5.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $flatten\u_cpu.$procmux$2353.
    dead port 2/6 on $pmux $flatten\u_cpu.$procmux$2353.
    dead port 3/6 on $pmux $flatten\u_cpu.$procmux$2353.
    dead port 4/6 on $pmux $flatten\u_cpu.$procmux$2353.
    dead port 6/6 on $pmux $flatten\u_cpu.$procmux$2353.
    dead port 1/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 2/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 3/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 4/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 5/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 6/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 7/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 8/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 10/10 on $pmux $flatten\u_cpu.$procmux$2363.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2754.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2754.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2754.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2800.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2800.
    dead port 3/7 on $pmux $flatten\u_cpu.$procmux$2800.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2800.
    dead port 1/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2818.
    dead port 2/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2818.
    dead port 3/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2818.
    dead port 4/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2818.
    dead port 6/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2818.
    dead port 1/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2826.
    dead port 2/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2826.
    dead port 3/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2826.
    dead port 4/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2826.
    dead port 6/6 on $pmux $flatten\u_cpu.\ALU.$procmux$2826.
    dead port 1/6 on $pmux $procmux$2330.
    dead port 2/6 on $pmux $procmux$2330.
    dead port 3/6 on $pmux $procmux$2330.
    dead port 4/6 on $pmux $procmux$2330.
Removed 35 multiplexer ports.
<suppressed ~56 debug messages>

5.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.6. Executing OPT_DFF pass (perform DFF optimizations).

5.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 3 unused cells and 120 unused wires.
<suppressed ~4 debug messages>

5.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.9. Rerunning OPT passes. (Maybe there is more to do..)

5.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

5.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.13. Executing OPT_DFF pass (perform DFF optimizations).

5.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.16. Finished OPT passes. (There is nothing left to do.)

5.27. Executing MEMORY pass.

5.27.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.29. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory cpu_wrapper.Memory via $__XILINX_BLOCKRAM_TDP_
<suppressed ~1746 debug messages>

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

5.31. Executing TECHMAP pass (map to technology primitives).

5.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

5.31.2. Continuing TECHMAP pass.
Using template $paramod$e95df22ae2b13868ac66d7e4a2714eaef158c90c\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$ee782d794e068f53e55527138a3d161de88d1a8f\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$90e3705e0bdb31872712d3c264edbac53ce0c450\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$8ad9d6905ce18ec13b663d2fb2abf8b429768034\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$313f4ca570d3a61b9a3c816ca5a3350875a6af87\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$9ee917d0b478d1306ce4a6982d0da53fbc4a3109\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$fbfe7df22d74b8ce4232309d6ec974451121acaf\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$d0493707116ac8a31cdf4040fb67c3764ea7da35\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
No more expansions possible.
<suppressed ~388 debug messages>

5.32. Executing OPT pass (performing simple optimizations).

5.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~214 debug messages>

5.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.32.3. Executing OPT_DFF pass (perform DFF optimizations).

5.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 6 unused cells and 58 unused wires.
<suppressed ~7 debug messages>

5.32.5. Finished fast OPT passes.

5.33. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.34. Executing OPT pass (performing simple optimizations).

5.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~4 debug messages>

5.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

5.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2733:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJH
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJH [3:1]
      New connections: \u_cpu.ADJH [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2739:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJL
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJL [3:1]
      New connections: \u_cpu.ADJL [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35:
      Old ports: A={ 13'1111111111111 $auto$wreduce.cc:461:run$3749 [2:0] }, B=16'1111111111111100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y
      New ports: A=$auto$wreduce.cc:461:run$3749 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y [2:0]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y [15:3] = 13'1111111111111
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:315$34:
      Old ports: A=3'110, B=3'010, Y=$auto$wreduce.cc:461:run$3749 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$3749 [2]
      New connections: $auto$wreduce.cc:461:run$3749 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$59:
      Old ports: A={ 1'1 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, B={ 1'0 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$59_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$59_Y [4]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$59_Y [3:0] = { \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:613$85:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:461:run$3751 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$3751 [2]
      New connections: $auto$wreduce.cc:461:run$3751 [1:0] = 2'11
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35:
      Old ports: A=$auto$wreduce.cc:461:run$3749 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y [2:0]
      New ports: A={ $auto$wreduce.cc:461:run$3749 [2] 1'1 }, B=2'10, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y [2:1]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$35_Y [0] = 1'0
  Optimizing cells in module \cpu_wrapper.
Performed a total of 7 changes.

5.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.6. Executing OPT_SHARE pass.

5.34.7. Executing OPT_DFF pass (perform DFF optimizations).

5.34.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.34.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~5 debug messages>

5.34.10. Rerunning OPT passes. (Maybe there is more to do..)

5.34.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

5.34.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.14. Executing OPT_SHARE pass.

5.34.15. Executing OPT_DFF pass (perform DFF optimizations).

5.34.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.34.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.18. Rerunning OPT passes. (Maybe there is more to do..)

5.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

5.34.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.22. Executing OPT_SHARE pass.

5.34.23. Executing OPT_DFF pass (perform DFF optimizations).

5.34.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.34.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.26. Finished OPT passes. (There is nothing left to do.)

5.35. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.36.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

5.36.3. Continuing TECHMAP pass.
Using template $paramod$a7edf286f31cfb6a8d8cfd1cdc68226faed25e4d\_80_xilinx_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu\WIDTH=s32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:54db3d359551b7fcca7e04949c338464fbb0c139$paramod$61cb9121f1136b48aeacc4eed2270cdde459d017\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:90b7a9721d556aff5e278e06c8b0fb36af777f9a$paramod$b4345452fc865c0339e9bcb740a5af13d2e6aa84\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:988650e8427a5a393c01d8e80008564e3dd41073$paramod$276ee2a3af8d8c5ab59174c02c677325bec8e0d7\_90_shift_shiftx for cells of type $shift.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$817919053e360e32f1a00d067c5411f16a07f712\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$30fa96e978dc3d9d8917e537f49e4beca9251827\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:16c9b782d0ab95a7c95e9584f262ac187703344d$paramod$4543e98b09d1150b9df43e79ba934dc9fb21cacd\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:f7e67177656d8d69a834134a38e24afd7d3b1439$paramod$7a923b88df27d766594bcce2ec3294eebd025fbe\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:20a7d82f9829f51be5ab65a25bafe843262fbc0b$paramod$8680697287b9557a2481878c04228dfd2dc28a07\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx'.

5.36.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6450.
    dead port 1/2 on $mux $procmux$6447.
    dead port 2/2 on $mux $procmux$6447.
    dead port 1/2 on $mux $procmux$6444.
    dead port 1/2 on $mux $procmux$6441.
    dead port 2/2 on $mux $procmux$6441.
    dead port 1/2 on $mux $procmux$6438.
    dead port 1/2 on $mux $procmux$6435.
    dead port 2/2 on $mux $procmux$6435.
    dead port 2/2 on $mux $procmux$6429.
    dead port 2/2 on $mux $procmux$6423.
Removed 11 multiplexer ports.
<suppressed ~1904 debug messages>

5.36.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$e9c51c6dde20d0afd41ae94253554f65728b9377\_80_xilinx_alu for cells of type $alu.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$55a7542f9f94f8353eeb47e045003199fd59709e\_80_xilinx_alu for cells of type $alu.
Using template $paramod$191acc1d2d42689ebb1ca5cb5fde8a2ce46b029d\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~901 debug messages>

5.37. Executing OPT pass (performing simple optimizations).

5.37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~1813 debug messages>

5.37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3435 debug messages>
Removed a total of 1145 cells.

5.37.3. Executing OPT_DFF pass (perform DFF optimizations).

5.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 504 unused cells and 1816 unused wires.
<suppressed ~505 debug messages>

5.37.5. Finished fast OPT passes.

5.38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port cpu_wrapper.Addr using IBUF.
Mapping port cpu_wrapper.Data_In using IBUF.
Mapping port cpu_wrapper.Data_Out using OBUF.
Mapping port cpu_wrapper.IO_Req using OBUF.
Mapping port cpu_wrapper.clk_LED using OBUF.
Mapping port cpu_wrapper.clk_dut using IBUF.
Mapping port cpu_wrapper.clk_emu using IBUF.
Mapping port cpu_wrapper.get_emu using IBUF.
Mapping port cpu_wrapper.load_emu using IBUF.

5.39. Executing TECHMAP pass (map to technology primitives).

5.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.39.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.39.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>
Removed 0 unused cells and 2 unused wires.

5.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~79 debug messages>

5.42. Executing ABC pass (technology mapping using ABC).

5.42.1. Extracting gate netlist of module `\cpu_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 2084 gates and 2310 wires to a netlist network with 224 inputs and 169 outputs.

5.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      517
ABC RESULTS:        internal signals:     1917
ABC RESULTS:           input signals:      224
ABC RESULTS:          output signals:      169
Removing temp directory.
Removed 0 unused cells and 1324 unused wires.

5.43. Executing TECHMAP pass (map to technology primitives).

5.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

5.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP1P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~267 debug messages>

5.44. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.45. Executing TECHMAP pass (map to technology primitives).

5.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.45.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.45.3. Continuing TECHMAP pass.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$4f2fcd1393a57edbd81655f4db27ec1e9f68d463\$lut for cells of type $lut.
Using template $paramod$c872b818d24e97f5cf70627ecd6df2558bc13db0\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$0bc3306be054debbaf17fc826ee6d9dc22e6d649\$lut for cells of type $lut.
Using template $paramod$cbe42dfc34509da53d1c8e63b3575891f7dc6d0c\$lut for cells of type $lut.
Using template $paramod$c025acb9f7c137aa8b42b95fd3bb9657525b95e9\$lut for cells of type $lut.
Using template $paramod$45aa96352a363152ea3b81d77a7d481586b961ec\$lut for cells of type $lut.
Using template $paramod$b8942fca32dfdc62a91c974c1562376c545ed5c1\$lut for cells of type $lut.
Using template $paramod$36daf9d83b85f9fbec0e2e63ca3716729ba21b1d\$lut for cells of type $lut.
Using template $paramod$e7ad7e0cdbf6bac0e950cf3367a673ba66f597ac\$lut for cells of type $lut.
Using template $paramod$9b1373a71f8b99850ef9baae54537c2b0776cc44\$lut for cells of type $lut.
Using template $paramod$4a26d1be662971d14a7e5f250ae682adec629943\$lut for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$a60d174bfeef4f00d2224a8c5135246507a254ed\$lut for cells of type $lut.
Using template $paramod$5220969545abf4269174c7b40c8098f532d7c689\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod$a4681f4c95965ca9df2043910a81038eb8c61e28\$lut for cells of type $lut.
Using template $paramod$9c8d545b83e0762f3118877b7e99a992ab74d889\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$ebf910d4087eb067cc21d5b758d87e5b874b2f90\$lut for cells of type $lut.
Using template $paramod$4236784d2375d0b365eb189f6146797bd68c3b92\$lut for cells of type $lut.
Using template $paramod$d2ef43814113ff73f9ebc73be6b7b228fcced45d\$lut for cells of type $lut.
Using template $paramod$93c5f6829bcdb8c08276d4dfa8e3d49aff20d2d7\$lut for cells of type $lut.
Using template $paramod$b234ad6f3387bc91717e12f4db11ddee1675c736\$lut for cells of type $lut.
Using template $paramod$b187b9fd52e8a2b21dffc6296f2b1c826fd404d1\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$99691b99cb8cf586d0b8ee9f86382bca32c7362f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$d67618f84cf1d9555a49b1398156ae85f59f8897\$lut for cells of type $lut.
Using template $paramod$fd5f1bede9345328a1b4848454c4557cc13504de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$d17d6e4a2bf53b2d834023f8809de21a10afe2b0\$lut for cells of type $lut.
Using template $paramod$5a2ae7c8762e2e7d0c7f824178cbde54757b55d1\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$3769a62b214a90415b9af846f937d85cd5842301\$lut for cells of type $lut.
Using template $paramod$3c622498730796ab851012a04e15023da2fe80e5\$lut for cells of type $lut.
Using template $paramod$cd74672d159d194020b1371bcc1b2be095bf155a\$lut for cells of type $lut.
Using template $paramod$7d529fcbdf4e4f0062fe25810f74271456d78ef5\$lut for cells of type $lut.
Using template $paramod$b2e030c62ac286d478218312955d34ada9ab9360\$lut for cells of type $lut.
Using template $paramod$86627ea38c4604d300c3b17d21d31d75e2b16ac8\$lut for cells of type $lut.
Using template $paramod$7cba169291646ed1f9e1efd2cbe320bed8fd3d4d\$lut for cells of type $lut.
Using template $paramod$dca27274bf7b5897d82104d56dd062c9a40b9ea1\$lut for cells of type $lut.
Using template $paramod$73499d8ac1af0ab9fffd66c7a0ba80901a31500a\$lut for cells of type $lut.
Using template $paramod$c982fc47f348fad396f27b7d5b32546d77327e85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$69c161a1f6cc2f2957dc1620798db7b2942f0e5e\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$cd675e12adc4ff300cc1a53bdebf96c11ae3abef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$3a4d7338a252bef5ca265e173b743026b7ab7358\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$84120fe114828eacfe566db6913b776fcf998775\$lut for cells of type $lut.
Using template $paramod$bd1a6e9584a1daf4e7e6c849f69c71729b77378b\$lut for cells of type $lut.
Using template $paramod$9f502264af70d27cee54c5380a1abfbf3e5db3ff\$lut for cells of type $lut.
Using template $paramod$e5e162c64eeb269e25bd336ec3e4e8f2d5be9e15\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$8608478417a5cb107d782987c9f8acb6bad112e4\$lut for cells of type $lut.
Using template $paramod$68a09192df1372bb304c59c124c8a1a788ea304c\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$dc3cc3b0847100d19ad223f87b613cea8ada0b6d\$lut for cells of type $lut.
Using template $paramod$27c1685c2164b29595ad41402edd91a4f79549f8\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$814fc33a0c33adf71d8daead74d4ad6b05f8411d\$lut for cells of type $lut.
Using template $paramod$7b9dc6156dd78b34b12ae10c2d6088528fc71207\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$f9c112f5fe2c17715d8c265f1ad593784a1e8114\$lut for cells of type $lut.
Using template $paramod$6a5c25ea40b1356bd3d6701a3f66691e9e3c4a16\$lut for cells of type $lut.
Using template $paramod$71c78aed52ec280e1f8b3a9bad71008b00ec3a2f\$lut for cells of type $lut.
Using template $paramod$313b5976377edaad8376e0f58b0fbb549622e8d5\$lut for cells of type $lut.
Using template $paramod$392ee7d845062fcc485d074811fb931502e936f0\$lut for cells of type $lut.
Using template $paramod$852e0b2cfc2a3e313390dc98cdee9cce0ff58909\$lut for cells of type $lut.
Using template $paramod$e6a4aac14b366f7770f6afc50867b3b8176ebb96\$lut for cells of type $lut.
Using template $paramod$b5000da8d1935bfaca95e4ed3d01ce9eb28a55db\$lut for cells of type $lut.
Using template $paramod$812d6fc36e110e5dddfe0998e45231ba0e361a1c\$lut for cells of type $lut.
Using template $paramod$c0bc288946881d105fd16d0eb01228f5e7110ec4\$lut for cells of type $lut.
Using template $paramod$740018ab337e3470a8ba2644d49074800350b3d5\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$2b16c9c18a9c942a88d3debe91de97d8ec1447c8\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$d6798391c1e22f8dc95a2778627323c992163192\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$58eeb77235a0ca2f890419ea9319cfc4bcd0f07d\$lut for cells of type $lut.
Using template $paramod$bbc7f011d2d047d1303e429d1776cfd27c97bec0\$lut for cells of type $lut.
Using template $paramod$b673e37b6cc1ef5ca014553c4106e321f7cb98a5\$lut for cells of type $lut.
Using template $paramod$15c4c5bbc18679ae7322fd4769794b0e3e21db9d\$lut for cells of type $lut.
Using template $paramod$c10d01b143eb6141509ddde7b2692c459117f790\$lut for cells of type $lut.
Using template $paramod$8a11e416304a2b48684c385aa4b3ec1664b17196\$lut for cells of type $lut.
Using template $paramod$e2a83c1ef719859637c52be0bb937f30873d8f31\$lut for cells of type $lut.
Using template $paramod$94ff2ed88c8f00f75d9fb462a55a7d952ca99e14\$lut for cells of type $lut.
Using template $paramod$fc31d2a538c0a17b0bc4582671c5f55a4fdbcff4\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$66d2e1d54ebced4af0beab25be0923f17770e2a7\$lut for cells of type $lut.
Using template $paramod$7280ed43c978679d02dd8babd0e8b7fd260587af\$lut for cells of type $lut.
Using template $paramod$f7cba41f4030c27eba8b1d9672d546ae7d861612\$lut for cells of type $lut.
Using template $paramod$c4eb7b050be2e5b6b55613c14ea07817421c4ff7\$lut for cells of type $lut.
Using template $paramod$9d1a69c79dfbe51bdd8550d96d655b6dbabcb15a\$lut for cells of type $lut.
Using template $paramod$c8449a13e5a7b5f33971a6689eea5ec499317abd\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$be995079df053c45f21ef2e0c315fb366ea230c9\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$58a869320f77976f22e00268fbc00190da943b28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$b7639459b85e19eff982b456265f6881b6df192e\$lut for cells of type $lut.
Using template $paramod$e6c62e06d0693610562cd253623836edf67ee9d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$2e0d52653da65361c04a917881a093de40c3c6db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$575ad4e0c67f4611566372f7a351aa1c32ce9c2c\$lut for cells of type $lut.
Using template $paramod$9bed4ec17557f5802cf907a03f8bb85466dfa09d\$lut for cells of type $lut.
Using template $paramod$fadd9ab30315655e17f2befec01f662d1f275d80\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$58ad8b9844701616e59716b3a8690efc27ac864b\$lut for cells of type $lut.
Using template $paramod$458ccb87305f8fff57a60efd214f0dd66958f476\$lut for cells of type $lut.
Using template $paramod$d2f36c73302c08bbdc72fbc9881a616e0b9b0bb5\$lut for cells of type $lut.
Using template $paramod$c697d8838bc01c55efad471889c5dbc1429afedb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$777330e1a3a1c338043d3ccdf1bc98e21439ba2f\$lut for cells of type $lut.
Using template $paramod$02175ca9d9443b6415d882d4f93273d2f28837ad\$lut for cells of type $lut.
Using template $paramod$5f643150ec979b4aba71ea0ec52e86ceacf7856b\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$0f5bf4015a4382c6ed92e91cf1357f88d5adda09\$lut for cells of type $lut.
Using template $paramod$aada620711ccc5dfc564ce6b79270dd5a0d26650\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$3554bd4efe955e2553aa5e4e88a086ffba86b114\$lut for cells of type $lut.
Using template $paramod$82af2a65f44cd7397f9ff998eeb397655d38a220\$lut for cells of type $lut.
Using template $paramod$a631cd2310693491cea5b8fab5a57272a73aba5b\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$fc742ef05444a1f69b80f41b4f563ee6056cd4af\$lut for cells of type $lut.
Using template $paramod$e00400f55b537aff66cdf59c86b123569598d753\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$1aa44315e0a85d04784ccbca83b022ff33a47fb6\$lut for cells of type $lut.
Using template $paramod$623a901634551388dc6d72957a8aef01cc0935d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$b701dbe1eaf4679f26796dbfcca5d87e40fc6cb6\$lut for cells of type $lut.
Using template $paramod$962ec85544c683d11ff40b85d469320a80f47dd0\$lut for cells of type $lut.
Using template $paramod$160b676b4b00ea5eeedb1b0994b8b0fb8fb4bf2c\$lut for cells of type $lut.
Using template $paramod$90687826ecc50762f08b06e0c2f0be8f8b42044c\$lut for cells of type $lut.
Using template $paramod$c25c3e0acf260a41559a61e1bd1989729e5e7709\$lut for cells of type $lut.
Using template $paramod$b2e3e29c10a9b97aa7236b3a38d8f36c08509f08\$lut for cells of type $lut.
Using template $paramod$6f94ed872e6e996ae21b7b60ade8b217c03dc294\$lut for cells of type $lut.
Using template $paramod$8861bf7d8a95ef2df4716def9cc6a0fd458adc02\$lut for cells of type $lut.
Using template $paramod$99147129397237b2ee43f73aa84efab76d263c47\$lut for cells of type $lut.
Using template $paramod$d8d3c91029a1933757204339e348693c108dd2eb\$lut for cells of type $lut.
Using template $paramod$ce56cc6bca0132a7bfe03e4a294d17239cd8d1fa\$lut for cells of type $lut.
Using template $paramod$95f7aaf87bc97e279ed8d77acf5962ca869e1b0b\$lut for cells of type $lut.
Using template $paramod$d065af9759fd2c63968a2cf5f83b6e45d6af10d7\$lut for cells of type $lut.
Using template $paramod$9747e27d592a5de65fe94778f9dc8ad338a6e3d4\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$60e85f9371f74b6999f555c8634f45ab7f009ad6\$lut for cells of type $lut.
Using template $paramod$5eed5b6ec1788c0ecb4d165a7b0568b9045a57c7\$lut for cells of type $lut.
Using template $paramod$c0dc9d84357d03a2533dc693d155cb0047b5cac0\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$f69c600baf60ab2a28e70ef1e04ed7f3492d0580\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$9a207d694cff1095ca945b22458d7626f1f980c2\$lut for cells of type $lut.
Using template $paramod$eeed37ce45abdda29d3e180f2d1dfc0c4c376530\$lut for cells of type $lut.
Using template $paramod$ac25dd8701d5e2ee3d84916edcf2789e604e8f42\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$ef2d421819f3ddc4ded13df6658828006771290b\$lut for cells of type $lut.
Using template $paramod$582619643dc12df7b93054214a0db56d02f70a2f\$lut for cells of type $lut.
Using template $paramod$527b7a4eb9feb4df53e2e8709cbede8e5c535ada\$lut for cells of type $lut.
Using template $paramod$83e36ea0ac60333dc99685f9c6d8886af9389dee\$lut for cells of type $lut.
Using template $paramod$d6f4e81d72c56279b3f99965739c1b608063887a\$lut for cells of type $lut.
Using template $paramod$ee1273a447e63e4e9d26796e983b505bb2da74dd\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$6175b798faaf880b79145fa02d16ce630ed6760b\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$68a19a9332a0166800b5cfe3cd3b55629799abea\$lut for cells of type $lut.
Using template $paramod$112d229f474ae16668a12c48d1b7279f076affa7\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$98d51b9f7e0d0e38798123c6427d42df1a0d72fb\$lut for cells of type $lut.
Using template $paramod$3cc7ca7ac0b6ace8ddd4366e30e0d3068cff366d\$lut for cells of type $lut.
Using template $paramod$4e8489d4f7deab1e2f16ee00b2cda8ba6b296b9d\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$cbcaec0a0ae0c091e0cd046c5e4579e636f4512c\$lut for cells of type $lut.
Using template $paramod$5c3def705bc442416d316b13f856b40b68eb3ad2\$lut for cells of type $lut.
Using template $paramod$5dae31bbe3e6a0d128cd7eaa150f4ada58aad5e3\$lut for cells of type $lut.
Using template $paramod$49eb50c63a5b5355fa8408239eeac288f1d9f4c3\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod$33d9f0f9d3903e4e6c4118a484eb8c0ef1263e93\$lut for cells of type $lut.
Using template $paramod$1d81265736509713f857edc12fa01e16d652d1c1\$lut for cells of type $lut.
Using template $paramod$c6994754c68eee8bac34e1bcd66ddef2a0d867f5\$lut for cells of type $lut.
Using template $paramod$984a79f19fd93c8df41cb6ae51282459b5663990\$lut for cells of type $lut.
Using template $paramod$7460d08a6d31b385b6a8915c9b5edbf49f01ecea\$lut for cells of type $lut.
Using template $paramod$190af558da09c9079631a85b7f519c04c70bf5bf\$lut for cells of type $lut.
Using template $paramod$1124887702c1d091984e15415ee65fb6dc549104\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$b718cf4b567ea36d83cc4b765d5f4cbd86bd453a\$lut for cells of type $lut.
Using template $paramod$d24cacf95b5cdee0b2f41250073337912e0fb01c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$ef992f3f16369665e984024e36e9e9826f259e66\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$be7ef5660242cb5eb24e1f9d947b69f45fdb935e\$lut for cells of type $lut.
Using template $paramod$21a26b0f8b7bd86c1fcebd0bfa774eb94242be3f\$lut for cells of type $lut.
Using template $paramod$1565e0eaa718786ec7eb6ad8353a9d5f5e86f57f\$lut for cells of type $lut.
Using template $paramod$25f7a3e490ed338e49ec033791c6b01c7349107b\$lut for cells of type $lut.
Using template $paramod$720b18fa8316206b3e9cf00cadb576f9aaaadaef\$lut for cells of type $lut.
Using template $paramod$ed18dc3452a144d6a4d030b9764b92eb9f9fd89a\$lut for cells of type $lut.
Using template $paramod$db3c9ec545828236a495d9d1641e67197dfba3b3\$lut for cells of type $lut.
Using template $paramod$244775d561599fb6108eabd15a80212301f565b3\$lut for cells of type $lut.
Using template $paramod$91e02d534cfbd40e7c8113c2708477bcfa3e90a2\$lut for cells of type $lut.
Using template $paramod$4e8c3360630781ccc9a6ba83c7f395440ca12486\$lut for cells of type $lut.
Using template $paramod$948caa077419dd0317147614cd5b507960d341ac\$lut for cells of type $lut.
Using template $paramod$9b39a944b6488e96e4c535da5c16911e7fc2d384\$lut for cells of type $lut.
Using template $paramod$f5c201717e84a0253b1f090957fbd2824ed819e9\$lut for cells of type $lut.
Using template $paramod$4b4da8134caecb60a633d6bfd3981a57db6d8254\$lut for cells of type $lut.
Using template $paramod$15ebf37d599131cba210da56e5b8b5d38388a21e\$lut for cells of type $lut.
Using template $paramod$2b4cc137d5f3febe53f78b0e00e43b383cdd2e6e\$lut for cells of type $lut.
Using template $paramod$b7c2376af1b19b50c26ce083fbcfc0832e8eea95\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$f9404fb57291fc30ac6c9f1bd1fb2f7dba5ecf78\$lut for cells of type $lut.
Using template $paramod$5549a10acc3d413e618299c7de39e8e0e7b37dbd\$lut for cells of type $lut.
Using template $paramod$66d61d051c7529175443c6e1ead4f624ac5baaa2\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$6bc8ad06b28acf522cc4f45b4065c89ee9aad647\$lut for cells of type $lut.
Using template $paramod$691d077c75f620c480a26384ee59d7fb0fe460a4\$lut for cells of type $lut.
Using template $paramod$826ab0a67e1317f18d3ee281942dad5396b4bd19\$lut for cells of type $lut.
Using template $paramod$409765cefef79ffa60c11dc3857065515212cd55\$lut for cells of type $lut.
Using template $paramod$3a8c04fbab15b17547bd026f9c886fd29375b569\$lut for cells of type $lut.
Using template $paramod$e1dce5c20f222208d466348e4a0a860bcf8957ab\$lut for cells of type $lut.
Using template $paramod$60e8e566498de583dd480aad393d75c2578c7a0e\$lut for cells of type $lut.
Using template $paramod$c596b7013c5329ac977e288bb664cacb8cd7cbd6\$lut for cells of type $lut.
Using template $paramod$22792dbb31fb8e09e4f43835dac6c3eed999bf9a\$lut for cells of type $lut.
Using template $paramod$eb8505af97e9c1f4940611e85d5e502e31ad6cc5\$lut for cells of type $lut.
Using template $paramod$82463d023f5d257a3d674f9611d1a6f16cd72a3e\$lut for cells of type $lut.
Using template $paramod$faaf5759c4f1779581259c0dfbe594d0237351af\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$5aa738c116fa56f2a9e83a506754876f6ffa9cdf\$lut for cells of type $lut.
Using template $paramod$aeb491e4572f6c947602d9454458809491af3514\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$ced3af778aecd860a34cef0520a526b2e556c2cd\$lut for cells of type $lut.
Using template $paramod$fc33a1da8d02e19c57b42d2afbe402c4a76e4cc9\$lut for cells of type $lut.
Using template $paramod$a443a5e8e004febb729054aa22a2e0aed8def4a3\$lut for cells of type $lut.
Using template $paramod$9a28c0f746b8b547b5f096d7eebafdb7c9ff9252\$lut for cells of type $lut.
Using template $paramod$583564c65e9cca88ac1699d88d94f74617db4233\$lut for cells of type $lut.
Using template $paramod$8a4fc1f1672a3cd819a93844545f88f53221461d\$lut for cells of type $lut.
Using template $paramod$187d600935db76313330ee89999615fcd44f3988\$lut for cells of type $lut.
Using template $paramod$a80e107f9e78fac1ebe85a100c9aef175bfba704\$lut for cells of type $lut.
Using template $paramod$bc82d2386730ac56f54c8faba3d6ae669876ca70\$lut for cells of type $lut.
Using template $paramod$cacb0f20e208b36e73bd2c54acee24b9f22bd63a\$lut for cells of type $lut.
Using template $paramod$99f347f2462af046f4219d077f1112f6a0335045\$lut for cells of type $lut.
Using template $paramod$8fcfcb6e9cfda9071c9b1f287e7380b7eea71f15\$lut for cells of type $lut.
Using template $paramod$9d7a5f08a15491df8a2d3f151e88b64596f02257\$lut for cells of type $lut.
Using template $paramod$01991f7d9c9ada556251c406a56f9a583be6f805\$lut for cells of type $lut.
Using template $paramod$6d64ac8ef6c7660d54d76662215b21ba883eb7ad\$lut for cells of type $lut.
Using template $paramod$b07255f3a8055e86bb845c62f4e0749af03b4868\$lut for cells of type $lut.
Using template $paramod$860caee9e11c24c0a3264d29bc64a8d1a287c4c6\$lut for cells of type $lut.
Using template $paramod$f38f4650e79a46d4a264f7c1acc633e80bc427d4\$lut for cells of type $lut.
Using template $paramod$d800a0139af8548ddd6440a9544b002e1602d804\$lut for cells of type $lut.
Using template $paramod$0bf4058fec44cdd73acbf53694a381015b4b4251\$lut for cells of type $lut.
Using template $paramod$d7084ff62a44d7fed5cb321a4b490b49782b2157\$lut for cells of type $lut.
Using template $paramod$c7962f1e9f6b33776d3c7576162a8f91be31f84e\$lut for cells of type $lut.
Using template $paramod$6bcabc9acb7bc91fceda73e950bd240af7c1389b\$lut for cells of type $lut.
Using template $paramod$ae556e7986968173b27b410268bd2dff979f8e6d\$lut for cells of type $lut.
Using template $paramod$66a7de8c590c9e78d13ca65b45916b868a10fa18\$lut for cells of type $lut.
Using template $paramod$a717c7783f5c8a186fe777fc6bd46a68fd54924c\$lut for cells of type $lut.
Using template $paramod$d5af70a2e0a98926ff929f8b3a5067a90125ed0f\$lut for cells of type $lut.
Using template $paramod$17c46753384a2205f8613cc800387f9340c8119c\$lut for cells of type $lut.
Using template $paramod$a08460b708c41cc20432e6716c627f26bf8865c7\$lut for cells of type $lut.
Using template $paramod$2f2a09012255a84ae0d518f5ffa75c439344f03b\$lut for cells of type $lut.
Using template $paramod$1f5ee8defdf0d607cf8858f5bb67b9b90093c037\$lut for cells of type $lut.
Using template $paramod$bf661a1243e01a5cca83087ad07e5b1992c8c181\$lut for cells of type $lut.
Using template $paramod$cc6cc844c3f535146a0d96d996f76382d7613363\$lut for cells of type $lut.
Using template $paramod$5f839560c5692be03566dbd9ecc8ff4be30a1df9\$lut for cells of type $lut.
Using template $paramod$1b375d151b578584a0d892e452eba569de0d3f37\$lut for cells of type $lut.
Using template $paramod$fcc29e7b8e53989a9318d4787834ab790d07dc1a\$lut for cells of type $lut.
Using template $paramod$c63da2feb422001d90f0ea94d96c71397049c557\$lut for cells of type $lut.
Using template $paramod$0705abd3ad60255cde39ef814cc06e95ca793041\$lut for cells of type $lut.
Using template $paramod$f4268955d25e548eea6872d1bcb8f045f2584618\$lut for cells of type $lut.
Using template $paramod$43dfafc80137da88c408b1faddcd76e9e3b82d73\$lut for cells of type $lut.
Using template $paramod$b4fc9370fbeaa89fbb3d6f24bccbe0226ad9a182\$lut for cells of type $lut.
Using template $paramod$c330733982611b1db96b723add4379f212d08ccc\$lut for cells of type $lut.
Using template $paramod$0e098dc0b24f81a85dcbb47a630470b123e40e83\$lut for cells of type $lut.
Using template $paramod$0279af53e6b758ae230ec252102aa06202fc1bbe\$lut for cells of type $lut.
Using template $paramod$e3a7bba435216191a54a8598551ffff19d36fa53\$lut for cells of type $lut.
Using template $paramod$d0d6b51fc0b68a7eb506a2d16638856537f93bc3\$lut for cells of type $lut.
Using template $paramod$e5fd3d0bc8d7651cdf3aaeaacccaa2951305bf0a\$lut for cells of type $lut.
Using template $paramod$bb01edb011032ae7badafea987e86194dd21002d\$lut for cells of type $lut.
Using template $paramod$46e2f79d4e2163e445cae9e45ef3ebbd85e62ecc\$lut for cells of type $lut.
Using template $paramod$23a39a6dc3f6a0a4c0593b7704490eb31de547a0\$lut for cells of type $lut.
Using template $paramod$64055f073a8cd2fc5df62375962a266b0adf371b\$lut for cells of type $lut.
Using template $paramod$ebdfcfcff262dd51670777fdac3780eaa72ae155\$lut for cells of type $lut.
Using template $paramod$216bfaee92d8306536103c995950ef3a6b00d2bd\$lut for cells of type $lut.
Using template $paramod$1da24b2d9207629099fd23dcb412813ea940b1a7\$lut for cells of type $lut.
Using template $paramod$682b76232b59dc5c929213b474012ceeb5cace2a\$lut for cells of type $lut.
Using template $paramod$dfd6f1ef935015fcf9ab4a0f70d7d611dac9d11a\$lut for cells of type $lut.
Using template $paramod$1ebc586364a1fcb252623564f908ab401968e26b\$lut for cells of type $lut.
Using template $paramod$440fb9a112a2b94af8238aa7c5cecbaa8acf19da\$lut for cells of type $lut.
Using template $paramod$47464c8908aaf4d7ba2a7612688bc42903e17afa\$lut for cells of type $lut.
Using template $paramod$d9882624ff80234fabb490068d3ca44a2f666247\$lut for cells of type $lut.
Using template $paramod$b2163407d0c51472f2f52c9e9ab606a20deb8244\$lut for cells of type $lut.
Using template $paramod$41d67bef43ff24b8821b48b8c397f8e8ab70d7ad\$lut for cells of type $lut.
Using template $paramod$63ddc2f798042e939c33179d75a6d83fe8dcabf9\$lut for cells of type $lut.
Using template $paramod$01985df8adf0e98017b02e54a63a2d5ff512e27f\$lut for cells of type $lut.
Using template $paramod$faf96d54a81f3655c0b4ef78376e2d3c8900eb63\$lut for cells of type $lut.
Using template $paramod$e692a7bf1f0cba3a5fa51104048f980e0e09cfd3\$lut for cells of type $lut.
Using template $paramod$fc865d13d84ff60f7e8789d29754b4330d227634\$lut for cells of type $lut.
Using template $paramod$e88f105bb70fca6927c72e494cce4d23b14d136f\$lut for cells of type $lut.
Using template $paramod$8628367c8fe6203c379f7ad4d090339e6aee2e9d\$lut for cells of type $lut.
Using template $paramod$6a1356ec93ceb6fd67ef4cb59e52c7878da23071\$lut for cells of type $lut.
Using template $paramod$77d7095ff0e80656c4c3c868e31a121380932c4c\$lut for cells of type $lut.
Using template $paramod$e513779d73228daddcbe7b70eb32531ca406d686\$lut for cells of type $lut.
Using template $paramod$595a5c28b35f4adb3ced5365228ca7aa11b6d1cf\$lut for cells of type $lut.
Using template $paramod$b0c9a8d4fd3ac93bb888fedb5df24d60064cc6a7\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$9165fe87701cd2c8904bc19b6d3283821087584c\$lut for cells of type $lut.
Using template $paramod$ff6bcd7e58a6d95d12642d57c39fd9cad3c109d7\$lut for cells of type $lut.
Using template $paramod$f5351797a1a1828e55c9dd7d4920c0e867368724\$lut for cells of type $lut.
Using template $paramod$e57e27e59a3a6ebe140c4d1f7d7013d21957a8ce\$lut for cells of type $lut.
Using template $paramod$6bc12bc1d340e34a1575394c0a926ed1a4b76f53\$lut for cells of type $lut.
Using template $paramod$fce843fc2295b8681b71b90b37d57a6c10cc9f74\$lut for cells of type $lut.
Using template $paramod$da3f3929853ef7202901c502f2986c5b97251eee\$lut for cells of type $lut.
Using template $paramod$8c0ff573f97cf7c9925691d181f5bc49af023d57\$lut for cells of type $lut.
Using template $paramod$b7a01c9f03ea8785039485ad4ebc54a2af6c2e9b\$lut for cells of type $lut.
Using template $paramod$11d47fc529326a91649ee1f8eb7f3dd44b9e63a8\$lut for cells of type $lut.
Using template $paramod$09e81a5ff254fe0703b28d9b2e62acebb84e0919\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5239 debug messages>

5.46. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in cpu_wrapper.

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in cpu_wrapper.
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15381.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15267.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 2)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15130$auto$blifparse.cc:535:parse_blif$15273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)

5.48. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on cpu_wrapper.$iopadmap$clk_emu[0].
Inserting BUFG on cpu_wrapper.u_cpu.ALU.clk[0].
Removed 0 unused cells and 2924 unused wires.

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper

5.49.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Removed 0 unused modules.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.

5.50. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                787
   Number of wire bits:           4573
   Number of public wires:         329
   Number of public wire bits:    3175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                954
     $scopeinfo                      2
     BUFG                            2
     CARRY4                         15
     FDCE                          133
     FDPE                            2
     FDRE                           70
     IBUF                           20
     INV                             6
     LUT1                            2
     LUT2                           94
     LUT3                           96
     LUT4                           69
     LUT5                           99
     LUT6                          209
     MUXF7                          92
     MUXF8                          17
     OBUF                           10
     RAMB36E1                       16

   Estimated number of LCs:        473

5.51. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\cpu_wrapper'.

7. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                787
   Number of wire bits:           4573
   Number of public wires:         329
   Number of public wire bits:    3175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                954
     $scopeinfo                      2
     BUFG                            2
     CARRY4                         15
     FDCE                          133
     FDPE                            2
     FDRE                           70
     IBUF                           20
     INV                             6
     LUT1                            2
     LUT2                           94
     LUT3                           96
     LUT4                           69
     LUT5                           99
     LUT6                          209
     MUXF7                          92
     MUXF8                          17
     OBUF                           10
     RAMB36E1                       16

Warnings: 44 unique messages, 44 total
End of script. Logfile hash: 1b7cc0bb39, CPU: user 10.02s system 0.06s, MEM: 169.12 MB peak
Yosys 0.38+88 (git sha1 38f1b0b12, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 58% 8x techmap (6 sec), 16% 23x read_verilog (1 sec), ...
