----------------------------------------------
   RMSE(R)           RMSE(I)
0.000450454419479 0.000541143584996
----------------------------------------------
*******************************************
PASS: The output matches the golden output!
*******************************************

C:\Users\ShaneWu\OneDrive\Desktop\Documents\NTU\HLS\labB\hls_FFT_hardware\solution1\sim\verilog>set PATH= 

C:\Users\ShaneWu\OneDrive\Desktop\Documents\NTU\HLS\labB\hls_FFT_hardware\solution1\sim\verilog>call E:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_fft_top glbl -Oenable_linking_all_libraries  -prj fft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s fft -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fft_top glbl -Oenable_linking_all_libraries -prj fft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s fft -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/ip/xil_defaultlib/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fadd_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/ip/xil_defaultlib/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/ip/xil_defaultlib/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fsub_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_I_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_I_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_I_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_R_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_R_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_R_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_OUT_R_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_I_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_I_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_I_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_I_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_I_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_I_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_I_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_R_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_R_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_R_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_R_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_R_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_R_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/AESL_automem_X_R_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X_R_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_Pipeline_butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_Pipeline_butterfly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_Pipeline_DFTpts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_Pipeline_DFTpts
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_Pipeline_Reverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_Pipeline_Reverse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_stages.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_stages
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_stages_Pipeline_DFTpts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_stages_Pipeline_DFTpts
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_stages_Pipeline_DFTpts_W_imag_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_stages_Pipeline_DFTpts_W_imag_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fft_stages_Pipeline_DFTpts_W_real_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fft_stages_Pipeline_DFTpts_W_real_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_fsub_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_mul_9s_9s_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_mul_9s_9s_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_mux_32_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_mux_32_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_Stage0_R_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_Stage0_R_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_Stage1_R_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_Stage1_R_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_Stage2_R_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_Stage2_R_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_W_imag_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_W_imag_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft_W_real_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_W_real_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fft_W_real_ROM_AUTO_1R
Compiling module xil_defaultlib.fft_W_imag_ROM_AUTO_1R
Compiling module xil_defaultlib.fft_Stage0_R_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft_Stage1_R_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft_Stage2_R_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft_mux_42_32_1_1(ID=1,din4_WIDT...
Compiling module xil_defaultlib.fft_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.fft_fft_Pipeline_Reverse
Compiling module xil_defaultlib.fft_fft_Pipeline_DFTpts
Compiling module xil_defaultlib.fft_fft_stages_Pipeline_DFTpts_W...
Compiling module xil_defaultlib.fft_fft_stages_Pipeline_DFTpts_W...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.fft_fsub_32ns_32ns_32_5_full_dsp...
Compiling module xil_defaultlib.fft_fsub_32ns_32ns_32_5_full_dsp...
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.fft_fadd_32ns_32ns_32_5_full_dsp...
Compiling module xil_defaultlib.fft_fadd_32ns_32ns_32_5_full_dsp...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.fft_fmul_32ns_32ns_32_4_max_dsp_...
Compiling module xil_defaultlib.fft_fmul_32ns_32ns_32_4_max_dsp_...
Compiling module xil_defaultlib.fft_mul_9s_9s_9_1_1(NUM_STAGE=1,...
Compiling module xil_defaultlib.fft_fft_stages_Pipeline_DFTpts
Compiling module xil_defaultlib.fft_fft_stages
Compiling module xil_defaultlib.fft_mux_32_32_1_1(ID=1,din3_WIDT...
Compiling module xil_defaultlib.fft_fft_Pipeline_butterfly
Compiling module xil_defaultlib.fft
Compiling module xil_defaultlib.AESL_automem_X_R_0
Compiling module xil_defaultlib.AESL_automem_X_R_1
Compiling module xil_defaultlib.AESL_automem_X_R_2
Compiling module xil_defaultlib.AESL_automem_X_R_3
Compiling module xil_defaultlib.AESL_automem_X_I_0
Compiling module xil_defaultlib.AESL_automem_X_I_1
Compiling module xil_defaultlib.AESL_automem_X_I_2
Compiling module xil_defaultlib.AESL_automem_X_I_3
Compiling module xil_defaultlib.AESL_automem_OUT_R_0
Compiling module xil_defaultlib.AESL_automem_OUT_R_1
Compiling module xil_defaultlib.AESL_automem_OUT_R_2
Compiling module xil_defaultlib.AESL_automem_OUT_R_3
Compiling module xil_defaultlib.AESL_automem_OUT_I_0
Compiling module xil_defaultlib.AESL_automem_OUT_I_1
Compiling module xil_defaultlib.AESL_automem_OUT_I_2
Compiling module xil_defaultlib.AESL_automem_OUT_I_3
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fft_top
Compiling module work.glbl
Built simulation snapshot fft

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fft/xsim_script.tcl
# xsim {fft} -view {{fft_dataflow_ana.wcfg}} -tclbatch {fft.tcl} -protoinst {fft.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fft.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fft_top/AESL_inst_fft//AESL_inst_fft_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fft_top/AESL_inst_fft/grp_fft_Pipeline_DFTpts_fu_434/grp_fft_Pipeline_DFTpts_fu_434_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fft_top/AESL_inst_fft/grp_fft_Pipeline_Reverse_fu_398/grp_fft_Pipeline_Reverse_fu_398_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fft_top/AESL_inst_fft/grp_fft_Pipeline_butterfly_fu_487/grp_fft_Pipeline_butterfly_fu_487_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/grp_fft_stages_Pipeline_DFTpts_fu_64_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_fu_454_activity
Time resolution is 1 ps
open_wave_config fft_dataflow_ana.wcfg
source fft.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_3_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_2_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_1_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_I_0_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_3_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_2_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_1_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_d1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_d0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/OUT_R_0_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_3_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_3_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_3_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_3_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_2_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_2_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_2_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_2_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_1_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_1_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_1_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_1_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_0_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_0_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_0_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_I_0_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_3_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_3_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_3_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_3_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_2_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_2_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_2_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_2_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_1_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_1_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_1_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_1_address0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_0_q1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_0_address1 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_0_q0 -into $return_group -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/AESL_inst_fft/X_R_0_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fft_top/AESL_inst_fft/ap_start -into $blocksiggroup
## add_wave /apatb_fft_top/AESL_inst_fft/ap_done -into $blocksiggroup
## add_wave /apatb_fft_top/AESL_inst_fft/ap_idle -into $blocksiggroup
## add_wave /apatb_fft_top/AESL_inst_fft/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fft_top/AESL_inst_fft/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fft_top/AESL_inst_fft/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fft_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_R_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_R_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_R_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_R_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_I_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_I_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_I_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_X_I_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_R_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_R_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_R_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_R_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_I_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_I_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_I_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_fft_top/LENGTH_OUT_I_3 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_fft_top/OUT_I_3_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_3_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_3_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_3_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_2_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_2_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_1_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_1_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_0_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_0_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_I_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_I_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_3_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_3_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_3_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_3_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_2_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_2_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_1_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_1_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_0_d1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_0_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/OUT_R_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/OUT_R_0_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_fft_top/X_I_3_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_2_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_1_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_0_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_I_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_I_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_3_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_2_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_1_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_0_q1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_fft_top/X_R_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fft_top/X_R_0_address0 -into $tb_return_group -radix hex
## save_wave_config fft.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U161/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U163/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U165/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U167/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U157/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U158/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U159/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U160/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U162/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U164/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U166/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U168/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13375 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13375 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18705 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18705 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18705 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18705 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18745 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18745 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24035 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24035 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24035 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24075 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24075 ns  Iteration: 12  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29365 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29365 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29365 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29365 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34695 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34695 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34695 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34695 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34735 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34735 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40025 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40025 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40025 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40025 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40065 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40065 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45355 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45355 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45355 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45355 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45395 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45395 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50685 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U56/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50685 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U57/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50685 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U58/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50685 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U59/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50725 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fsub_32ns_32ns_32_5_full_dsp_1_U54/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50725 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/grp_fft_stages_fu_454/grp_fft_stages_Pipeline_DFTpts_fu_64/fadd_32ns_32ns_32_5_full_dsp_1_U55/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [n/a] @ "53385000"
////////////////////////////////////////////////////////////////////////////////////
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U157/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U158/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U159/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U160/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U161/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U162/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U163/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U164/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U165/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fsub_32ns_32ns_32_5_full_dsp_1_U166/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U167/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53405 ns  Iteration: 11  Process: /apatb_fft_top/AESL_inst_fft/fadd_32ns_32ns_32_5_full_dsp_1_U168/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: E:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
$finish called at time : 53445 ns : File "C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labB/hls_FFT_hardware/solution1/sim/verilog/fft.autotb.v" Line 1200
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1224.082 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 46964 KB (Peak: 46964 KB), Simulation CPU Usage: 11687 ms
INFO: [Common 17-206] Exiting xsim at Fri Oct 21 22:27:16 2022...
----------------------------------------------
   RMSE(R)           RMSE(I)
0.000450454419479 0.000541143584996
----------------------------------------------
*******************************************
PASS: The output matches the golden output!
*******************************************
