#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct 19 18:48:14 2025
# Process ID: 26252
# Current directory: C:/Users/karti/Documents/ECE_385/Lab5/Lab5.runs/synth_1
# Command line: vivado.exe -log processor_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_top.tcl
# Log file: C:/Users/karti/Documents/ECE_385/Lab5/Lab5.runs/synth_1/processor_top.vds
# Journal file: C:/Users/karti/Documents/ECE_385/Lab5/Lab5.runs/synth_1\vivado.jou
# Running On: Kartik-Laptop, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33945 MB
#-----------------------------------------------------------
source processor_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.039 ; gain = 117.848
Command: synth_design -top processor_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26832
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'NO_OP' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv:58]
WARNING: [Synth 8-11067] parameter 'outHEX' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv:88]
WARNING: [Synth 8-11067] parameter 'inSW' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv:89]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.785 ; gain = 407.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor_top' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_1hz' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_1hz' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv:88]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sync_flop' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'sync_flop' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv:42]
INFO: [Synth 8-6157] synthesizing module 'slc3' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/slc3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/control.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/control.sv:308]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/control.sv:26]
INFO: [Synth 8-6157] synthesizing module 'bus' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:513]
INFO: [Synth 8-6155] done synthesizing module 'bus' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:513]
INFO: [Synth 8-6157] synthesizing module 'load_reg' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/load_reg.sv:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'load_reg' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/load_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'drMux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:481]
INFO: [Synth 8-6155] done synthesizing module 'drMux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:481]
INFO: [Synth 8-6157] synthesizing module 'sr1Mux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:437]
INFO: [Synth 8-6155] done synthesizing module 'sr1Mux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:437]
INFO: [Synth 8-6157] synthesizing module 'regFile' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:446]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:446]
INFO: [Synth 8-6157] synthesizing module 'sr2DMux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:428]
INFO: [Synth 8-6155] done synthesizing module 'sr2DMux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:428]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:411]
INFO: [Synth 8-226] default block is never used [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:411]
INFO: [Synth 8-6157] synthesizing module 'controlCodes' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:393]
INFO: [Synth 8-6155] done synthesizing module 'controlCodes' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:393]
INFO: [Synth 8-6157] synthesizing module 'sext' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'sext__parameterized0' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext__parameterized0' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'sext__parameterized1' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext__parameterized1' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'sext__parameterized2' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sext__parameterized2' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:382]
INFO: [Synth 8-6157] synthesizing module 'addr2Mux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:363]
INFO: [Synth 8-6155] done synthesizing module 'addr2Mux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:363]
INFO: [Synth 8-6157] synthesizing module 'addr1Mux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:354]
INFO: [Synth 8-6155] done synthesizing module 'addr1Mux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:354]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:346]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:346]
INFO: [Synth 8-6157] synthesizing module 'pcmux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:496]
INFO: [Synth 8-6155] done synthesizing module 'pcmux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:496]
INFO: [Synth 8-6157] synthesizing module 'pcInc' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:489]
INFO: [Synth 8-6155] done synthesizing module 'pcInc' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:489]
INFO: [Synth 8-6157] synthesizing module 'mioMux' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'mioMux' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_to_io' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_to_io' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'slc3' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/slc3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instantiate_ram' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv:18]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv:218]
INFO: [Synth 8-6155] done synthesizing module 'instantiate_ram' (0#1) [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv:18]
ERROR: [Synth 8-439] module 'blk_mem_gen_0' not found [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/memory.sv:37]
ERROR: [Synth 8-6156] failed synthesizing module 'memory' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/memory.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'processor_top' [C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.012 ; gain = 499.715
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 18:48:41 2025...
