{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628754387202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628754387207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 00:46:27 2021 " "Processing started: Thu Aug 12 00:46:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628754387207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754387207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off play_gif -c play_gif " "Command: quartus_map --read_settings_files=on --write_settings_files=off play_gif -c play_gif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754387207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628754387700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628754387700 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628754394466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:37 Progress: Loading qsys/system.qsys " "2021.08.12.00:46:37 Progress: Loading qsys/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754397085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:37 Progress: Reading input file " "2021.08.12.00:46:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754397526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:37 Progress: Adding altpll_0 \[altpll 18.1\] " "2021.08.12.00:46:37 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754397592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module altpll_0 " "2021.08.12.00:46:38 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\] " "2021.08.12.00:46:38 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module bridge_0 " "2021.08.12.00:46:38 Progress: Parameterizing module bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.08.12.00:46:38 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module clk_0 " "2021.08.12.00:46:38 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\] " "2021.08.12.00:46:38 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module clock_bridge " "2021.08.12.00:46:38 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding framecount \[altera_avalon_pio 18.1\] " "2021.08.12.00:46:38 Progress: Adding framecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module framecount " "2021.08.12.00:46:38 Progress: Parameterizing module framecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding imagecount \[altera_avalon_pio 18.1\] " "2021.08.12.00:46:38 Progress: Adding imagecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module imagecount " "2021.08.12.00:46:38 Progress: Parameterizing module imagecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\] " "2021.08.12.00:46:38 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module jtag_master " "2021.08.12.00:46:38 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.08.12.00:46:38 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing module sdram_controller " "2021.08.12.00:46:38 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Building connections " "2021.08.12.00:46:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Parameterizing connections " "2021.08.12.00:46:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:38 Progress: Validating " "2021.08.12.00:46:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754398576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.12.00:46:39 Progress: Done reading input file " "2021.08.12.00:46:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754399425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754400082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754400510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754401836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754401843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754401845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754401847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1 " "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754401849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0 " "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628754401850 ""}
