Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Nov 12 14:06:20 2024
| Host         : AxelsPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.697       -7.472                     12                16182        0.054        0.000                      0                16182        4.500        0.000                       0                  5075  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_12MHz                        {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_12MHz                                                                                                                                                                         16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        6.025        0.000                      0                    3        0.185        0.000                      0                    3        4.500        0.000                       0                     5  
  clk_out2_design_1_clk_wiz_0_0       39.311        0.000                      0                16167        0.054        0.000                      0                16167       41.166        0.000                       0                  5066  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       -0.697       -7.472                     12                   12        0.058        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clk_out2_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out2_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz
  To Clock:  clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.328ns (35.522%)  route 2.411ns (64.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.245 r  design_1_i/xadc_wiz_0/U0/DRDY
                         net (fo=3, routed)           2.411     2.655    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_pulse
    SLICE_X64Y83         LUT3 (Prop_lut3_I1_O)        0.124     2.779 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_i_1/O
                         net (fo=1, routed)           0.000     2.779    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_nxt
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.502     8.526    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                         clock pessimism              0.490     9.015    
                         clock uncertainty           -0.288     8.728    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.077     8.805    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.204ns (33.994%)  route 2.338ns (66.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.245 r  design_1_i/xadc_wiz_0/U0/DRDY
                         net (fo=3, routed)           2.338     2.583    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_pulse
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.502     8.526    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
                         clock pessimism              0.490     9.015    
                         clock uncertainty           -0.288     8.728    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.016     8.712    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.527ns (66.818%)  route 0.758ns (33.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     0.568 r  design_1_i/xadc_wiz_0/U0/EOC
                         net (fo=1, routed)           0.758     1.326    design_1_i/xadc_wiz_0/U0_n_2
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.420     8.444    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
                         clock pessimism              0.597     9.041    
                         clock uncertainty           -0.288     8.753    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848     7.905    design_1_i/xadc_wiz_0/U0
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  6.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.588    -0.576    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.428 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/Q
                         net (fo=1, routed)           0.059    -0.369    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.098    -0.271 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_nxt
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.856    -0.814    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.120    -0.456    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_wiz_0/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.379ns (60.320%)  route 0.249ns (39.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379    -0.237 r  design_1_i/xadc_wiz_0/U0/EOC
                         net (fo=1, routed)           0.249     0.013    design_1_i/xadc_wiz_0/U0_n_2
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.815    -0.856    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
                         clock pessimism              0.240    -0.616    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089    -0.705    design_1_i/xadc_wiz_0/U0
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.256ns (19.207%)  route 1.077ns (80.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DRDY
                         net (fo=3, routed)           1.077     0.717    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_pulse
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.856    -0.814    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
                         clock pessimism              0.502    -0.312    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.060    -0.252    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.969    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y83     design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.311ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        43.086ns  (logic 0.642ns (1.490%)  route 42.444ns (98.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 81.793 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.569    42.328    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.436    81.793    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]/C
                         clock pessimism              0.483    82.276    
                         clock uncertainty           -0.432    81.844    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.205    81.639    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                         81.639    
                         arrival time                         -42.328    
  -------------------------------------------------------------------
                         slack                                 39.311    

Slack (MET) :             39.311ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        43.086ns  (logic 0.642ns (1.490%)  route 42.444ns (98.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 81.793 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.569    42.328    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.436    81.793    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]/C
                         clock pessimism              0.483    82.276    
                         clock uncertainty           -0.432    81.844    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.205    81.639    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]
  -------------------------------------------------------------------
                         required time                         81.639    
                         arrival time                         -42.328    
  -------------------------------------------------------------------
                         slack                                 39.311    

Slack (MET) :             39.450ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        42.748ns  (logic 0.642ns (1.502%)  route 42.106ns (98.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 81.886 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.230    41.990    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.529    81.886    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CLK
                         clock pessimism              0.483    82.369    
                         clock uncertainty           -0.432    81.937    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    81.440    design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0
  -------------------------------------------------------------------
                         required time                         81.440    
                         arrival time                         -41.990    
  -------------------------------------------------------------------
                         slack                                 39.450    

Slack (MET) :             39.598ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        42.596ns  (logic 0.642ns (1.507%)  route 41.954ns (98.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 81.883 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.079    41.838    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.526    81.883    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CLK
                         clock pessimism              0.483    82.366    
                         clock uncertainty           -0.432    81.934    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    81.437    design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0
  -------------------------------------------------------------------
                         required time                         81.437    
                         arrival time                         -41.838    
  -------------------------------------------------------------------
                         slack                                 39.598    

Slack (MET) :             39.920ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        42.274ns  (logic 0.642ns (1.519%)  route 41.632ns (98.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 81.883 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.757    41.516    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.526    81.883    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CLK
                         clock pessimism              0.483    82.366    
                         clock uncertainty           -0.432    81.934    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    81.437    design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0
  -------------------------------------------------------------------
                         required time                         81.437    
                         arrival time                         -41.516    
  -------------------------------------------------------------------
                         slack                                 39.920    

Slack (MET) :             40.309ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        41.896ns  (logic 0.642ns (1.532%)  route 41.254ns (98.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 81.893 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.378    41.138    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.536    81.893    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/CLK
                         clock pessimism              0.483    82.376    
                         clock uncertainty           -0.432    81.944    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    81.447    design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0
  -------------------------------------------------------------------
                         required time                         81.447    
                         arrival time                         -41.138    
  -------------------------------------------------------------------
                         slack                                 40.309    

Slack (MET) :             40.395ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        42.072ns  (logic 0.642ns (1.526%)  route 41.430ns (98.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 81.863 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.555    41.314    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X7Y19          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.506    81.863    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X7Y19          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]/C
                         clock pessimism              0.483    82.346    
                         clock uncertainty           -0.432    81.914    
    SLICE_X7Y19          FDRE (Setup_fdre_C_CE)      -0.205    81.709    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]
  -------------------------------------------------------------------
                         required time                         81.709    
                         arrival time                         -41.314    
  -------------------------------------------------------------------
                         slack                                 40.395    

Slack (MET) :             40.406ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        41.993ns  (logic 0.642ns (1.529%)  route 41.351ns (98.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 81.795 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.476    41.235    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.438    81.795    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]/C
                         clock pessimism              0.483    82.278    
                         clock uncertainty           -0.432    81.846    
    SLICE_X13Y21         FDRE (Setup_fdre_C_CE)      -0.205    81.641    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]
  -------------------------------------------------------------------
                         required time                         81.641    
                         arrival time                         -41.235    
  -------------------------------------------------------------------
                         slack                                 40.406    

Slack (MET) :             40.406ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        41.993ns  (logic 0.642ns (1.529%)  route 41.351ns (98.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 81.795 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.476    41.235    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.438    81.795    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]/C
                         clock pessimism              0.483    82.278    
                         clock uncertainty           -0.432    81.846    
    SLICE_X13Y21         FDRE (Setup_fdre_C_CE)      -0.205    81.641    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]
  -------------------------------------------------------------------
                         required time                         81.641    
                         arrival time                         -41.235    
  -------------------------------------------------------------------
                         slack                                 40.406    

Slack (MET) :             40.518ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        41.882ns  (logic 0.642ns (1.533%)  route 41.240ns (98.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 81.796 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.735    -0.758    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.240 f  design_1_i/Correlator_TOF_0/U0/state_reg[0]/Q
                         net (fo=3136, routed)        3.875     3.636    design_1_i/Correlator_TOF_0/U0/state[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.760 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.365    41.124    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X15Y19         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.439    81.796    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X15Y19         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]/C
                         clock pessimism              0.483    82.279    
                         clock uncertainty           -0.432    81.847    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205    81.642    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]
  -------------------------------------------------------------------
                         required time                         81.642    
                         arrival time                         -41.124    
  -------------------------------------------------------------------
                         slack                                 40.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[24][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.174%)  route 0.249ns (63.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.569    -0.595    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X57Y49         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[24][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[24][0]/Q
                         net (fo=2, routed)           0.249    -0.205    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[24]_12[0]
    SLICE_X57Y55         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.834    -0.836    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X57Y55         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[25][0]/C
                         clock pessimism              0.507    -0.329    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.070    -0.259    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[25][0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[64][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[65][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.642    -0.521    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y143        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[64][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[64][11]/Q
                         net (fo=2, routed)           0.265    -0.115    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[64]_34[11]
    SLICE_X29Y142        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[65][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.916    -0.755    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y142        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[65][11]/C
                         clock pessimism              0.498    -0.257    
    SLICE_X29Y142        FDRE (Hold_fdre_C_D)         0.070    -0.187    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[65][11]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.639    -0.524    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][5]/Q
                         net (fo=12, routed)          0.275    -0.108    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151]_377[5]
    SLICE_X34Y117        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.908    -0.763    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][5]/C
                         clock pessimism              0.498    -0.265    
    SLICE_X34Y117        FDRE (Hold_fdre_C_D)         0.083    -0.182    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.233%)  route 0.271ns (65.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.554    -0.610    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X32Y29         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][0]/Q
                         net (fo=2, routed)           0.271    -0.198    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15]_9[0]
    SLICE_X47Y31         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.825    -0.846    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X47Y31         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[16][0]/C
                         clock pessimism              0.502    -0.344    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.070    -0.274    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.454%)  route 0.280ns (66.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.638    -0.525    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][8]/Q
                         net (fo=12, routed)          0.280    -0.104    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151]_377[8]
    SLICE_X34Y117        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.908    -0.763    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][8]/C
                         clock pessimism              0.498    -0.265    
    SLICE_X34Y117        FDRE (Hold_fdre_C_D)         0.084    -0.181    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][8]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[164][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[165][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.992%)  route 0.274ns (66.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.641    -0.522    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X37Y142        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[164][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[164][9]/Q
                         net (fo=12, routed)          0.274    -0.108    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[164]_384[9]
    SLICE_X32Y141        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[165][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.915    -0.756    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X32Y141        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[165][9]/C
                         clock pessimism              0.498    -0.258    
    SLICE_X32Y141        FDRE (Hold_fdre_C_D)         0.070    -0.188    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[165][9]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[149][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.487%)  route 0.268ns (65.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.640    -0.523    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X35Y111        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][8]/Q
                         net (fo=2, routed)           0.268    -0.115    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148]_66[8]
    SLICE_X36Y115        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[149][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.910    -0.761    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[149][8]/C
                         clock pessimism              0.498    -0.263    
    SLICE_X36Y115        FDRE (Hold_fdre_C_D)         0.066    -0.197    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[149][8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.921%)  route 0.287ns (67.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.640    -0.523    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y111        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][7]/Q
                         net (fo=12, routed)          0.287    -0.095    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151]_377[7]
    SLICE_X34Y116        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.909    -0.762    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y116        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][7]/C
                         clock pessimism              0.498    -0.264    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.083    -0.181    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][7]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[147][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.575%)  route 0.279ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.642    -0.521    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X35Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[147][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[147][11]/Q
                         net (fo=2, routed)           0.279    -0.101    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[147]_65[11]
    SLICE_X37Y107        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.915    -0.756    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X37Y107        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][11]/C
                         clock pessimism              0.498    -0.258    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.066    -0.192    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[148][11]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.045%)  route 0.299ns (67.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.638    -0.525    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151][9]/Q
                         net (fo=12, routed)          0.299    -0.085    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[151]_377[9]
    SLICE_X34Y118        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.907    -0.764    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][9]/C
                         clock pessimism              0.498    -0.266    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.088    -0.178    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[152][9]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y23      design_1_i/Correlator_TOF_0/U0/xcorr_temp[100]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y22      design_1_i/Correlator_TOF_0/U0/xcorr_temp[101]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y17      design_1_i/Correlator_TOF_0/U0/xcorr_temp[108]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y11      design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y10      design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y13      design_1_i/Correlator_TOF_0/U0/xcorr_temp[111]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y7       design_1_i/Correlator_TOF_0/U0/xcorr_temp[112]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y9       design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y17      design_1_i/Correlator_TOF_0/U0/xcorr_temp[120]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y15      design_1_i/Correlator_TOF_0/U0/xcorr_temp[121]0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X5Y86      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X5Y86      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X6Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X6Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X3Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X3Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X5Y86      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X5Y86      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X6Y88      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X6Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X6Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X3Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X3Y87      design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.697ns,  Total Violation       -7.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.198ns  (logic 1.214ns (37.957%)  route 1.984ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[11]
                         net (fo=1, routed)           1.984    82.239    design_1_i/Correlator_TOF_0/U0/Sample[7]
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.081    81.542    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                         81.542    
                         arrival time                         -82.239    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.170ns  (logic 1.214ns (38.302%)  route 1.956ns (61.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[7]
                         net (fo=1, routed)           1.956    82.210    design_1_i/Correlator_TOF_0/U0/Sample[3]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.081    81.542    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.542    
                         arrival time                         -82.210    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.667ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.145ns  (logic 1.214ns (38.600%)  route 1.931ns (61.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[4]
                         net (fo=1, routed)           1.931    82.186    design_1_i/Correlator_TOF_0/U0/Sample[0]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.105    81.518    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.518    
                         arrival time                         -82.186    
  -------------------------------------------------------------------
                         slack                                 -0.667    

Slack (VIOLATED) :        -0.664ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.145ns  (logic 1.214ns (38.600%)  route 1.931ns (61.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[5]
                         net (fo=1, routed)           1.931    82.186    design_1_i/Correlator_TOF_0/U0/Sample[1]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.102    81.521    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.521    
                         arrival time                         -82.186    
  -------------------------------------------------------------------
                         slack                                 -0.664    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.167ns  (logic 1.214ns (38.338%)  route 1.953ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[8]
                         net (fo=1, routed)           1.953    82.207    design_1_i/Correlator_TOF_0/U0/Sample[4]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.061    81.562    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         81.562    
                         arrival time                         -82.207    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.112ns  (logic 1.214ns (39.005%)  route 1.898ns (60.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[15]
                         net (fo=1, routed)           1.898    82.153    design_1_i/Correlator_TOF_0/U0/Sample[11]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.109    81.514    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]
  -------------------------------------------------------------------
                         required time                         81.514    
                         arrival time                         -82.153    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.141ns  (logic 1.214ns (38.654%)  route 1.927ns (61.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[12]
                         net (fo=1, routed)           1.927    82.181    design_1_i/Correlator_TOF_0/U0/Sample[8]
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.061    81.562    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]
  -------------------------------------------------------------------
                         required time                         81.562    
                         arrival time                         -82.181    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.092ns  (logic 1.214ns (39.263%)  route 1.878ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[14]
                         net (fo=1, routed)           1.878    82.132    design_1_i/Correlator_TOF_0/U0/Sample[10]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.105    81.518    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]
  -------------------------------------------------------------------
                         required time                         81.518    
                         arrival time                         -82.132    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.133ns  (logic 1.214ns (38.748%)  route 1.919ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[9]
                         net (fo=1, routed)           1.919    82.173    design_1_i/Correlator_TOF_0/U0/Sample[5]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.058    81.565    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.565    
                         arrival time                         -82.173    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@83.333ns - clk_out1_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.124ns  (logic 1.214ns (38.864%)  route 1.910ns (61.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 81.777 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 79.040 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    81.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    75.744 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    77.410    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.506 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    79.040    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    80.254 r  design_1_i/xadc_wiz_0/U0/DO[6]
                         net (fo=1, routed)           1.910    82.164    design_1_i/Correlator_TOF_0/U0/Sample[2]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk_12MHz (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.420    81.777    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/C
                         clock pessimism              0.398    82.175    
                         clock uncertainty           -0.552    81.623    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.067    81.556    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         81.556    
                         arrival time                         -82.164    
  -------------------------------------------------------------------
                         slack                                 -0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.256ns (25.991%)  route 0.729ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[14]
                         net (fo=1, routed)           0.729     0.369    design_1_i/Correlator_TOF_0/U0/Sample[10]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.061     0.312    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.256ns (25.710%)  route 0.740ns (74.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[12]
                         net (fo=1, routed)           0.740     0.380    design_1_i/Correlator_TOF_0/U0/Sample[8]
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070     0.321    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.256ns (25.743%)  route 0.738ns (74.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[15]
                         net (fo=1, routed)           0.738     0.379    design_1_i/Correlator_TOF_0/U0/Sample[11]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.059     0.310    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.256ns (25.597%)  route 0.744ns (74.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[4]
                         net (fo=1, routed)           0.744     0.384    design_1_i/Correlator_TOF_0/U0/Sample[0]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.061     0.312    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.256ns (25.572%)  route 0.745ns (74.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[5]
                         net (fo=1, routed)           0.745     0.385    design_1_i/Correlator_TOF_0/U0/Sample[1]
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.061     0.312    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.256ns (25.087%)  route 0.764ns (74.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[10]
                         net (fo=1, routed)           0.764     0.405    design_1_i/Correlator_TOF_0/U0/Sample[6]
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y75         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070     0.321    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.256ns (25.158%)  route 0.762ns (74.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[7]
                         net (fo=1, routed)           0.762     0.402    design_1_i/Correlator_TOF_0/U0/Sample[3]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.066     0.317    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.256ns (24.646%)  route 0.783ns (75.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[6]
                         net (fo=1, routed)           0.783     0.423    design_1_i/Correlator_TOF_0/U0/Sample[2]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070     0.321    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.256ns (24.368%)  route 0.795ns (75.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[8]
                         net (fo=1, routed)           0.795     0.435    design_1_i/Correlator_TOF_0/U0/Sample[4]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070     0.321    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.256ns (24.287%)  route 0.798ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DO[9]
                         net (fo=1, routed)           0.798     0.438    design_1_i/Correlator_TOF_0/U0/Sample[5]
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.815    -0.856    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.552     0.251    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072     0.323    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.116    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.518ns (62.843%)  route 0.306ns (37.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.618    -0.875    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/Q
                         net (fo=2, routed)           0.306    -0.051    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/src_in
    SLICE_X65Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.502    -1.474    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/dest_clk
    SLICE_X65Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.676ns  (logic 0.418ns (61.809%)  route 0.258ns (38.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.502    -1.474    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.418    -1.056 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/Q
                         net (fo=2, routed)           0.258    -0.798    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/src_in
    SLICE_X65Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.618    -0.875    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/dest_clk
    SLICE_X65Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drdy_Out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.722ns (60.297%)  route 3.109ns (39.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.900ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.245 r  design_1_i/xadc_wiz_0/U0/DRDY
                         net (fo=3, routed)           3.109     3.354    drdy_Out_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.872 r  drdy_Out_OBUF_inst/O
                         net (fo=0)                   0.000     6.872    drdy_Out
    P3                                                                r  drdy_Out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drdy_Out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.475ns (60.003%)  route 0.983ns (39.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.900ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3, routed)           0.548    -0.616    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256    -0.360 r  design_1_i/xadc_wiz_0/U0/DRDY
                         net (fo=3, routed)           0.983     0.624    drdy_Out_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.219     1.843 r  drdy_Out_OBUF_inst/O
                         net (fo=0)                   0.000     1.843    drdy_Out
    P3                                                                r  drdy_Out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk12MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 3.605ns (44.022%)  route 4.584ns (55.978%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.411 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    39.173 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        2.918    42.091    clk12MHz_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.509    45.600 f  clk12MHz_OBUF_inst/O
                         net (fo=0)                   0.000    45.600    clk12MHz
    N2                                                                f  clk12MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 3.968ns (52.078%)  route 3.651ns (47.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.618    -0.875    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X5Y86          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[0]/Q
                         net (fo=1, routed)           3.651     3.232    TOF_out_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512     6.744 r  TOF_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.744    TOF_out[0]
    M3                                                                r  TOF_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 4.023ns (53.385%)  route 3.513ns (46.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.620    -0.873    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X6Y88          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[10]/Q
                         net (fo=1, routed)           3.513     3.158    TOF_out_OBUF[10]
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.662 r  TOF_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.662    TOF_out[10]
    J1                                                                r  TOF_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 3.971ns (53.571%)  route 3.442ns (46.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.736    -0.757    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.301 r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/Q
                         net (fo=1, routed)           3.442     3.141    TOF_ready_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.657 r  TOF_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.657    TOF_ready
    P1                                                                r  TOF_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 3.959ns (52.801%)  route 3.539ns (47.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.622    -0.871    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X3Y87          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[1]/Q
                         net (fo=1, routed)           3.539     3.124    TOF_out_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.503     6.627 r  TOF_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.627    TOF_out[1]
    L3                                                                r  TOF_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 3.961ns (52.854%)  route 3.533ns (47.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.622    -0.871    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X5Y91          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[5]/Q
                         net (fo=1, routed)           3.533     3.118    TOF_out_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         3.505     6.622 r  TOF_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.622    TOF_out[5]
    H1                                                                r  TOF_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.378ns  (logic 4.039ns (54.748%)  route 3.339ns (45.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.619    -0.874    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X6Y87          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           3.339     2.983    TOF_out_OBUF[12]
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.504 r  TOF_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.504    TOF_out[12]
    L1                                                                r  TOF_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.025ns (54.622%)  route 3.344ns (45.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.620    -0.873    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X6Y88          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/Q
                         net (fo=1, routed)           3.344     2.988    TOF_out_OBUF[11]
    K2                   OBUF (Prop_obuf_I_O)         3.507     6.495 r  TOF_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.495    TOF_out[11]
    K2                                                                r  TOF_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.021ns (54.951%)  route 3.296ns (45.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.624    -0.869    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y90          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[6]/Q
                         net (fo=1, routed)           3.296     2.945    TOF_out_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         3.503     6.448 r  TOF_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.448    TOF_out[6]
    A15                                                               r  TOF_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.038ns (55.218%)  route 3.275ns (44.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.624    -0.869    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y89          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[8]/Q
                         net (fo=1, routed)           3.275     2.924    TOF_out_OBUF[8]
    A14                  OBUF (Prop_obuf_I_O)         3.520     6.443 r  TOF_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.443    TOF_out[8]
    A14                                                               r  TOF_out[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk12MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.236ns (50.137%)  route 1.229ns (49.863%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.740    -0.423    clk12MHz_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     0.787 r  clk12MHz_OBUF_inst/O
                         net (fo=0)                   0.000     0.787    clk12MHz
    N2                                                                r  clk12MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            drdy_latch
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.397ns (68.598%)  route 0.639ns (31.402%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.588    -0.576    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/dest_clk
    SLICE_X65Y83         FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.219    -0.216    design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_sync_out
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_pulse_INST_0/O
                         net (fo=5, routed)           0.420     0.250    drdy_latch_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.211     1.460 r  drdy_latch_OBUF_inst/O
                         net (fo=0)                   0.000     1.460    drdy_latch
    N1                                                                r  drdy_latch (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.377ns (64.812%)  route 0.748ns (35.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.592    -0.572    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y90          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[2]/Q
                         net (fo=1, routed)           0.748     0.340    TOF_out_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     1.553 r  TOF_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.553    TOF_out[2]
    A16                                                               r  TOF_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.390ns (62.952%)  route 0.818ns (37.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.591    -0.573    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y89          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[7]/Q
                         net (fo=1, routed)           0.818     0.409    TOF_out_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         1.226     1.635 r  TOF_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.635    TOF_out[7]
    B15                                                               r  TOF_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.370ns (59.161%)  route 0.946ns (40.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.592    -0.572    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y90          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[4]/Q
                         net (fo=1, routed)           0.946     0.538    TOF_out_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         1.206     1.744 r  TOF_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.744    TOF_out[4]
    C15                                                               r  TOF_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.368ns (57.257%)  route 1.021ns (42.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.592    -0.572    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y90          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[6]/Q
                         net (fo=1, routed)           1.021     0.614    TOF_out_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         1.204     1.818 r  TOF_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.818    TOF_out[6]
    A15                                                               r  TOF_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.385ns (57.592%)  route 1.020ns (42.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.591    -0.573    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X2Y89          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[8]/Q
                         net (fo=1, routed)           1.020     0.611    TOF_out_OBUF[8]
    A14                  OBUF (Prop_obuf_I_O)         1.221     1.832 r  TOF_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.832    TOF_out[8]
    A14                                                               r  TOF_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.352ns (55.347%)  route 1.091ns (44.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.587    -0.577    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X5Y86          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[3]/Q
                         net (fo=1, routed)           1.091     0.655    TOF_out_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.867 r  TOF_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.867    TOF_out[3]
    K3                                                                r  TOF_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.346ns (54.821%)  route 1.109ns (45.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.587    -0.577    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X5Y86          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[9]/Q
                         net (fo=1, routed)           1.109     0.673    TOF_out_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.878 r  TOF_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.878    TOF_out[9]
    J3                                                                r  TOF_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.372ns (54.603%)  route 1.141ns (45.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.589    -0.575    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X6Y88          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[11]/Q
                         net (fo=1, routed)           1.141     0.730    TOF_out_OBUF[11]
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.938 r  TOF_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.938    TOF_out[11]
    K2                                                                r  TOF_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay         10070 Endpoints
Min Delay         10070 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.903ns  (logic 1.605ns (3.574%)  route 43.298ns (96.426%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.569    44.903    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.436    -1.540    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.903ns  (logic 1.605ns (3.574%)  route 43.298ns (96.426%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.569    44.903    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.436    -1.540    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y27         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[14][11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.564ns  (logic 1.605ns (3.601%)  route 42.959ns (96.399%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.230    44.564    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.529    -1.447    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.413ns  (logic 1.605ns (3.613%)  route 42.808ns (96.387%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       38.079    44.413    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.526    -1.450    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.091ns  (logic 1.605ns (3.640%)  route 42.486ns (96.360%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.757    44.091    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.526    -1.450    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.889ns  (logic 1.605ns (3.656%)  route 42.284ns (96.343%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.555    43.889    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X7Y19          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.506    -1.470    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X7Y19          FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[12][9]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.809ns  (logic 1.605ns (3.663%)  route 42.205ns (96.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.476    43.809    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.438    -1.538    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.809ns  (logic 1.605ns (3.663%)  route 42.205ns (96.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.476    43.809    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.438    -1.538    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y21         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[110][0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.712ns  (logic 1.605ns (3.671%)  route 42.107ns (96.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.378    43.712    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.536    -1.440    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.699ns  (logic 1.605ns (3.672%)  route 42.094ns (96.328%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.861ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  start_IBUF_inst/O
                         net (fo=23, routed)          4.729     6.210    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.334 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)       37.365    43.699    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X15Y19         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        1.439    -1.537    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X15Y19         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[15][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.294ns (15.284%)  route 1.627ns (84.716%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          1.627     1.876    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.921    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.826    -0.844    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.294ns (15.012%)  route 1.662ns (84.988%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          1.550     1.799    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__5/O
                         net (fo=1, routed)           0.112     1.956    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__5_n_0
    SLICE_X40Y91         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.830    -0.841    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__5/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.294ns (14.415%)  route 1.743ns (85.585%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          1.549     1.798    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.194     2.037    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__0_n_0
    SLICE_X40Y91         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.830    -0.841    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__0/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.260ns  (logic 0.294ns (12.989%)  route 1.967ns (87.011%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          1.967     2.215    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X36Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.260 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     2.260    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__1_n_0
    SLICE_X36Y104        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.916    -0.755    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y104        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__1/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.323ns  (logic 0.294ns (12.640%)  route 2.029ns (87.360%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          2.029     2.278    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.323 r  design_1_i/Correlator_TOF_0/U0/state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.323    design_1_i/Correlator_TOF_0/U0/state__0[3]
    SLICE_X36Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.916    -0.755    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.294ns (12.212%)  route 2.111ns (87.788%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  start_IBUF_inst/O
                         net (fo=23, routed)          1.857     2.106    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X41Y101        LUT6 (Prop_lut6_I4_O)        0.045     2.151 r  design_1_i/Correlator_TOF_0/U0/TOF_ready_i_1/O
                         net (fo=1, routed)           0.254     2.404    design_1_i/Correlator_TOF_0/U0/TOF_ready_i_1_n_0
    SLICE_X41Y101        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.917    -0.754    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.425ns  (logic 0.294ns (12.109%)  route 2.131ns (87.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          2.131     2.380    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X37Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.425 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__4/O
                         net (fo=1, routed)           0.000     2.425    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__4_n_0
    SLICE_X37Y87         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.825    -0.845    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X37Y87         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__4/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.461ns  (logic 0.294ns (11.929%)  route 2.168ns (88.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          2.050     2.299    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.344 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__6/O
                         net (fo=1, routed)           0.118     2.461    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__6_n_0
    SLICE_X36Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.916    -0.755    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__6/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[91][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.462ns  (logic 0.294ns (11.927%)  route 2.168ns (88.073%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  start_IBUF_inst/O
                         net (fo=23, routed)          2.041     2.290    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y88         LUT5 (Prop_lut5_I1_O)        0.045     2.335 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2/O
                         net (fo=2490, routed)        0.127     2.462    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0
    SLICE_X32Y88         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[91][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.827    -0.843    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X32Y88         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[91][3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.468ns  (logic 0.294ns (11.899%)  route 2.174ns (88.101%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  start_IBUF_inst/O
                         net (fo=23, routed)          2.118     2.366    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X35Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.411 r  design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__3/O
                         net (fo=1, routed)           0.056     2.468    design_1_i/Correlator_TOF_0/U0/state[3]_rep_i_1__3_n_0
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5065, routed)        0.916    -0.755    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/state_reg[3]_rep__3/C





