OPT_DESIGN_PATH=D:/RTL_FPGA/SD3/VERILOG/AULA53_arbitradores/sim_arbitrer/work/@_opt
