Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: switch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "switch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "./../../src/include" }

---- Target Parameters
Output File Name                   : "switch"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : switch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : switch.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "./../../src/include/../../src/game_core/switch.v" in library work
Module <switch> compiled
No errors in compilation
Analysis of file <"switch.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <switch> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <switch>.
Module <switch> is correct for synthesis.
 
    Set user-defined property "OPTIMIZE =  OFF" for signal <key_switch> in unit <switch>.
    Set user-defined property "OPTIMIZE =  OFF" for signal <clk> in unit <switch>.
    Set user-defined property "OPTIMIZE =  OFF" for signal <reset> in unit <switch>.
    Set user-defined property "OPTIMIZE =  OFF" for signal <win_s> in unit <switch>.
    Set user-defined property "OPTIMIZE =  OFF" for signal <win_m> in unit <switch>.
    Set user-defined property "OPTIMIZE =  OFF" for signal <lose_s> in unit <switch>.
    Set user-defined property "OPTIMIZE =  OFF" for signal <lose_m> in unit <switch>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <switch>.
    Related source file is "./../../src/include/../../src/game_core/switch.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 41 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <switch> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <switch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block switch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : switch.ngr
Top Level Output File Name         : switch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 5
#      INV                         : 1
#      LUT2                        : 2
#      LUT4                        : 2
# FlipFlops/Latches                : 2
#      FDR                         : 1
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                       3  out of  13696     0%  
 Number of Slice Flip Flops:             2  out of  27392     0%  
 Number of 4 input LUTs:                 5  out of  27392     0%  
 Number of IOs:                         11
 Number of bonded IOBs:                 11  out of    556     1%  
 Number of GCLKs:                        1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 1.612ns (Maximum Frequency: 620.328MHz)
   Minimum input arrival time before clock: 1.792ns
   Maximum output required time after clock: 4.132ns
   Maximum combinational path delay: 4.506ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.612ns (frequency: 620.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.612ns (Levels of Logic = 1)
  Source:            state_FFd1 (FF)
  Destination:       state_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FFd1 to state_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.370   0.428  state_FFd1 (state_FFd1)
     INV:I->O              1   0.275   0.331  state_FFd2-In11_INV_0 (N5)
     FDRE:D                    0.208          state_FFd2
    ----------------------------------------
    Total                      1.612ns (0.853ns logic, 0.759ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.792ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       state_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: reset to state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.878   0.378  reset_IBUF (reset_IBUF)
     FDR:R                     0.536          state_FFd1
    ----------------------------------------
    Total                      1.792ns (1.414ns logic, 0.378ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.132ns (Levels of Logic = 2)
  Source:            state_FFd2 (FF)
  Destination:       switch_reset (PAD)
  Source Clock:      clk rising

  Data Path: state_FFd2 to switch_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.370   0.564  state_FFd2 (state_FFd2)
     LUT2:I0->O            1   0.275   0.332  state_Out01 (switch_sel_OBUF)
     OBUF:I->O                 2.592          switch_sel_OBUF (switch_sel)
    ----------------------------------------
    Total                      4.132ns (3.237ns logic, 0.895ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               4.506ns (Levels of Logic = 3)
  Source:            win_s (PAD)
  Destination:       win (PAD)

  Data Path: win_s to win
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.430  win_s_IBUF (win_s_IBUF)
     LUT4:I1->O            1   0.275   0.332  win1 (win_OBUF)
     OBUF:I->O                 2.592          win_OBUF (win)
    ----------------------------------------
    Total                      4.506ns (3.745ns logic, 0.761ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
CPU : 3.61 / 3.91 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 198444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

