// Seed: 1411407351
module module_0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    output uwire id_12,
    input uwire id_13,
    input uwire id_14
);
  assign id_1 = 1 ? 1 : id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  always_latch @(posedge 1) id_6 <= 1;
  reg id_9;
  module_0 modCall_1 ();
  assign id_6 = id_9;
endmodule
