// Seed: 1182452890
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_2,
      id_3
  );
  output wire id_2;
  input wire id_1;
  wire id_4;
  ;
endmodule
module module_2 #(
    parameter id_4 = 32'd55
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  parameter time id_4 = -1 + 1 >= 1;
  assign id_3[id_4] = id_4#(.id_4(-1));
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_1
  );
  initial begin : LABEL_0
    if (id_4 - 1) assume (-1);
  end
  wire id_6;
  bit  id_7;
  initial begin : LABEL_1
    id_7 = id_6;
    wait (1);
    if (-1'b0) if (id_4) if (-1) assign id_7 = id_6;
  end
endmodule
