
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	-file scripts/part2_master.tcl 
Date:		Tue Apr 20 13:05:01 2021
Host:		ensc-esil-03 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "scripts/part2_master.tcl" ...
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_original_verilog_files inputs/core_adapter.ref.v
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell core_adapter
<CMD> set init_verilog inputs/core_adapter.ref.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/20 13:05:45, mem=410.9M)
#% End Load MMMC data ... (date=04/20 13:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=411.1M, current mem=411.1M)
nangate45nm_caps

Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Apr 20 13:05:45 2021
viaInitial ends at Tue Apr 20 13:05:45 2021
Loading view definition file from Default.view
Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=29.0M, fe_cpu=0.19min, fe_real=0.73min, fe_mem=594.0M) ***
#% Begin Load netlist data ... (date=04/20 13:05:45, mem=428.1M)
*** Begin netlist parsing (mem=594.0M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'inputs/core_adapter.ref.v'

*** Memory Usage v#1 (Current mem = 602.953M, initial mem = 251.488M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=603.0M) ***
#% End Load netlist data ... (date=04/20 13:05:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=444.2M, current mem=444.2M)
Set top cell to core_adapter.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core_adapter ...
*** Netlist is unique.
** info: there are 174 modules.
** info: there are 26116 stdCell insts.

*** Memory Usage v#1 (Current mem = 653.879M, initial mem = 251.488M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: core_adapter_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'inputs/core_adapter.sdc' ...
Current (total cpu=0:00:12.2, real=0:00:45.0, peak res=590.8M, current mem=589.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/core_adapter.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/core_adapter.sdc, Line 10).

INFO (CTE): Reading of timing constraints file inputs/core_adapter.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=606.1M, current mem=606.1M)
Current (total cpu=0:00:12.3, real=0:00:45.0, peak res=606.1M, current mem=606.1M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 22 warning(s), 2 error(s)

<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -d 260 260 5 5 5 5
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 15.0 -pin {resetn addr_in* mr mw data_in*}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [67] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 830.0M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Left -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 25.0 -pin {data_out* nready}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 830.0M).
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -all -override
<CMD> globalNetConnect VDD -type tiehi -inst * -all -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -all -override
<CMD> globalNetConnect VSS -type tielo -inst * -all -override
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.8 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/20 13:05:46, mem=646.5M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/20 13:05:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=648.1M, current mem=648.1M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 1.0 -set_to_set_distance 5
#% Begin addStripe (date=04/20 13:05:46, mem=648.1M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 100 wires.
ViaGen created 200 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       100      |       NA       |
|  via6  |       200      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/20 13:05:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=648.8M, current mem=648.8M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.8 -set_to_set_distance 5
#% Begin addStripe (date=04/20 13:05:46, mem=648.8M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 100 wires.
ViaGen created 5200 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      5200      |        0       |
| metal7 |       100      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/20 13:05:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=649.3M, current mem=649.3M)
<CMD> sroute -connect { corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/20 13:05:47, mem=649.3M)
*** Begin SPECIAL ROUTE on Tue Apr 20 13:05:47 2021 ***
SPECIAL ROUTE ran on directory: /local-scratch/localhome/escmc38/Desktop/ensc450/project/ensc450_system/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-03 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1568.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 64 used
Read in 64 components
  64 core components: 64 unplaced, 0 placed, 0 fixed
Read in 100 physical pins
  100 physical pins: 0 unplaced, 0 placed, 100 fixed
Read in 1 logical pins
Read in 101 nets
Read in 2 special nets, 2 routed
Read in 228 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Stripe ports routed: 0
  Number of Core ports routed: 358
  Number of Followpin connections: 179
End power routing: cpu: 0:00:02, real: 0:00:01, peak: 1590.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 100 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 537 wires.
ViaGen created 46540 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       537      |       NA       |
|  via1  |      9308      |        0       |
|  via2  |      9308      |        0       |
|  via3  |      9308      |        0       |
|  via4  |      9308      |        0       |
|  via5  |      9308      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/20 13:05:48, total cpu=0:00:01.7, real=0:00:01.0, peak res=672.9M, current mem=672.9M)
<CMD> defOut -floorplan -noStdCells results/core_adapter_floor.def
Writing DEF file 'results/core_adapter_floor.def', current time is Tue Apr 20 13:05:48 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/core_adapter_floor.def' is written, current time is Tue Apr 20 13:05:48 2021 ...
<CMD> saveDesign ./DBS/03-floorplan.enc -relativePath -compress
#% Begin save design ... (date=04/20 13:05:48, mem=673.1M)
% Begin Save ccopt configuration ... (date=04/20 13:05:48, mem=673.1M)
% End Save ccopt configuration ... (date=04/20 13:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.7M, current mem=673.7M)
% Begin Save netlist data ... (date=04/20 13:05:48, mem=673.7M)
Writing Binary DB to ./DBS/03-floorplan.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.5M, current mem=675.5M)
Saving congestion map file ./DBS/03-floorplan.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:05:49, mem=675.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.5M, current mem=675.5M)
% Begin Save clock tree data ... (date=04/20 13:05:49, mem=675.9M)
% End Save clock tree data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.9M, current mem=675.9M)
Saving preference file ./DBS/03-floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:05:49, mem=676.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.2M, current mem=676.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:05:49, mem=676.3M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.5M, current mem=676.5M)
% Begin Save routing data ... (date=04/20 13:05:49, mem=676.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=857.3M) ***
% End Save routing data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.5M, current mem=676.5M)
Saving property file ./DBS/03-floorplan.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=857.3M) ***
% Begin Save power constraints data ... (date=04/20 13:05:49, mem=676.9M)
% End Save power constraints data ... (date=04/20 13:05:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.9M, current mem=676.9M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 03-floorplan.enc.dat
#% End save design ... (date=04/20 13:05:49, total cpu=0:00:00.4, real=0:00:01.0, peak res=683.9M, current mem=664.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (29138) did not have valid net lengths.
Analyze timing ... 
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=925.203 CPU=0:00:00.1 REAL=0:00:01.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 1337 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.13638 -from {0x69 0x6c} -to 0x6d -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.13638 -from {0x70 0x73} -to 0x74 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.13638 -from 0x76 -to 0x77
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.13638 -from 0x7a -to 0x7b
<CMD> setPathGroupOptions reg2reg_tmp.13638 -effortLevel high
Effort level <high> specified for reg2reg_tmp.13638 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=956.109)
Total number of fetched objects 31090
End delay calculation. (MEM=1049.41 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1037.87 CPU=0:00:03.1 REAL=0:00:03.0)
<CMD> reset_path_group -name reg2out_tmp.13638
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.13638
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1023.3M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1023.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1023.3M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=24907 (0 fixed + 24907 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=27866 #term=94222 #term/net=3.38, #fixedIo=0, #floatIo=0, #fixedPin=100, #floatPin=1
stdCell: 24907 single + 0 double + 0 multi
Total standard cell length = 38.5071 (mm), area = 0.0539 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.867.
Density for the design = 0.867.
       = stdcell_area 202669 sites (53910 um^2) / alloc_area 233734 sites (62173 um^2).
Pin Density = 0.4022.
            = total # of pins 94222 / total area 234248.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.434e+04 (1.19e+04 1.24e+04)
              Est.  stn bbox = 2.615e+04 (1.26e+04 1.36e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1011.6M
Iteration  2: Total net bbox = 2.434e+04 (1.19e+04 1.24e+04)
              Est.  stn bbox = 2.615e+04 (1.26e+04 1.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.6M
Iteration  3: Total net bbox = 3.595e+04 (1.65e+04 1.95e+04)
              Est.  stn bbox = 4.261e+04 (1.87e+04 2.39e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1031.1M
Active setup views:
    core_adapter_av
Iteration  4: Total net bbox = 1.825e+05 (1.08e+05 7.40e+04)
              Est.  stn bbox = 2.202e+05 (1.31e+05 8.96e+04)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1031.1M
Iteration  5: Total net bbox = 2.309e+05 (1.27e+05 1.04e+05)
              Est.  stn bbox = 2.788e+05 (1.54e+05 1.24e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 1031.1M
Iteration  6: Total net bbox = 2.451e+05 (1.29e+05 1.16e+05)
              Est.  stn bbox = 2.974e+05 (1.59e+05 1.39e+05)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 1035.1M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 2.523e+05 (1.35e+05 1.18e+05)
              Est.  stn bbox = 3.046e+05 (1.64e+05 1.40e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1042.3M
Iteration  8: Total net bbox = 2.523e+05 (1.35e+05 1.18e+05)
              Est.  stn bbox = 3.046e+05 (1.64e+05 1.40e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 1058.8M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 2.507e+05 (1.33e+05 1.18e+05)
              Est.  stn bbox = 3.047e+05 (1.63e+05 1.41e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1083.6M
Iteration 10: Total net bbox = 2.507e+05 (1.33e+05 1.18e+05)
              Est.  stn bbox = 3.047e+05 (1.63e+05 1.41e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1083.6M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 11: Total net bbox = 2.483e+05 (1.32e+05 1.16e+05)
              Est.  stn bbox = 3.026e+05 (1.63e+05 1.40e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1083.6M
Iteration 12: Total net bbox = 2.483e+05 (1.32e+05 1.16e+05)
              Est.  stn bbox = 3.026e+05 (1.63e+05 1.40e+05)
              cpu = 0:00:06.8 real = 0:00:06.0 mem = 1083.6M
Iteration 13: Total net bbox = 2.567e+05 (1.35e+05 1.21e+05)
              Est.  stn bbox = 3.105e+05 (1.66e+05 1.45e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1088.7M
Iteration 14: Total net bbox = 2.567e+05 (1.35e+05 1.21e+05)
              Est.  stn bbox = 3.105e+05 (1.66e+05 1.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.7M
*** cost = 2.567e+05 (1.35e+05 1.21e+05) (cpu for global=0:00:51.0) real=0:00:52.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
Solver runtime cpu: 0:00:26.7 real: 0:00:26.6
Core Placement runtime cpu: 0:00:29.1 real: 0:00:32.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:15 mem=1088.7M) ***
Total net bbox length = 2.567e+05 (1.354e+05 1.213e+05) (ext = 1.952e+03)
Move report: Detail placement moves 24907 insts, mean move: 0.88 um, max move: 16.11 um
	Max move on inst (my_fpu_double/U602): (71.53, 240.88) --> (56.05, 240.24)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1088.7MB
Summary Report:
Instances move: 24907 (out of 24907 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 16.11 um (Instance: my_fpu_double/U602) (71.5275, 240.876) -> (56.05, 240.24)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 2.455e+05 (1.233e+05 1.222e+05) (ext = 1.883e+03)
Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1088.7MB
*** Finished refinePlace (0:01:19 mem=1088.7M) ***
*** End of Placement (cpu=0:00:57.0, real=0:00:58.0, mem=1088.7M) ***
default core: bins with density > 0.750 = 94.75 % ( 307 / 324 )
Density distribution unevenness ratio = 2.811%
*** Free Virtual Timing Model ...(mem=1088.7M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27866 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27866 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.83% V. EstWL: 2.921520e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       415( 1.21%)        25( 0.07%)   ( 1.28%) 
[NR-eGR]  metal3  (3)        31( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       228( 0.66%)         8( 0.02%)   ( 0.69%) 
[NR-eGR]  metal5  (5)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6  (6)        12( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              698( 0.25%)        34( 0.01%)   ( 0.26%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1078.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94121
[NR-eGR] metal2  (2V) length: 7.921534e+04um, number of vias: 123459
[NR-eGR] metal3  (3H) length: 1.293624e+05um, number of vias: 38634
[NR-eGR] metal4  (4V) length: 6.262336e+04um, number of vias: 5074
[NR-eGR] metal5  (5H) length: 2.574689e+04um, number of vias: 3125
[NR-eGR] metal6  (6V) length: 1.876370e+04um, number of vias: 296
[NR-eGR] metal7  (7H) length: 1.155989e+03um, number of vias: 220
[NR-eGR] metal8  (8V) length: 3.485765e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.203535e+05um, number of vias: 264929
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.337466e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 1072.3M
End of congRepair (cpu=0:00:00.8, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> reset_path_group -name reg2reg_tmp.13638
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.13638
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 1: 5, real = 0: 1: 6, mem = 1067.7M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=1067.7M, init mem=1067.7M)
*info: Placed = 24907         
*info: Unplaced = 0           
Placement Density:86.52%(53910/62310)
Placement Density (including fixed std cells):86.52%(53910/62310)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1067.7M)
<CMD> saveNetlist results/verilog/core_adapter.place.v
Writing Netlist "results/verilog/core_adapter.place.v" ...
<CMD> saveDesign ./DBS/04-place.enc -relativePath -compress
#% Begin save design ... (date=04/20 13:06:56, mem=774.2M)
% Begin Save ccopt configuration ... (date=04/20 13:06:56, mem=774.2M)
% End Save ccopt configuration ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=774.3M, current mem=774.3M)
% Begin Save netlist data ... (date=04/20 13:06:56, mem=774.3M)
Writing Binary DB to ./DBS/04-place.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.3M, current mem=776.3M)
Saving congestion map file ./DBS/04-place.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:06:56, mem=776.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.7M, current mem=776.7M)
% Begin Save clock tree data ... (date=04/20 13:06:56, mem=776.8M)
% End Save clock tree data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.8M, current mem=776.8M)
Saving preference file ./DBS/04-place.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:06:56, mem=776.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.8M, current mem=776.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:06:56, mem=776.8M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.2M, current mem=777.2M)
% Begin Save routing data ... (date=04/20 13:06:56, mem=777.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1073.7M) ***
% End Save routing data ... (date=04/20 13:06:57, total cpu=0:00:00.3, real=0:00:01.0, peak res=778.2M, current mem=778.2M)
Saving property file ./DBS/04-place.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1073.7M) ***
% Begin Save power constraints data ... (date=04/20 13:06:57, mem=778.2M)
% End Save power constraints data ... (date=04/20 13:06:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.2M, current mem=778.2M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 04-place.enc.dat
#% End save design ... (date=04/20 13:06:57, total cpu=0:00:00.7, real=0:00:01.0, peak res=778.2M, current mem=772.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1072.7M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.01% H + 2.15% V (0:00:00.6 1072.7M)

Phase 1e-1f Overflow: 0.00% H + 0.44% V (0:00:00.1 1072.7M)

Phase 1l Overflow: 0.38% H + 3.46% V (0:00:00.9 1080.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	63	 0.25%
 -4:	7	 0.03%	44	 0.18%
 -3:	9	 0.04%	80	 0.32%
 -2:	17	 0.07%	139	 0.56%
 -1:	39	 0.16%	285	 1.14%
--------------------------------------
  0:	73	 0.29%	498	 2.00%
  1:	122	 0.49%	633	 2.54%
  2:	191	 0.77%	891	 3.57%
  3:	317	 1.27%	1094	 4.39%
  4:	521	 2.09%	1347	 5.40%
  5:	23651	94.80%	19874	79.66%


Total length: 3.309e+05um, number of vias: 186365
M1(H) length: 1.310e+04um, number of vias: 94013
M2(V) length: 1.061e+05um, number of vias: 66111
M3(H) length: 1.262e+05um, number of vias: 17250
M4(V) length: 4.642e+04um, number of vias: 4701
M5(H) length: 1.599e+04um, number of vias: 3364
M6(V) length: 1.949e+04um, number of vias: 464
M7(H) length: 8.142e+02um, number of vias: 380
M8(V) length: 2.472e+03um, number of vias: 62
M9(H) length: 2.285e+02um, number of vias: 20
M10(V) length: 1.120e+02um

**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1080.7M 
*** Finished trialRoute (cpu=0:00:04.0 mem=1080.7M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=24907 and nets=28242 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1080.723M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1083.34)
Total number of fetched objects 31090
End delay calculation. (MEM=1163.56 CPU=0:00:04.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1163.56 CPU=0:00:05.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:01:33 mem=1163.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):| -39.375 | -39.375 | -38.750 |
|           TNS (ns):|-79008.5 |-79008.5 |-77446.2 |
|    Violating Paths:|  2523   |  2523   |  2417   |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     | -39.375 | -39.375 | -38.750 |
|                    |-79008.5 |-79008.5 |-77446.2 |
|                    |  2523   |  2523   |  2417   |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    174 (174)     |   -3.036   |    174 (174)     |
|   max_tran     |   2370 (14617)   |  -42.161   |   2379 (16045)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.519%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 9.13 sec
Total Real time: 10.0 sec
Total Memory Usage: 1119.863281 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1121.9M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.01% H + 2.15% V (0:00:00.6 1125.4M)

Phase 1e-1h Overflow: 0.00% H + 0.09% V (0:00:00.3 1125.4M)

Phase 1l Overflow: 0.38% H + 3.12% V (0:00:00.6 1133.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	56	 0.22%
 -4:	4	 0.02%	43	 0.17%
 -3:	6	 0.02%	62	 0.25%
 -2:	25	 0.10%	137	 0.55%
 -1:	38	 0.15%	255	 1.02%
--------------------------------------
  0:	63	 0.25%	518	 2.08%
  1:	132	 0.53%	642	 2.57%
  2:	213	 0.85%	880	 3.53%
  3:	312	 1.25%	1115	 4.47%
  4:	531	 2.13%	1364	 5.47%
  5:	23623	94.69%	19876	79.67%


Total length: 3.314e+05um, number of vias: 186357
M1(H) length: 1.317e+04um, number of vias: 94019
M2(V) length: 1.061e+05um, number of vias: 66126
M3(H) length: 1.263e+05um, number of vias: 17240
M4(V) length: 4.654e+04um, number of vias: 4710
M5(H) length: 1.616e+04um, number of vias: 3377
M6(V) length: 1.946e+04um, number of vias: 445
M7(H) length: 8.305e+02um, number of vias: 364
M8(V) length: 2.393e+03um, number of vias: 56
M9(H) length: 2.226e+02um, number of vias: 20
M10(V) length: 1.184e+02um

**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1133.4M 
*** Finished trialRoute (cpu=0:00:02.9 mem=1133.4M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=24907 and nets=28242 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1118.859M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
**WARN: (IMPOPT-576):	1 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 800.9M, totSessionCpu=0:01:40 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1107.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=27866  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27866 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27866 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.84% V. EstWL: 2.943948e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       445( 1.29%)        27( 0.08%)         1( 0.00%)   ( 1.37%) 
[NR-eGR]  metal3  (3)        30( 0.09%)         0( 0.00%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       219( 0.64%)         4( 0.01%)         0( 0.00%)   ( 0.65%) 
[NR-eGR]  metal5  (5)        16( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal6  (6)        18( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              729( 0.26%)        31( 0.01%)         2( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.03% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94121
[NR-eGR] metal2  (2V) length: 8.036004e+04um, number of vias: 123367
[NR-eGR] metal3  (3H) length: 1.301454e+05um, number of vias: 38565
[NR-eGR] metal4  (4V) length: 6.269598e+04um, number of vias: 5196
[NR-eGR] metal5  (5H) length: 2.565352e+04um, number of vias: 3137
[NR-eGR] metal6  (6V) length: 1.943370e+04um, number of vias: 280
[NR-eGR] metal7  (7H) length: 1.048809e+03um, number of vias: 205
[NR-eGR] metal8  (8V) length: 3.299600e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.226371e+05um, number of vias: 264871
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.394852e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1121.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.16 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'core_adapter' of instances=24907 and nets=28242 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1117.070M)
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1127.42)
Total number of fetched objects 31090
End delay calculation. (MEM=1191.65 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1191.65 CPU=0:00:04.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:01:49 mem=1191.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -39.370 |
|           TNS (ns):|-79685.2 |
|    Violating Paths:|  3082   |
|          All Paths:|  4449   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    174 (174)     |   -3.069   |    174 (174)     |
|   max_tran     |   2328 (14618)   |  -42.161   |   2343 (15973)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.519%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 840.6M, totSessionCpu=0:01:49 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1145.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1145.5M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -39.370  TNS Slack -79685.185 Density 86.52
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    86.52%|        -| -39.370|-79685.185|   0:00:00.0| 1257.6M|
|    86.51%|       20| -39.370|-79685.188|   0:00:02.0| 1300.3M|
|    86.51%|       10| -39.370|-79685.188|   0:00:01.0| 1300.3M|
|    86.50%|        7| -39.370|-79685.188|   0:00:00.0| 1301.3M|
|    86.50%|        7| -39.370|-79685.188|   0:00:01.0| 1301.3M|
|    86.50%|        4| -39.370|-79685.188|   0:00:00.0| 1302.3M|
|    86.50%|        0| -39.370|-79685.188|   0:00:01.0| 1302.3M|
|    80.11%|     2834| -39.370|-79684.992|   0:00:06.0| 1304.3M|
|    79.54%|      310| -39.370|-79684.969|   0:00:02.0| 1304.3M|
|    79.54%|        1| -39.370|-79684.969|   0:00:00.0| 1304.3M|
|    79.54%|        0| -39.370|-79684.969|   0:00:00.0| 1304.3M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -39.370  TNS Slack -79684.966 Density 79.54
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.2) (real = 0:00:14.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1231.03M, totSessionCpu=0:02:06).
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    79.54%|        -| -39.370|-79684.966|   0:00:00.0| 1250.1M|
|    79.72%|       75|  -1.728|  -627.950|   0:00:02.0| 1293.3M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1293.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2323| 15309|    -7.18|   196|   196|    -0.88|     0|     0|     0|     0|    -1.73|  -627.95|       0|       0|       0|  79.72|          |         |
|     1|    27|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.56|     0.00|     215|       0|      60|  80.14| 0:00:08.0|  1305.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.56|     0.00|       1|       0|       0|  80.14| 0:00:00.0|  1305.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=1305.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 952.3M, totSessionCpu=0:02:20 **

Active setup views:
 core_adapter_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 376 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|    80.14%|   0:00:00.0| 1280.8M|core_adapter_av|       NA| NA                                                 |
+--------+--------+----------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1280.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1280.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.14%|        -|   0.000|   0.000|   0:00:00.0| 1280.8M|
|    80.14%|        4|   0.000|   0.000|   0:00:00.0| 1319.0M|
|    80.14%|        0|   0.000|   0.000|   0:00:01.0| 1319.0M|
|    80.03%|       69|   0.000|   0.000|   0:00:02.0| 1319.0M|
|    80.03%|        2|   0.000|   0.000|   0:00:00.0| 1319.0M|
|    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1319.0M|
|    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1319.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1245.76M, totSessionCpu=0:02:27).
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28157  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28157 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28157 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.91% V. EstWL: 2.961784e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       470( 1.37%)        25( 0.07%)         1( 0.00%)   ( 1.44%) 
[NR-eGR]  metal3  (3)        32( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       239( 0.69%)         8( 0.02%)         0( 0.00%)   ( 0.72%) 
[NR-eGR]  metal5  (5)        12( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6  (6)        13( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              768( 0.27%)        33( 0.01%)         1( 0.00%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1265.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  7: Total net bbox = 2.527e+05 (1.31e+05 1.22e+05)
              Est.  stn bbox = 3.071e+05 (1.62e+05 1.46e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1367.9M
Iteration  8: Total net bbox = 2.521e+05 (1.31e+05 1.21e+05)
              Est.  stn bbox = 3.072e+05 (1.62e+05 1.46e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1376.4M
Iteration  9: Total net bbox = 2.485e+05 (1.29e+05 1.20e+05)
              Est.  stn bbox = 3.034e+05 (1.60e+05 1.44e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1386.8M
Iteration 10: Total net bbox = 2.558e+05 (1.32e+05 1.24e+05)
              Est.  stn bbox = 3.103e+05 (1.63e+05 1.48e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1416.3M
Iteration 11: Total net bbox = 2.595e+05 (1.34e+05 1.25e+05)
              Est.  stn bbox = 3.140e+05 (1.65e+05 1.49e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1431.0M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1431.0M)
SKP cleared!

*** Starting refinePlace (0:02:48 mem=1399.0M) ***
Total net bbox length = 2.686e+05 (1.413e+05 1.273e+05) (ext = 1.811e+03)
Move report: Detail placement moves 25198 insts, mean move: 0.68 um, max move: 31.30 um
	Max move on inst (my_fpu_double/i_fpu_mul/FE_OFC42_n62): (38.43, 95.85) --> (69.54, 96.04)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1399.0MB
Summary Report:
Instances move: 25198 (out of 25198 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 31.30 um (Instance: my_fpu_double/i_fpu_mul/FE_OFC42_n62) (38.4325, 95.8455) -> (69.54, 96.04)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1399.0MB
*** Finished refinePlace (0:02:51 mem=1399.0M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28157  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28157 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28157 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       229( 0.67%)        10( 0.03%)   ( 0.69%) 
[NR-eGR]  metal3  (3)         7( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       146( 0.42%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)         6( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              391( 0.14%)        10( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1399.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94655
[NR-eGR] metal2  (2V) length: 7.942269e+04um, number of vias: 123417
[NR-eGR] metal3  (3H) length: 1.317441e+05um, number of vias: 38287
[NR-eGR] metal4  (4V) length: 6.394444e+04um, number of vias: 4753
[NR-eGR] metal5  (5H) length: 2.571845e+04um, number of vias: 2976
[NR-eGR] metal6  (6V) length: 1.962815e+04um, number of vias: 264
[NR-eGR] metal7  (7H) length: 1.304829e+03um, number of vias: 202
[NR-eGR] metal8  (8V) length: 3.183843e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.249465e+05um, number of vias: 264554
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.342661e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.46 seconds, mem = 1252.4M

*** Finished incrementalPlace (cpu=0:00:25.3, real=0:00:25.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1252.4M)
Extraction called for design 'core_adapter' of instances=25198 and nets=28533 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1252.441M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 920.3M, totSessionCpu=0:02:53 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1251.56)
Total number of fetched objects 31381
End delay calculation. (MEM=1315.79 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1315.79 CPU=0:00:04.4 REAL=0:00:04.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.03%|        -|   0.000|   0.000|   0:00:00.0| 1334.9M|
|    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
|    80.03%|        2|   0.000|   0.000|   0:00:01.0| 1334.9M|
|    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
|    80.03%|        1|   0.000|   0.000|   0:00:00.0| 1334.9M|
|    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
|    80.03%|        0|   0.000|   0.000|   0:00:00.0| 1334.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:03 mem=1350.9M) ***
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1350.9MB
Summary Report:
Instances move: 0 (out of 25196 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1350.9MB
*** Finished refinePlace (0:03:04 mem=1350.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1350.9M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1350.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1264.23M, totSessionCpu=0:03:04).

Active setup views:
 core_adapter_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1245.410M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28155  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28155 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28155 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       231( 0.67%)        11( 0.03%)   ( 0.70%) 
[NR-eGR]  metal3  (3)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)       155( 0.45%)         1( 0.00%)   ( 0.45%) 
[NR-eGR]  metal5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         6( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              399( 0.14%)        12( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1269.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1267.28)
Total number of fetched objects 31379
End delay calculation. (MEM=1302.89 CPU=0:00:03.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1302.89 CPU=0:00:04.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:11 mem=1302.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 964.9M, totSessionCpu=0:03:11 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.536  |  1.536  |  8.150  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:33, real = 0:01:32, mem = 963.4M, totSessionCpu=0:03:12 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:33, real = 0:01:33, mem = 1187.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> endECO
<CMD> saveNetlist results/verilog/core_adapter.postplaceopt.v
Writing Netlist "results/verilog/core_adapter.postplaceopt.v" ...
<CMD> saveDesign ./DBS/05-postPlaceOpt.enc -relativePath -compress
#% Begin save design ... (date=04/20 13:08:48, mem=877.9M)
% Begin Save ccopt configuration ... (date=04/20 13:08:48, mem=877.9M)
% End Save ccopt configuration ... (date=04/20 13:08:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.1M, current mem=878.1M)
% Begin Save netlist data ... (date=04/20 13:08:48, mem=878.1M)
Writing Binary DB to ./DBS/05-postPlaceOpt.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.1M, current mem=880.1M)
Saving congestion map file ./DBS/05-postPlaceOpt.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:08:49, mem=881.1M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.1M, current mem=881.1M)
% Begin Save clock tree data ... (date=04/20 13:08:49, mem=881.2M)
% End Save clock tree data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.2M, current mem=881.2M)
Saving preference file ./DBS/05-postPlaceOpt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:08:49, mem=881.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:08:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=881.2M, current mem=881.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:08:49, mem=881.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.7M, current mem=881.7M)
% Begin Save routing data ... (date=04/20 13:08:49, mem=881.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1193.8M) ***
% End Save routing data ... (date=04/20 13:08:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=882.6M, current mem=882.6M)
Saving property file ./DBS/05-postPlaceOpt.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1193.8M) ***
% Begin Save power constraints data ... (date=04/20 13:08:49, mem=882.6M)
% End Save power constraints data ... (date=04/20 13:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=882.6M, current mem=882.6M)
Saving rc congestion map ./DBS/05-postPlaceOpt.enc.dat/core_adapter.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 05-postPlaceOpt.enc.dat
#% End save design ... (date=04/20 13:08:50, total cpu=0:00:00.8, real=0:00:02.0, peak res=882.6M, current mem=879.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1177.16)
Total number of fetched objects 31379
End delay calculation. (MEM=1241.39 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1241.39 CPU=0:00:04.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:20 mem=1241.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.536  |  8.150  |  1.536  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.536  |  8.150  |  1.536  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 7.34 sec
Total Real time: 7.0 sec
Total Memory Usage: 1189.832031 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...

Reading clock tree spec file 'inputs/core_adapter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View core_adapter_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View core_adapter_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 core_adapter_av
Default Analysis Views is core_adapter_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1199.8M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=1199.8M) ***
<CMD> clockDesign -specFile inputs/core_adapter.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
**WARN: (IMPCK-951):	Net clk have 4450 pins.
**WARN: (IMPCK-951):	Net clk have 4450 pins.
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  trigger_fpu_reg/CK  opa_reg[63]/CK  opa_reg[62]/CK  opa_reg[61]/CK  opa_reg[60]/CK  opa_reg[59]/CK  opa_reg[58]/CK  opa_reg[57]/CK  opa_reg[56]/CK  opa_reg[55]/CK  opa_reg[54]/CK  opa_reg[53]/CK  opa_reg[52]/CK  opa_reg[51]/CK  opa_reg[50]/CK  opa_reg[49]/CK  opa_reg[48]/CK  opa_reg[47]/CK  opa_reg[46]/CK  opa_reg[45]/CK  opa_reg[44]/CK  opa_reg[43]/CK  opa_reg[42]/CK  opa_reg[41]/CK  opa_reg[40]/CK  opa_reg[39]/CK  opa_reg[38]/CK  opa_reg[37]/CK  opa_reg[36]/CK  opa_reg[35]/CK  opa_reg[34]/CK  opa_reg[33]/CK  opa_reg[32]/CK  opa_reg[31]/CK  opa_reg[30]/CK  opa_reg[29]/CK  opa_reg[28]/CK  opa_reg[27]/CK  opa_reg[26]/CK  opa_reg[25]/CK  opa_reg[24]/CK  opa_reg[23]/CK  opa_reg[22]/CK  opa_reg[21]/CK  opa_reg[20]/CK  opa_reg[19]/CK  opa_reg[18]/CK  opa_reg[17]/CK  opa_reg[16]/CK  opa_reg[15]/CK  opa_reg[14]/CK  opa_reg[13]/CK  opa_reg[12]/CK  opa_reg[11]/CK  opa_reg[10]/CK  opa_reg[9]/CK  opa_reg[8]/CK  opa_reg[7]/CK  opa_reg[6]/CK  opa_reg[5]/CK  opa_reg[4]/CK  opa_reg[3]/CK  opa_reg[2]/CK  opa_reg[1]/CK  opa_reg[0]/CK  opb_reg[63]/CK  opb_reg[62]/CK  opb_reg[61]/CK  opb_reg[60]/CK  opb_reg[59]/CK  opb_reg[58]/CK  opb_reg[57]/CK  opb_reg[56]/CK  opb_reg[55]/CK  opb_reg[54]/CK  opb_reg[53]/CK  opb_reg[52]/CK  opb_reg[51]/CK  opb_reg[50]/CK  opb_reg[49]/CK  opb_reg[48]/CK  opb_reg[47]/CK  opb_reg[46]/CK  opb_reg[45]/CK  opb_reg[44]/CK  opb_reg[43]/CK  opb_reg[42]/CK  opb_reg[41]/CK  opb_reg[40]/CK  opb_reg[39]/CK  opb_reg[38]/CK  opb_reg[37]/CK  opb_reg[36]/CK  opb_reg[35]/CK  opb_reg[34]/CK  opb_reg[33]/CK  opb_reg[32]/CK  opb_reg[31]/CK  opb_reg[30]/CK  opb_reg[29]/CK  opb_reg[28]/CK  opb_reg[27]/CK  opb_reg[26]/CK  opb_reg[25]/CK  opb_reg[24]/CK  opb_reg[23]/CK  opb_reg[22]/CK  opb_reg[21]/CK  opb_reg[20]/CK  opb_reg[19]/CK  opb_reg[18]/CK  opb_reg[17]/CK  opb_reg[16]/CK  opb_reg[15]/CK  opb_reg[14]/CK  opb_reg[13]/CK  opb_reg[12]/CK  opb_reg[11]/CK  opb_reg[10]/CK  opb_reg[9]/CK  opb_reg[8]/CK  opb_reg[7]/CK  opb_reg[6]/CK  opb_reg[5]/CK  opb_reg[4]/CK  opb_reg[3]/CK  opb_reg[2]/CK  opb_reg[1]/CK  opb_reg[0]/CK  op_misc_reg[5]/CK  op_misc_reg[4]/CK  op_misc_reg[2]/CK  op_misc_reg[1]/CK  op_misc_reg[0]/CK  data_out_reg[31]/CK  data_out_reg[30]/CK  data_out_reg[29]/CK  data_out_reg[28]/CK  data_out_reg[27]/CK  data_out_reg[26]/CK  data_out_reg[25]/CK  data_out_reg[24]/CK  data_out_reg[23]/CK  data_out_reg[22]/CK  data_out_reg[21]/CK  data_out_reg[20]/CK  data_out_reg[19]/CK  data_out_reg[18]/CK  data_out_reg[17]/CK  data_out_reg[16]/CK  data_out_reg[15]/CK  data_out_reg[14]/CK  data_out_reg[13]/CK  data_out_reg[12]/CK  data_out_reg[11]/CK  data_out_reg[10]/CK  data_out_reg[9]/CK  data_out_reg[8]/CK  data_out_reg[7]/CK  data_out_reg[6]/CK  data_out_reg[5]/CK  data_out_reg[4]/CK  data_out_reg[3]/CK  data_out_reg[2]/CK  data_out_reg[1]/CK  data_out_reg[0]/CK  my_fpu_double/enable_reg_reg/CK  my_fpu_double/enable_reg_1_reg/CK  my_fpu_double/op_enable_reg/CK  my_fpu_double/opa_reg_reg[63]/CK  my_fpu_double/opa_reg_reg[62]/CK  my_fpu_double/opa_reg_reg[61]/CK  my_fpu_double/opa_reg_reg[60]/CK  my_fpu_double/opa_reg_reg[59]/CK  my_fpu_double/opa_reg_reg[58]/CK  my_fpu_double/opa_reg_reg[57]/CK  my_fpu_double/opa_reg_reg[56]/CK  my_fpu_double/opa_reg_reg[55]/CK  my_fpu_double/opa_reg_reg[54]/CK  my_fpu_double/opa_reg_reg[53]/CK  my_fpu_double/opa_reg_reg[52]/CK  my_fpu_double/opa_reg_reg[51]/CK  my_fpu_double/opa_reg_reg[50]/CK  my_fpu_double/opa_reg_reg[49]/CK  my_fpu_double/opa_reg_reg[48]/CK  my_fpu_double/opa_reg_reg[47]/CK  my_fpu_double/opa_reg_reg[46]/CK  my_fpu_double/opa_reg_reg[45]/CK  my_fpu_double/opa_reg_reg[44]/CK  my_fpu_double/opa_reg_reg[43]/CK  my_fpu_double/opa_reg_reg[42]/CK  my_fpu_double/opa_reg_reg[41]/CK  my_fpu_double/opa_reg_reg[40]/CK  my_fpu_double/opa_reg_reg[39]/CK  my_fpu_double/opa_reg_reg[38]/CK  my_fpu_double/opa_reg_reg[37]/CK  my_fpu_double/opa_reg_reg[36]/CK  my_fpu_double/opa_reg_reg[35]/CK  my_fpu_double/opa_reg_reg[34]/CK  my_fpu_double/opa_reg_reg[33]/CK  my_fpu_double/opa_reg_reg[32]/CK  my_fpu_double/opa_reg_reg[31]/CK  my_fpu_double/opa_reg_reg[30]/CK  my_fpu_double/opa_reg_reg[29]/CK  my_fpu_double/opa_reg_reg[28]/CK  my_fpu_double/opa_reg_reg[27]/CK  my_fpu_double/opa_reg_reg[26]/CK  my_fpu_double/opa_reg_reg[25]/CK  my_fpu_double/opa_reg_reg[24]/CK  my_fpu_double/opa_reg_reg[23]/CK  my_fpu_double/opa_reg_reg[22]/CK  my_fpu_double/opa_reg_reg[21]/CK  my_fpu_double/opa_reg_reg[20]/CK  my_fpu_double/opa_reg_reg[19]/CK  my_fpu_double/opa_reg_reg[18]/CK  my_fpu_double/opa_reg_reg[17]/CK  my_fpu_double/opa_reg_reg[16]/CK  my_fpu_double/opa_reg_reg[15]/CK  my_fpu_double/opa_reg_reg[14]/CK  my_fpu_double/opa_reg_reg[13]/CK  my_fpu_double/opa_reg_reg[12]/CK  my_fpu_double/opa_reg_reg[11]/CK  my_fpu_double/opa_reg_reg[10]/CK  my_fpu_double/opa_reg_reg[9]/CK  my_fpu_double/opa_reg_reg[8]/CK  my_fpu_double/opa_reg_reg[7]/CK  my_fpu_double/opa_reg_reg[6]/CK  my_fpu_double/opa_reg_reg[5]/CK  my_fpu_double/opa_reg_reg[4]/CK  my_fpu_double/opa_reg_reg[3]/CK  my_fpu_double/opa_reg_reg[2]/CK  my_fpu_double/opa_reg_reg[1]/CK  my_fpu_double/opa_reg_reg[0]/CK  my_fpu_double/opb_reg_reg[63]/CK  my_fpu_double/opb_reg_reg[62]/CK  my_fpu_double/opb_reg_reg[61]/CK  my_fpu_double/opb_reg_reg[60]/CK  my_fpu_double/opb_reg_reg[59]/CK  my_fpu_double/opb_reg_reg[58]/CK  my_fpu_double/opb_reg_reg[57]/CK  my_fpu_double/opb_reg_reg[56]/CK  my_fpu_double/opb_reg_reg[55]/CK  my_fpu_double/opb_reg_reg[54]/CK  my_fpu_double/opb_reg_reg[53]/CK  my_fpu_double/opb_reg_reg[52]/CK  my_fpu_double/opb_reg_reg[51]/CK  my_fpu_double/opb_reg_reg[50]/CK  my_fpu_double/opb_reg_reg[49]/CK  my_fpu_double/opb_reg_reg[48]/CK  my_fpu_double/opb_reg_reg[47]/CK  my_fpu_double/opb_reg_reg[46]/CK  my_fpu_double/opb_reg_reg[45]/CK  my_fpu_double/opb_reg_reg[44]/CK  my_fpu_double/opb_reg_reg[43]/CK  my_fpu_double/opb_reg_reg[42]/CK  my_fpu_double/opb_reg_reg[41]/CK  my_fpu_double/opb_reg_reg[40]/CK  my_fpu_double/opb_reg_reg[39]/CK  my_fpu_double/opb_reg_reg[38]/CK  my_fpu_double/opb_reg_reg[37]/CK  my_fpu_double/opb_reg_reg[36]/CK  my_fpu_double/opb_reg_reg[35]/CK  my_fpu_double/opb_reg_reg[34]/CK  my_fpu_double/opb_reg_reg[33]/CK  my_fpu_double/opb_reg_reg[32]/CK  my_fpu_double/opb_reg_reg[31]/CK  my_fpu_double/opb_reg_reg[30]/CK  my_fpu_double/opb_reg_reg[29]/CK  my_fpu_double/opb_reg_reg[28]/CK  my_fpu_double/opb_reg_reg[27]/CK  my_fpu_double/opb_reg_reg[26]/CK  my_fpu_double/opb_reg_reg[25]/CK  my_fpu_double/opb_reg_reg[24]/CK  my_fpu_double/opb_reg_reg[23]/CK  my_fpu_double/opb_reg_reg[22]/CK  my_fpu_double/opb_reg_reg[21]/CK  my_fpu_double/opb_reg_reg[20]/CK  my_fpu_double/opb_reg_reg[19]/CK  my_fpu_double/opb_reg_reg[18]/CK  my_fpu_double/opb_reg_reg[17]/CK  my_fpu_double/opb_reg_reg[16]/CK  my_fpu_double/opb_reg_reg[15]/CK  my_fpu_double/opb_reg_reg[14]/CK  my_fpu_double/opb_reg_reg[13]/CK  my_fpu_double/opb_reg_reg[12]/CK  my_fpu_double/opb_reg_reg[11]/CK  my_fpu_double/opb_reg_reg[10]/CK  my_fpu_double/opb_reg_reg[9]/CK  my_fpu_double/opb_reg_reg[8]/CK  my_fpu_double/opb_reg_reg[7]/CK  my_fpu_double/opb_reg_reg[6]/CK  my_fpu_double/opb_reg_reg[5]/CK  my_fpu_double/opb_reg_reg[4]/CK  my_fpu_double/opb_reg_reg[3]/CK  my_fpu_double/opb_reg_reg[2]/CK  my_fpu_double/opb_reg_reg[1]/CK  my_fpu_double/opb_reg_reg[0]/CK  my_fpu_double/fpu_op_reg_reg[2]/CK  my_fpu_double/fpu_op_reg_reg[1]/CK  my_fpu_double/fpu_op_reg_reg[0]/CK  my_fpu_double/mul_enable_reg/CK  my_fpu_double/count_cycles_reg[3]/CK  my_fpu_double/sub_enable_reg/CK  my_fpu_double/add_enable_reg/CK  my_fpu_double/exp_addsub_reg[10]/CK  my_fpu_double/exp_addsub_reg[9]/CK  my_fpu_double/exp_addsub_reg[8]/CK  my_fpu_double/exp_addsub_reg[7]/CK  my_fpu_double/exp_addsub_reg[6]/CK  my_fpu_double/exp_addsub_reg[5]/CK  my_fpu_double/exp_addsub_reg[4]/CK  my_fpu_double/exp_addsub_reg[3]/CK  my_fpu_double/exp_addsub_reg[2]/CK  my_fpu_double/exp_addsub_reg[1]/CK  my_fpu_double/exp_addsub_reg[0]/CK  my_fpu_double/addsub_sign_reg/CK  my_fpu_double/addsub_out_reg[55]/CK  my_fpu_double/addsub_out_reg[54]/CK  my_fpu_double/addsub_out_reg[53]/CK  my_fpu_double/addsub_out_reg[52]/CK  my_fpu_double/addsub_out_reg[51]/CK  my_fpu_double/addsub_out_reg[50]/CK  my_fpu_double/addsub_out_reg[49]/CK  my_fpu_double/addsub_out_reg[48]/CK  my_fpu_double/addsub_out_reg[47]/CK  my_fpu_double/addsub_out_reg[46]/CK  my_fpu_double/addsub_out_reg[45]/CK  my_fpu_double/addsub_out_reg[44]/CK  my_fpu_double/addsub_out_reg[43]/CK  my_fpu_double/addsub_out_reg[42]/CK  my_fpu_double/addsub_out_reg[41]/CK  my_fpu_double/addsub_out_reg[40]/CK  my_fpu_double/addsub_out_reg[39]/CK  my_fpu_double/addsub_out_reg[38]/CK  my_fpu_double/addsub_out_reg[37]/CK  my_fpu_double/addsub_out_reg[36]/CK  my_fpu_double/addsub_out_reg[35]/CK  my_fpu_double/addsub_out_reg[34]/CK  my_fpu_double/addsub_out_reg[33]/CK  my_fpu_double/addsub_out_reg[32]/CK  my_fpu_double/addsub_out_reg[31]/CK  my_fpu_double/addsub_out_reg[30]/CK  my_fpu_double/addsub_out_reg[29]/CK  my_fpu_double/addsub_out_reg[28]/CK  my_fpu_double/addsub_out_reg[27]/CK  my_fpu_double/addsub_out_reg[26]/CK  my_fpu_double/addsub_out_reg[25]/CK  my_fpu_double/addsub_out_reg[24]/CK  my_fpu_double/addsub_out_reg[23]/CK  my_fpu_double/addsub_out_reg[22]/CK  my_fpu_double/addsub_out_reg[21]/CK  my_fpu_double/addsub_out_reg[20]/CK  my_fpu_double/addsub_out_reg[19]/CK  my_fpu_double/addsub_out_reg[18]/CK  my_fpu_double/addsub_out_reg[17]/CK  my_fpu_double/addsub_out_reg[16]/CK  my_fpu_double/addsub_out_reg[15]/CK  my_fpu_double/addsub_out_reg[14]/CK  my_fpu_double/addsub_out_reg[13]/CK  my_fpu_double/addsub_out_reg[12]/CK  my_fpu_double/addsub_out_reg[11]/CK  my_fpu_double/addsub_out_reg[10]/CK  my_fpu_double/addsub_out_reg[9]/CK  my_fpu_double/addsub_out_reg[8]/CK  my_fpu_double/addsub_out_reg[7]/CK  my_fpu_double/addsub_out_reg[6]/CK  my_fpu_double/addsub_out_reg[5]/CK  my_fpu_double/addsub_out_reg[4]/CK  my_fpu_double/addsub_out_reg[3]/CK  my_fpu_double/addsub_out_reg[2]/CK  my_fpu_double/addsub_out_reg[1]/CK  my_fpu_double/addsub_out_reg[0]/CK  my_fpu_double/count_cycles_reg[0]/CK  my_fpu_double/count_cycles_reg[4]/CK  my_fpu_double/count_cycles_reg[2]/CK  my_fpu_double/count_ready_reg[0]/CK  my_fpu_double/count_ready_reg[1]/CK  my_fpu_double/count_ready_reg[2]/CK  my_fpu_double/count_ready_reg[3]/CK  my_fpu_double/count_ready_reg[4]/CK  my_fpu_double/count_ready_reg[5]/CK  my_fpu_double/count_ready_reg[6]/CK  my_fpu_double/mantissa_round_reg[0]/CK  my_fpu_double/mantissa_round_reg[1]/CK  my_fpu_double/mantissa_round_reg[2]/CK  my_fpu_double/mantissa_round_reg[3]/CK  my_fpu_double/mantissa_round_reg[4]/CK  my_fpu_double/mantissa_round_reg[5]/CK  my_fpu_double/mantissa_round_reg[6]/CK  my_fpu_double/mantissa_round_reg[7]/CK  my_fpu_double/mantissa_round_reg[8]/CK  my_fpu_double/mantissa_round_reg[9]/CK  my_fpu_double/mantissa_round_reg[10]/CK  my_fpu_double/mantissa_round_reg[11]/CK  my_fpu_double/mantissa_round_reg[12]/CK  my_fpu_double/mantissa_round_reg[13]/CK  my_fpu_double/mantissa_round_reg[14]/CK  my_fpu_double/mantissa_round_reg[15]/CK  my_fpu_double/mantissa_round_reg[16]/CK  my_fpu_double/mantissa_round_reg[17]/CK  my_fpu_double/mantissa_round_reg[18]/CK  my_fpu_double/mantissa_round_reg[19]/CK  my_fpu_double/mantissa_round_reg[20]/CK  my_fpu_double/mantissa_round_reg[21]/CK  my_fpu_double/mantissa_round_reg[22]/CK  my_fpu_double/mantissa_round_reg[23]/CK  my_fpu_double/mantissa_round_reg[24]/CK  my_fpu_double/mantissa_round_reg[25]/CK  my_fpu_double/mantissa_round_reg[26]/CK  my_fpu_double/mantissa_round_reg[27]/CK  my_fpu_double/mantissa_round_reg[28]/CK  my_fpu_double/mantissa_round_reg[29]/CK  my_fpu_double/mantissa_round_reg[30]/CK  my_fpu_double/mantissa_round_reg[31]/CK  my_fpu_double/mantissa_round_reg[32]/CK  my_fpu_double/mantissa_round_reg[33]/CK  my_fpu_double/mantissa_round_reg[34]/CK  my_fpu_double/mantissa_round_reg[35]/CK  my_fpu_double/mantissa_round_reg[36]/CK  my_fpu_double/mantissa_round_reg[37]/CK  my_fpu_double/mantissa_round_reg[38]/CK  my_fpu_double/mantissa_round_reg[39]/CK  my_fpu_double/mantissa_round_reg[40]/CK  my_fpu_double/mantissa_round_reg[41]/CK  my_fpu_double/mantissa_round_reg[42]/CK  my_fpu_double/mantissa_round_reg[43]/CK  my_fpu_double/mantissa_round_reg[44]/CK  my_fpu_double/mantissa_round_reg[45]/CK  my_fpu_double/mantissa_round_reg[46]/CK  my_fpu_double/mantissa_round_reg[47]/CK  my_fpu_double/mantissa_round_reg[48]/CK  my_fpu_double/mantissa_round_reg[49]/CK  my_fpu_double/mantissa_round_reg[50]/CK  my_fpu_double/mantissa_round_reg[51]/CK  my_fpu_double/mantissa_round_reg[52]/CK  my_fpu_double/mantissa_round_reg[53]/CK  my_fpu_double/mantissa_round_reg[54]/CK  my_fpu_double/mantissa_round_reg[55]/CK  my_fpu_double/exponent_round_reg[0]/CK  my_fpu_double/exponent_round_reg[1]/CK  my_fpu_double/exponent_round_reg[2]/CK  my_fpu_double/exponent_round_reg[3]/CK  my_fpu_double/exponent_round_reg[4]/CK  my_fpu_double/exponent_round_reg[5]/CK  my_fpu_double/exponent_round_reg[6]/CK  my_fpu_double/exponent_round_reg[7]/CK  my_fpu_double/exponent_round_reg[8]/CK  my_fpu_double/exponent_round_reg[9]/CK  my_fpu_double/exponent_round_reg[10]/CK  my_fpu_double/exponent_round_reg[11]/CK  my_fpu_double/sign_round_reg/CK  my_fpu_double/rmode_reg_reg[1]/CK  my_fpu_double/rmode_reg_reg[0]/CK  my_fpu_double/ready_2_reg/CK  my_fpu_double/ready_sig_reg/CK  my_fpu_double/out_fp_reg[63]/CK  my_fpu_double/out_fp_reg[62]/CK  my_fpu_double/out_fp_reg[61]/CK  my_fpu_double/out_fp_reg[60]/CK  my_fpu_double/out_fp_reg[59]/CK  my_fpu_double/out_fp_reg[58]/CK  my_fpu_double/out_fp_reg[57]/CK  my_fpu_double/out_fp_reg[56]/CK  my_fpu_double/out_fp_reg[55]/CK  my_fpu_double/out_fp_reg[54]/CK  my_fpu_double/out_fp_reg[53]/CK  my_fpu_double/out_fp_reg[52]/CK  my_fpu_double/out_fp_reg[51]/CK  my_fpu_double/out_fp_reg[50]/CK  my_fpu_double/out_fp_reg[49]/CK  my_fpu_double/out_fp_reg[48]/CK  my_fpu_double/out_fp_reg[47]/CK  my_fpu_double/out_fp_reg[46]/CK  my_fpu_double/out_fp_reg[45]/CK  my_fpu_double/out_fp_reg[44]/CK  my_fpu_double/out_fp_reg[43]/CK  my_fpu_double/out_fp_reg[42]/CK  my_fpu_double/out_fp_reg[41]/CK  my_fpu_double/out_fp_reg[40]/CK  my_fpu_double/out_fp_reg[39]/CK  my_fpu_double/out_fp_reg[38]/CK  my_fpu_double/out_fp_reg[37]/CK  my_fpu_double/out_fp_reg[36]/CK  my_fpu_double/out_fp_reg[35]/CK  my_fpu_double/out_fp_reg[34]/CK  my_fpu_double/out_fp_reg[33]/CK  my_fpu_double/out_fp_reg[32]/CK  my_fpu_double/out_fp_reg[31]/CK  my_fpu_double/out_fp_reg[30]/CK  my_fpu_double/out_fp_reg[29]/CK  my_fpu_double/out_fp_reg[28]/CK  my_fpu_double/out_fp_reg[27]/CK  my_fpu_double/out_fp_reg[26]/CK  my_fpu_double/out_fp_reg[25]/CK  my_fpu_double/out_fp_reg[24]/CK  my_fpu_double/out_fp_reg[23]/CK  my_fpu_double/out_fp_reg[22]/CK  my_fpu_double/out_fp_reg[21]/CK  my_fpu_double/out_fp_reg[20]/CK  my_fpu_double/out_fp_reg[19]/CK  my_fpu_double/out_fp_reg[18]/CK  my_fpu_double/out_fp_reg[17]/CK  my_fpu_double/out_fp_reg[16]/CK  my_fpu_double/out_fp_reg[15]/CK  my_fpu_double/out_fp_reg[14]/CK  my_fpu_double/out_fp_reg[13]/CK  my_fpu_double/out_fp_reg[12]/CK  my_fpu_double/out_fp_reg[11]/CK  my_fpu_double/out_fp_reg[10]/CK  my_fpu_double/out_fp_reg[9]/CK  my_fpu_double/out_fp_reg[8]/CK  my_fpu_double/out_fp_reg[7]/CK  my_fpu_double/out_fp_reg[6]/CK  my_fpu_double/out_fp_reg[5]/CK  my_fpu_double/out_fp_reg[4]/CK  my_fpu_double/out_fp_reg[3]/CK  my_fpu_double/out_fp_reg[2]/CK  my_fpu_double/out_fp_reg[1]/CK  my_fpu_double/out_fp_reg[0]/CK  my_fpu_double/underflow_reg/CK  my_fpu_double/overflow_reg/CK  my_fpu_double/inexact_reg/CK  my_fpu_double/exception_reg/CK  my_fpu_double/invalid_reg/CK  my_fpu_double/i_fpu_add/sign_reg/CK  my_fpu_double/i_fpu_add/exponent_a_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_a_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_b_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_a_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_b_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_small_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_large_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_small_reg[0]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[51]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[50]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[49]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[48]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[47]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[46]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[45]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[44]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[43]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[42]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[41]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[40]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[39]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[38]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[37]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[36]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[35]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[34]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[33]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[32]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[31]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[30]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[29]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[28]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[27]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[26]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[25]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[24]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[23]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[22]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[21]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[20]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[19]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[18]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[17]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[16]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[15]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[14]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[13]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[12]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[11]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[10]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[9]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[8]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[7]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[6]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[5]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[4]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[3]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[2]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[1]/CK  my_fpu_double/i_fpu_add/mantissa_large_reg[0]/CK  my_fpu_double/i_fpu_add/small_is_denorm_reg/CK  my_fpu_double/i_fpu_add/large_is_denorm_reg/CK  my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_diff_reg[0]/CK  my_fpu_double/i_fpu_add/large_add_reg[54]/CK  my_fpu_double/i_fpu_add/large_add_reg[53]/CK  my_fpu_double/i_fpu_add/large_add_reg[52]/CK  my_fpu_double/i_fpu_add/large_add_reg[51]/CK  my_fpu_double/i_fpu_add/large_add_reg[50]/CK  my_fpu_double/i_fpu_add/large_add_reg[49]/CK  my_fpu_double/i_fpu_add/large_add_reg[48]/CK  my_fpu_double/i_fpu_add/large_add_reg[47]/CK  my_fpu_double/i_fpu_add/large_add_reg[46]/CK  my_fpu_double/i_fpu_add/large_add_reg[45]/CK  my_fpu_double/i_fpu_add/large_add_reg[44]/CK  my_fpu_double/i_fpu_add/large_add_reg[43]/CK  my_fpu_double/i_fpu_add/large_add_reg[42]/CK  my_fpu_double/i_fpu_add/large_add_reg[41]/CK  my_fpu_double/i_fpu_add/large_add_reg[40]/CK  my_fpu_double/i_fpu_add/large_add_reg[39]/CK  my_fpu_double/i_fpu_add/large_add_reg[38]/CK  my_fpu_double/i_fpu_add/large_add_reg[37]/CK  my_fpu_double/i_fpu_add/large_add_reg[36]/CK  my_fpu_double/i_fpu_add/large_add_reg[35]/CK  my_fpu_double/i_fpu_add/large_add_reg[34]/CK  my_fpu_double/i_fpu_add/large_add_reg[33]/CK  my_fpu_double/i_fpu_add/large_add_reg[32]/CK  my_fpu_double/i_fpu_add/large_add_reg[31]/CK  my_fpu_double/i_fpu_add/large_add_reg[30]/CK  my_fpu_double/i_fpu_add/large_add_reg[29]/CK  my_fpu_double/i_fpu_add/large_add_reg[28]/CK  my_fpu_double/i_fpu_add/large_add_reg[27]/CK  my_fpu_double/i_fpu_add/large_add_reg[26]/CK  my_fpu_double/i_fpu_add/large_add_reg[25]/CK  my_fpu_double/i_fpu_add/large_add_reg[24]/CK  my_fpu_double/i_fpu_add/large_add_reg[23]/CK  my_fpu_double/i_fpu_add/large_add_reg[22]/CK  my_fpu_double/i_fpu_add/large_add_reg[21]/CK  my_fpu_double/i_fpu_add/large_add_reg[20]/CK  my_fpu_double/i_fpu_add/large_add_reg[19]/CK  my_fpu_double/i_fpu_add/large_add_reg[18]/CK  my_fpu_double/i_fpu_add/large_add_reg[17]/CK  my_fpu_double/i_fpu_add/large_add_reg[16]/CK  my_fpu_double/i_fpu_add/large_add_reg[15]/CK  my_fpu_double/i_fpu_add/large_add_reg[14]/CK  my_fpu_double/i_fpu_add/large_add_reg[13]/CK  my_fpu_double/i_fpu_add/large_add_reg[12]/CK  my_fpu_double/i_fpu_add/large_add_reg[11]/CK  my_fpu_double/i_fpu_add/large_add_reg[10]/CK  my_fpu_double/i_fpu_add/large_add_reg[9]/CK  my_fpu_double/i_fpu_add/large_add_reg[8]/CK  my_fpu_double/i_fpu_add/large_add_reg[7]/CK  my_fpu_double/i_fpu_add/large_add_reg[6]/CK  my_fpu_double/i_fpu_add/large_add_reg[5]/CK  my_fpu_double/i_fpu_add/large_add_reg[4]/CK  my_fpu_double/i_fpu_add/large_add_reg[3]/CK  my_fpu_double/i_fpu_add/large_add_reg[2]/CK  my_fpu_double/i_fpu_add/small_add_reg[54]/CK  my_fpu_double/i_fpu_add/small_add_reg[53]/CK  my_fpu_double/i_fpu_add/small_add_reg[52]/CK  my_fpu_double/i_fpu_add/small_add_reg[51]/CK  my_fpu_double/i_fpu_add/small_add_reg[50]/CK  my_fpu_double/i_fpu_add/small_add_reg[49]/CK  my_fpu_double/i_fpu_add/small_add_reg[48]/CK  my_fpu_double/i_fpu_add/small_add_reg[47]/CK  my_fpu_double/i_fpu_add/small_add_reg[46]/CK  my_fpu_double/i_fpu_add/small_add_reg[45]/CK  my_fpu_double/i_fpu_add/small_add_reg[44]/CK  my_fpu_double/i_fpu_add/small_add_reg[43]/CK  my_fpu_double/i_fpu_add/small_add_reg[42]/CK  my_fpu_double/i_fpu_add/small_add_reg[41]/CK  my_fpu_double/i_fpu_add/small_add_reg[40]/CK  my_fpu_double/i_fpu_add/small_add_reg[39]/CK  my_fpu_double/i_fpu_add/small_add_reg[38]/CK  my_fpu_double/i_fpu_add/small_add_reg[37]/CK  my_fpu_double/i_fpu_add/small_add_reg[36]/CK  my_fpu_double/i_fpu_add/small_add_reg[35]/CK  my_fpu_double/i_fpu_add/small_add_reg[34]/CK  my_fpu_double/i_fpu_add/small_add_reg[33]/CK  my_fpu_double/i_fpu_add/small_add_reg[32]/CK  my_fpu_double/i_fpu_add/small_add_reg[31]/CK  my_fpu_double/i_fpu_add/small_add_reg[30]/CK  my_fpu_double/i_fpu_add/small_add_reg[29]/CK  my_fpu_double/i_fpu_add/small_add_reg[28]/CK  my_fpu_double/i_fpu_add/small_add_reg[27]/CK  my_fpu_double/i_fpu_add/small_add_reg[26]/CK  my_fpu_double/i_fpu_add/small_add_reg[25]/CK  my_fpu_double/i_fpu_add/small_add_reg[24]/CK  my_fpu_double/i_fpu_add/small_add_reg[23]/CK  my_fpu_double/i_fpu_add/small_add_reg[22]/CK  my_fpu_double/i_fpu_add/small_add_reg[21]/CK  my_fpu_double/i_fpu_add/small_add_reg[20]/CK  my_fpu_double/i_fpu_add/small_add_reg[19]/CK  my_fpu_double/i_fpu_add/small_add_reg[18]/CK  my_fpu_double/i_fpu_add/small_add_reg[17]/CK  my_fpu_double/i_fpu_add/small_add_reg[16]/CK  my_fpu_double/i_fpu_add/small_add_reg[15]/CK  my_fpu_double/i_fpu_add/small_add_reg[14]/CK  my_fpu_double/i_fpu_add/small_add_reg[13]/CK  my_fpu_double/i_fpu_add/small_add_reg[12]/CK  my_fpu_double/i_fpu_add/small_add_reg[11]/CK  my_fpu_double/i_fpu_add/small_add_reg[10]/CK  my_fpu_double/i_fpu_add/small_add_reg[9]/CK  my_fpu_double/i_fpu_add/small_add_reg[8]/CK  my_fpu_double/i_fpu_add/small_add_reg[7]/CK  my_fpu_double/i_fpu_add/small_add_reg[6]/CK  my_fpu_double/i_fpu_add/small_add_reg[5]/CK  my_fpu_double/i_fpu_add/small_add_reg[4]/CK  my_fpu_double/i_fpu_add/small_add_reg[3]/CK  my_fpu_double/i_fpu_add/small_add_reg[2]/CK  my_fpu_double/i_fpu_add/small_shift_reg[55]/CK  my_fpu_double/i_fpu_add/small_shift_reg[54]/CK  my_fpu_double/i_fpu_add/small_shift_reg[53]/CK  my_fpu_double/i_fpu_add/small_shift_reg[52]/CK  my_fpu_double/i_fpu_add/small_shift_reg[51]/CK  my_fpu_double/i_fpu_add/small_shift_reg[50]/CK  my_fpu_double/i_fpu_add/small_shift_reg[49]/CK  my_fpu_double/i_fpu_add/small_shift_reg[48]/CK  my_fpu_double/i_fpu_add/small_shift_reg[47]/CK  my_fpu_double/i_fpu_add/small_shift_reg[46]/CK  my_fpu_double/i_fpu_add/small_shift_reg[45]/CK  my_fpu_double/i_fpu_add/small_shift_reg[44]/CK  my_fpu_double/i_fpu_add/small_shift_reg[43]/CK  my_fpu_double/i_fpu_add/small_shift_reg[42]/CK  my_fpu_double/i_fpu_add/small_shift_reg[41]/CK  my_fpu_double/i_fpu_add/small_shift_reg[40]/CK  my_fpu_double/i_fpu_add/small_shift_reg[39]/CK  my_fpu_double/i_fpu_add/small_shift_reg[38]/CK  my_fpu_double/i_fpu_add/small_shift_reg[37]/CK  my_fpu_double/i_fpu_add/small_shift_reg[36]/CK  my_fpu_double/i_fpu_add/small_shift_reg[35]/CK  my_fpu_double/i_fpu_add/small_shift_reg[34]/CK  my_fpu_double/i_fpu_add/small_shift_reg[33]/CK  my_fpu_double/i_fpu_add/small_shift_reg[32]/CK  my_fpu_double/i_fpu_add/small_shift_reg[31]/CK  my_fpu_double/i_fpu_add/small_shift_reg[30]/CK  my_fpu_double/i_fpu_add/small_shift_reg[29]/CK  my_fpu_double/i_fpu_add/small_shift_reg[28]/CK  my_fpu_double/i_fpu_add/small_shift_reg[27]/CK  my_fpu_double/i_fpu_add/small_shift_reg[26]/CK  my_fpu_double/i_fpu_add/small_shift_reg[25]/CK  my_fpu_double/i_fpu_add/small_shift_reg[24]/CK  my_fpu_double/i_fpu_add/small_shift_reg[23]/CK  my_fpu_double/i_fpu_add/small_shift_reg[22]/CK  my_fpu_double/i_fpu_add/small_shift_reg[21]/CK  my_fpu_double/i_fpu_add/small_shift_reg[20]/CK  my_fpu_double/i_fpu_add/small_shift_reg[19]/CK  my_fpu_double/i_fpu_add/small_shift_reg[18]/CK  my_fpu_double/i_fpu_add/small_shift_reg[17]/CK  my_fpu_double/i_fpu_add/small_shift_reg[16]/CK  my_fpu_double/i_fpu_add/small_shift_reg[15]/CK  my_fpu_double/i_fpu_add/small_shift_reg[14]/CK  my_fpu_double/i_fpu_add/small_shift_reg[13]/CK  my_fpu_double/i_fpu_add/small_shift_reg[12]/CK  my_fpu_double/i_fpu_add/small_shift_reg[11]/CK  my_fpu_double/i_fpu_add/small_shift_reg[10]/CK  my_fpu_double/i_fpu_add/small_shift_reg[9]/CK  my_fpu_double/i_fpu_add/small_shift_reg[8]/CK  my_fpu_double/i_fpu_add/small_shift_reg[7]/CK  my_fpu_double/i_fpu_add/small_shift_reg[6]/CK  my_fpu_double/i_fpu_add/small_shift_reg[5]/CK  my_fpu_double/i_fpu_add/small_shift_reg[4]/CK  my_fpu_double/i_fpu_add/small_shift_reg[3]/CK  my_fpu_double/i_fpu_add/small_shift_reg[2]/CK  my_fpu_double/i_fpu_add/small_shift_reg[1]/CK  my_fpu_double/i_fpu_add/small_shift_reg[0]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[55]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[54]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[53]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[52]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[51]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[50]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[49]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[48]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[47]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[46]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[45]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[44]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[43]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[42]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[41]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[40]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[39]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[38]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[37]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[36]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[35]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[34]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[33]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[32]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[31]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[30]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[29]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[28]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[27]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[26]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[25]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[24]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[23]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[22]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[21]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[20]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[19]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[18]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[17]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[16]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[15]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[14]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[13]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[12]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[11]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[10]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[9]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[8]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[7]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[6]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[5]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[4]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[3]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[2]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[1]/CK  my_fpu_double/i_fpu_add/small_shift_3_reg[0]/CK  my_fpu_double/i_fpu_add/sum_reg[55]/CK  my_fpu_double/i_fpu_add/sum_reg[54]/CK  my_fpu_double/i_fpu_add/sum_reg[53]/CK  my_fpu_double/i_fpu_add/sum_reg[52]/CK  my_fpu_double/i_fpu_add/sum_reg[51]/CK  my_fpu_double/i_fpu_add/sum_reg[50]/CK  my_fpu_double/i_fpu_add/sum_reg[49]/CK  my_fpu_double/i_fpu_add/sum_reg[48]/CK  my_fpu_double/i_fpu_add/sum_reg[47]/CK  my_fpu_double/i_fpu_add/sum_reg[46]/CK  my_fpu_double/i_fpu_add/sum_reg[45]/CK  my_fpu_double/i_fpu_add/sum_reg[44]/CK  my_fpu_double/i_fpu_add/sum_reg[43]/CK  my_fpu_double/i_fpu_add/sum_reg[42]/CK  my_fpu_double/i_fpu_add/sum_reg[41]/CK  my_fpu_double/i_fpu_add/sum_reg[40]/CK  my_fpu_double/i_fpu_add/sum_reg[39]/CK  my_fpu_double/i_fpu_add/sum_reg[38]/CK  my_fpu_double/i_fpu_add/sum_reg[37]/CK  my_fpu_double/i_fpu_add/sum_reg[36]/CK  my_fpu_double/i_fpu_add/sum_reg[35]/CK  my_fpu_double/i_fpu_add/sum_reg[34]/CK  my_fpu_double/i_fpu_add/sum_reg[33]/CK  my_fpu_double/i_fpu_add/sum_reg[32]/CK  my_fpu_double/i_fpu_add/sum_reg[31]/CK  my_fpu_double/i_fpu_add/sum_reg[30]/CK  my_fpu_double/i_fpu_add/sum_reg[29]/CK  my_fpu_double/i_fpu_add/sum_reg[28]/CK  my_fpu_double/i_fpu_add/sum_reg[27]/CK  my_fpu_double/i_fpu_add/sum_reg[26]/CK  my_fpu_double/i_fpu_add/sum_reg[25]/CK  my_fpu_double/i_fpu_add/sum_reg[24]/CK  my_fpu_double/i_fpu_add/sum_reg[23]/CK  my_fpu_double/i_fpu_add/sum_reg[22]/CK  my_fpu_double/i_fpu_add/sum_reg[21]/CK  my_fpu_double/i_fpu_add/sum_reg[20]/CK  my_fpu_double/i_fpu_add/sum_reg[19]/CK  my_fpu_double/i_fpu_add/sum_reg[18]/CK  my_fpu_double/i_fpu_add/sum_reg[17]/CK  my_fpu_double/i_fpu_add/sum_reg[16]/CK  my_fpu_double/i_fpu_add/sum_reg[15]/CK  my_fpu_double/i_fpu_add/sum_reg[14]/CK  my_fpu_double/i_fpu_add/sum_reg[13]/CK  my_fpu_double/i_fpu_add/sum_reg[12]/CK  my_fpu_double/i_fpu_add/sum_reg[11]/CK  my_fpu_double/i_fpu_add/sum_reg[10]/CK  my_fpu_double/i_fpu_add/sum_reg[9]/CK  my_fpu_double/i_fpu_add/sum_reg[8]/CK  my_fpu_double/i_fpu_add/sum_reg[7]/CK  my_fpu_double/i_fpu_add/sum_reg[6]/CK  my_fpu_double/i_fpu_add/sum_reg[5]/CK  my_fpu_double/i_fpu_add/sum_reg[4]/CK  my_fpu_double/i_fpu_add/sum_reg[3]/CK  my_fpu_double/i_fpu_add/sum_reg[2]/CK  my_fpu_double/i_fpu_add/sum_reg[1]/CK  my_fpu_double/i_fpu_add/sum_reg[0]/CK  my_fpu_double/i_fpu_add/sum_2_reg[55]/CK  my_fpu_double/i_fpu_add/sum_2_reg[54]/CK  my_fpu_double/i_fpu_add/sum_2_reg[53]/CK  my_fpu_double/i_fpu_add/sum_2_reg[52]/CK  my_fpu_double/i_fpu_add/sum_2_reg[51]/CK  my_fpu_double/i_fpu_add/sum_2_reg[50]/CK  my_fpu_double/i_fpu_add/sum_2_reg[49]/CK  my_fpu_double/i_fpu_add/sum_2_reg[48]/CK  my_fpu_double/i_fpu_add/sum_2_reg[47]/CK  my_fpu_double/i_fpu_add/sum_2_reg[46]/CK  my_fpu_double/i_fpu_add/sum_2_reg[45]/CK  my_fpu_double/i_fpu_add/sum_2_reg[44]/CK  my_fpu_double/i_fpu_add/sum_2_reg[43]/CK  my_fpu_double/i_fpu_add/sum_2_reg[42]/CK  my_fpu_double/i_fpu_add/sum_2_reg[41]/CK  my_fpu_double/i_fpu_add/sum_2_reg[40]/CK  my_fpu_double/i_fpu_add/sum_2_reg[39]/CK  my_fpu_double/i_fpu_add/sum_2_reg[38]/CK  my_fpu_double/i_fpu_add/sum_2_reg[37]/CK  my_fpu_double/i_fpu_add/sum_2_reg[36]/CK  my_fpu_double/i_fpu_add/sum_2_reg[35]/CK  my_fpu_double/i_fpu_add/sum_2_reg[34]/CK  my_fpu_double/i_fpu_add/sum_2_reg[33]/CK  my_fpu_double/i_fpu_add/sum_2_reg[32]/CK  my_fpu_double/i_fpu_add/sum_2_reg[31]/CK  my_fpu_double/i_fpu_add/sum_2_reg[30]/CK  my_fpu_double/i_fpu_add/sum_2_reg[29]/CK  my_fpu_double/i_fpu_add/sum_2_reg[28]/CK  my_fpu_double/i_fpu_add/sum_2_reg[27]/CK  my_fpu_double/i_fpu_add/sum_2_reg[26]/CK  my_fpu_double/i_fpu_add/sum_2_reg[25]/CK  my_fpu_double/i_fpu_add/sum_2_reg[24]/CK  my_fpu_double/i_fpu_add/sum_2_reg[23]/CK  my_fpu_double/i_fpu_add/sum_2_reg[22]/CK  my_fpu_double/i_fpu_add/sum_2_reg[21]/CK  my_fpu_double/i_fpu_add/sum_2_reg[20]/CK  my_fpu_double/i_fpu_add/sum_2_reg[19]/CK  my_fpu_double/i_fpu_add/sum_2_reg[18]/CK  my_fpu_double/i_fpu_add/sum_2_reg[17]/CK  my_fpu_double/i_fpu_add/sum_2_reg[16]/CK  my_fpu_double/i_fpu_add/sum_2_reg[15]/CK  my_fpu_double/i_fpu_add/sum_2_reg[14]/CK  my_fpu_double/i_fpu_add/sum_2_reg[13]/CK  my_fpu_double/i_fpu_add/sum_2_reg[12]/CK  my_fpu_double/i_fpu_add/sum_2_reg[11]/CK  my_fpu_double/i_fpu_add/sum_2_reg[10]/CK  my_fpu_double/i_fpu_add/sum_2_reg[9]/CK  my_fpu_double/i_fpu_add/sum_2_reg[8]/CK  my_fpu_double/i_fpu_add/sum_2_reg[7]/CK  my_fpu_double/i_fpu_add/sum_2_reg[6]/CK  my_fpu_double/i_fpu_add/sum_2_reg[5]/CK  my_fpu_double/i_fpu_add/sum_2_reg[4]/CK  my_fpu_double/i_fpu_add/sum_2_reg[3]/CK  my_fpu_double/i_fpu_add/sum_2_reg[2]/CK  my_fpu_double/i_fpu_add/sum_2_reg[1]/CK  my_fpu_double/i_fpu_add/sum_2_reg[0]/CK  my_fpu_double/i_fpu_add/sum_3_reg[55]/CK  my_fpu_double/i_fpu_add/sum_3_reg[54]/CK  my_fpu_double/i_fpu_add/sum_3_reg[53]/CK  my_fpu_double/i_fpu_add/sum_3_reg[52]/CK  my_fpu_double/i_fpu_add/sum_3_reg[51]/CK  my_fpu_double/i_fpu_add/sum_3_reg[50]/CK  my_fpu_double/i_fpu_add/sum_3_reg[49]/CK  my_fpu_double/i_fpu_add/sum_3_reg[48]/CK  my_fpu_double/i_fpu_add/sum_3_reg[47]/CK  my_fpu_double/i_fpu_add/sum_3_reg[46]/CK  my_fpu_double/i_fpu_add/sum_3_reg[45]/CK  my_fpu_double/i_fpu_add/sum_3_reg[44]/CK  my_fpu_double/i_fpu_add/sum_3_reg[43]/CK  my_fpu_double/i_fpu_add/sum_3_reg[42]/CK  my_fpu_double/i_fpu_add/sum_3_reg[41]/CK  my_fpu_double/i_fpu_add/sum_3_reg[40]/CK  my_fpu_double/i_fpu_add/sum_3_reg[39]/CK  my_fpu_double/i_fpu_add/sum_3_reg[38]/CK  my_fpu_double/i_fpu_add/sum_3_reg[37]/CK  my_fpu_double/i_fpu_add/sum_3_reg[36]/CK  my_fpu_double/i_fpu_add/sum_3_reg[35]/CK  my_fpu_double/i_fpu_add/sum_3_reg[34]/CK  my_fpu_double/i_fpu_add/sum_3_reg[33]/CK  my_fpu_double/i_fpu_add/sum_3_reg[32]/CK  my_fpu_double/i_fpu_add/sum_3_reg[31]/CK  my_fpu_double/i_fpu_add/sum_3_reg[30]/CK  my_fpu_double/i_fpu_add/sum_3_reg[29]/CK  my_fpu_double/i_fpu_add/sum_3_reg[28]/CK  my_fpu_double/i_fpu_add/sum_3_reg[27]/CK  my_fpu_double/i_fpu_add/sum_3_reg[26]/CK  my_fpu_double/i_fpu_add/sum_3_reg[25]/CK  my_fpu_double/i_fpu_add/sum_3_reg[24]/CK  my_fpu_double/i_fpu_add/sum_3_reg[23]/CK  my_fpu_double/i_fpu_add/sum_3_reg[22]/CK  my_fpu_double/i_fpu_add/sum_3_reg[21]/CK  my_fpu_double/i_fpu_add/sum_3_reg[20]/CK  my_fpu_double/i_fpu_add/sum_3_reg[19]/CK  my_fpu_double/i_fpu_add/sum_3_reg[18]/CK  my_fpu_double/i_fpu_add/sum_3_reg[17]/CK  my_fpu_double/i_fpu_add/sum_3_reg[16]/CK  my_fpu_double/i_fpu_add/sum_3_reg[15]/CK  my_fpu_double/i_fpu_add/sum_3_reg[14]/CK  my_fpu_double/i_fpu_add/sum_3_reg[13]/CK  my_fpu_double/i_fpu_add/sum_3_reg[12]/CK  my_fpu_double/i_fpu_add/sum_3_reg[11]/CK  my_fpu_double/i_fpu_add/sum_3_reg[10]/CK  my_fpu_double/i_fpu_add/sum_3_reg[9]/CK  my_fpu_double/i_fpu_add/sum_3_reg[8]/CK  my_fpu_double/i_fpu_add/sum_3_reg[7]/CK  my_fpu_double/i_fpu_add/sum_3_reg[6]/CK  my_fpu_double/i_fpu_add/sum_3_reg[5]/CK  my_fpu_double/i_fpu_add/sum_3_reg[4]/CK  my_fpu_double/i_fpu_add/sum_3_reg[3]/CK  my_fpu_double/i_fpu_add/sum_3_reg[2]/CK  my_fpu_double/i_fpu_add/sum_3_reg[1]/CK  my_fpu_double/i_fpu_add/sum_3_reg[0]/CK  my_fpu_double/i_fpu_add/exponent_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_reg[0]/CK  my_fpu_double/i_fpu_add/denorm_to_norm_reg/CK  my_fpu_double/i_fpu_add/exponent_2_reg[10]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[9]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[8]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[7]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[6]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[5]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[4]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[3]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[2]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[1]/CK  my_fpu_double/i_fpu_add/exponent_2_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_a_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_b_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/CK  my_fpu_double/i_fpu_sub/expa_gt_expb_reg/CK  my_fpu_double/i_fpu_sub/expa_et_expb_reg/CK  my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/CK  my_fpu_double/i_fpu_sub/a_gtet_b_reg/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_small_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_large_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/CK  my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/CK  my_fpu_double/i_fpu_sub/sign_reg/CK  my_fpu_double/i_fpu_sub/small_is_denorm_reg/CK  my_fpu_double/i_fpu_sub/large_is_denorm_reg/CK  my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/CK  my_fpu_double/i_fpu_sub/small_is_nonzero_reg/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/CK  my_fpu_double/i_fpu_sub/minuend_reg[54]/CK  my_fpu_double/i_fpu_sub/minuend_reg[53]/CK  my_fpu_double/i_fpu_sub/minuend_reg[52]/CK  my_fpu_double/i_fpu_sub/minuend_reg[51]/CK  my_fpu_double/i_fpu_sub/minuend_reg[50]/CK  my_fpu_double/i_fpu_sub/minuend_reg[49]/CK  my_fpu_double/i_fpu_sub/minuend_reg[48]/CK  my_fpu_double/i_fpu_sub/minuend_reg[47]/CK  my_fpu_double/i_fpu_sub/minuend_reg[46]/CK  my_fpu_double/i_fpu_sub/minuend_reg[45]/CK  my_fpu_double/i_fpu_sub/minuend_reg[44]/CK  my_fpu_double/i_fpu_sub/minuend_reg[43]/CK  my_fpu_double/i_fpu_sub/minuend_reg[42]/CK  my_fpu_double/i_fpu_sub/minuend_reg[41]/CK  my_fpu_double/i_fpu_sub/minuend_reg[40]/CK  my_fpu_double/i_fpu_sub/minuend_reg[39]/CK  my_fpu_double/i_fpu_sub/minuend_reg[38]/CK  my_fpu_double/i_fpu_sub/minuend_reg[37]/CK  my_fpu_double/i_fpu_sub/minuend_reg[36]/CK  my_fpu_double/i_fpu_sub/minuend_reg[35]/CK  my_fpu_double/i_fpu_sub/minuend_reg[34]/CK  my_fpu_double/i_fpu_sub/minuend_reg[33]/CK  my_fpu_double/i_fpu_sub/minuend_reg[32]/CK  my_fpu_double/i_fpu_sub/minuend_reg[31]/CK  my_fpu_double/i_fpu_sub/minuend_reg[30]/CK  my_fpu_double/i_fpu_sub/minuend_reg[29]/CK  my_fpu_double/i_fpu_sub/minuend_reg[28]/CK  my_fpu_double/i_fpu_sub/minuend_reg[27]/CK  my_fpu_double/i_fpu_sub/minuend_reg[26]/CK  my_fpu_double/i_fpu_sub/minuend_reg[25]/CK  my_fpu_double/i_fpu_sub/minuend_reg[24]/CK  my_fpu_double/i_fpu_sub/minuend_reg[23]/CK  my_fpu_double/i_fpu_sub/minuend_reg[22]/CK  my_fpu_double/i_fpu_sub/minuend_reg[21]/CK  my_fpu_double/i_fpu_sub/minuend_reg[20]/CK  my_fpu_double/i_fpu_sub/minuend_reg[19]/CK  my_fpu_double/i_fpu_sub/minuend_reg[18]/CK  my_fpu_double/i_fpu_sub/minuend_reg[17]/CK  my_fpu_double/i_fpu_sub/minuend_reg[16]/CK  my_fpu_double/i_fpu_sub/minuend_reg[15]/CK  my_fpu_double/i_fpu_sub/minuend_reg[14]/CK  my_fpu_double/i_fpu_sub/minuend_reg[13]/CK  my_fpu_double/i_fpu_sub/minuend_reg[12]/CK  my_fpu_double/i_fpu_sub/minuend_reg[11]/CK  my_fpu_double/i_fpu_sub/minuend_reg[10]/CK  my_fpu_double/i_fpu_sub/minuend_reg[9]/CK  my_fpu_double/i_fpu_sub/minuend_reg[8]/CK  my_fpu_double/i_fpu_sub/minuend_reg[7]/CK  my_fpu_double/i_fpu_sub/minuend_reg[6]/CK  my_fpu_double/i_fpu_sub/minuend_reg[5]/CK  my_fpu_double/i_fpu_sub/minuend_reg[4]/CK  my_fpu_double/i_fpu_sub/minuend_reg[3]/CK  my_fpu_double/i_fpu_sub/minuend_reg[2]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[54]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[53]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[52]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[51]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[50]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[49]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[48]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[47]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[46]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[45]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[44]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[43]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[42]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[41]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[40]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[39]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[38]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[37]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[36]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[35]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[34]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[33]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[32]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[31]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[30]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[29]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[28]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[27]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[26]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[25]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[24]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[23]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[22]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[21]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[20]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[19]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[18]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[17]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[16]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[15]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[14]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[13]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[12]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[11]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[10]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[9]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[8]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[7]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[6]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[5]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[4]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[3]/CK  my_fpu_double/i_fpu_sub/subtrahend_reg[2]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/CK  my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/CK  my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_reg[54]/CK  my_fpu_double/i_fpu_sub/diff_reg[53]/CK  my_fpu_double/i_fpu_sub/diff_reg[52]/CK  my_fpu_double/i_fpu_sub/diff_reg[51]/CK  my_fpu_double/i_fpu_sub/diff_reg[50]/CK  my_fpu_double/i_fpu_sub/diff_reg[49]/CK  my_fpu_double/i_fpu_sub/diff_reg[48]/CK  my_fpu_double/i_fpu_sub/diff_reg[47]/CK  my_fpu_double/i_fpu_sub/diff_reg[46]/CK  my_fpu_double/i_fpu_sub/diff_reg[45]/CK  my_fpu_double/i_fpu_sub/diff_reg[44]/CK  my_fpu_double/i_fpu_sub/diff_reg[43]/CK  my_fpu_double/i_fpu_sub/diff_reg[42]/CK  my_fpu_double/i_fpu_sub/diff_reg[41]/CK  my_fpu_double/i_fpu_sub/diff_reg[40]/CK  my_fpu_double/i_fpu_sub/diff_reg[39]/CK  my_fpu_double/i_fpu_sub/diff_reg[38]/CK  my_fpu_double/i_fpu_sub/diff_reg[37]/CK  my_fpu_double/i_fpu_sub/diff_reg[36]/CK  my_fpu_double/i_fpu_sub/diff_reg[35]/CK  my_fpu_double/i_fpu_sub/diff_reg[34]/CK  my_fpu_double/i_fpu_sub/diff_reg[33]/CK  my_fpu_double/i_fpu_sub/diff_reg[32]/CK  my_fpu_double/i_fpu_sub/diff_reg[31]/CK  my_fpu_double/i_fpu_sub/diff_reg[30]/CK  my_fpu_double/i_fpu_sub/diff_reg[29]/CK  my_fpu_double/i_fpu_sub/diff_reg[28]/CK  my_fpu_double/i_fpu_sub/diff_reg[27]/CK  my_fpu_double/i_fpu_sub/diff_reg[26]/CK  my_fpu_double/i_fpu_sub/diff_reg[25]/CK  my_fpu_double/i_fpu_sub/diff_reg[24]/CK  my_fpu_double/i_fpu_sub/diff_reg[23]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_reg[22]/CK  my_fpu_double/i_fpu_sub/diff_reg[21]/CK  my_fpu_double/i_fpu_sub/diff_reg[20]/CK  my_fpu_double/i_fpu_sub/diff_reg[19]/CK  my_fpu_double/i_fpu_sub/diff_reg[18]/CK  my_fpu_double/i_fpu_sub/diff_reg[17]/CK  my_fpu_double/i_fpu_sub/diff_reg[16]/CK  my_fpu_double/i_fpu_sub/diff_reg[15]/CK  my_fpu_double/i_fpu_sub/diff_reg[14]/CK  my_fpu_double/i_fpu_sub/diff_reg[13]/CK  my_fpu_double/i_fpu_sub/diff_reg[12]/CK  my_fpu_double/i_fpu_sub/diff_reg[11]/CK  my_fpu_double/i_fpu_sub/diff_reg[10]/CK  my_fpu_double/i_fpu_sub/diff_reg[9]/CK  my_fpu_double/i_fpu_sub/diff_reg[8]/CK  my_fpu_double/i_fpu_sub/diff_reg[7]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_reg[6]/CK  my_fpu_double/i_fpu_sub/diff_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_shift_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/CK  my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/CK  my_fpu_double/i_fpu_sub/diffshift_et_55_reg/CK  my_fpu_double/i_fpu_sub/diff_1_reg[54]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[53]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[52]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[51]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[50]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[49]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[48]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[47]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[46]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[45]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[44]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[43]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[42]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[41]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[40]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[39]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[38]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[37]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[36]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[35]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[34]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[33]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[32]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[31]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[30]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[29]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[28]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[27]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[26]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[25]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[24]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[23]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[22]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[21]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[20]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[19]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[18]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[17]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[16]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[15]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[14]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[13]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[12]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[11]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[10]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[9]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[8]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[7]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[6]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_1_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_reg[0]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[54]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[53]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[52]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[51]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[50]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[49]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[48]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[47]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[46]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[45]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[44]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[43]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[42]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[41]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[40]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[39]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[38]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[37]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[36]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[35]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[34]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[33]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[32]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[31]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[30]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[29]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[28]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[27]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[26]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[25]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[24]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[23]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[22]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[21]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[20]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[19]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[18]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[17]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[16]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[15]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[14]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[13]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[12]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[11]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[10]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[9]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[8]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[7]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[6]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[5]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[4]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[3]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[2]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[1]/CK  my_fpu_double/i_fpu_sub/diff_2_reg[0]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[10]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[9]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[8]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[7]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[6]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[5]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[4]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[3]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[2]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[1]/CK  my_fpu_double/i_fpu_sub/exponent_2_reg[0]/CK  my_fpu_double/i_fpu_mul/sign_reg/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/CK  my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/CK  my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_a_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_b_reg[0]/CK  my_fpu_double/i_fpu_mul/a_is_norm_reg/CK  my_fpu_double/i_fpu_mul/b_is_norm_reg/CK  my_fpu_double/i_fpu_mul/a_is_zero_reg/CK  my_fpu_double/i_fpu_mul/b_is_zero_reg/CK  my_fpu_double/i_fpu_mul/in_zero_reg/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_under_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_1_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_2_reg[0]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[51]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[50]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[48]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[47]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[45]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[44]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[43]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[42]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[41]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[40]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[39]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[38]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[37]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[36]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[35]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[34]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[33]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[32]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[31]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[30]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[29]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[28]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[27]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[26]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[25]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[24]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[23]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[22]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[21]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[19]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[18]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[16]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[15]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[13]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[12]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[10]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[9]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[7]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[6]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[4]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[3]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[2]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[1]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[0]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[52]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[49]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[35]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[34]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[33]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[30]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[18]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[17]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[16]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[15]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[14]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[13]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[12]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[11]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[10]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[9]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[8]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[7]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[6]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[5]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[4]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[3]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[2]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[1]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[0]/CK  my_fpu_double/i_fpu_mul/product_a_reg[40]/CK  my_fpu_double/i_fpu_mul/product_a_reg[39]/CK  my_fpu_double/i_fpu_mul/product_a_reg[38]/CK  my_fpu_double/i_fpu_mul/product_a_reg[37]/CK  my_fpu_double/i_fpu_mul/product_a_reg[36]/CK  my_fpu_double/i_fpu_mul/product_a_reg[35]/CK  my_fpu_double/i_fpu_mul/product_a_reg[34]/CK  my_fpu_double/i_fpu_mul/product_a_reg[33]/CK  my_fpu_double/i_fpu_mul/product_a_reg[32]/CK  my_fpu_double/i_fpu_mul/product_a_reg[31]/CK  my_fpu_double/i_fpu_mul/product_a_reg[30]/CK  my_fpu_double/i_fpu_mul/product_a_reg[29]/CK  my_fpu_double/i_fpu_mul/product_a_reg[28]/CK  my_fpu_double/i_fpu_mul/product_a_reg[27]/CK  my_fpu_double/i_fpu_mul/product_a_reg[26]/CK  my_fpu_double/i_fpu_mul/product_a_reg[25]/CK  my_fpu_double/i_fpu_mul/product_a_reg[24]/CK  my_fpu_double/i_fpu_mul/product_a_reg[23]/CK  my_fpu_double/i_fpu_mul/product_a_reg[22]/CK  my_fpu_double/i_fpu_mul/product_a_reg[21]/CK  my_fpu_double/i_fpu_mul/product_a_reg[20]/CK  my_fpu_double/i_fpu_mul/product_a_reg[19]/CK  my_fpu_double/i_fpu_mul/product_a_reg[18]/CK  my_fpu_double/i_fpu_mul/product_a_reg[17]/CK  my_fpu_double/i_fpu_mul/product_a_reg[16]/CK  my_fpu_double/i_fpu_mul/product_a_reg[15]/CK  my_fpu_double/i_fpu_mul/product_a_reg[14]/CK  my_fpu_double/i_fpu_mul/product_a_reg[13]/CK  my_fpu_double/i_fpu_mul/product_a_reg[12]/CK  my_fpu_double/i_fpu_mul/product_a_reg[11]/CK  my_fpu_double/i_fpu_mul/product_a_reg[10]/CK  my_fpu_double/i_fpu_mul/product_a_reg[9]/CK  my_fpu_double/i_fpu_mul/product_a_reg[8]/CK  my_fpu_double/i_fpu_mul/product_a_reg[7]/CK  my_fpu_double/i_fpu_mul/product_a_reg[6]/CK  my_fpu_double/i_fpu_mul/product_a_reg[5]/CK  my_fpu_double/i_fpu_mul/product_a_reg[4]/CK  my_fpu_double/i_fpu_mul/product_a_reg[3]/CK  my_fpu_double/i_fpu_mul/product_a_reg[2]/CK  my_fpu_double/i_fpu_mul/product_a_reg[1]/CK  my_fpu_double/i_fpu_mul/product_a_reg[0]/CK  my_fpu_double/i_fpu_mul/product_b_reg[40]/CK  my_fpu_double/i_fpu_mul/product_b_reg[39]/CK  my_fpu_double/i_fpu_mul/product_b_reg[38]/CK  my_fpu_double/i_fpu_mul/product_b_reg[37]/CK  my_fpu_double/i_fpu_mul/product_b_reg[36]/CK  my_fpu_double/i_fpu_mul/product_b_reg[35]/CK  my_fpu_double/i_fpu_mul/product_b_reg[34]/CK  my_fpu_double/i_fpu_mul/product_b_reg[33]/CK  my_fpu_double/i_fpu_mul/product_b_reg[32]/CK  my_fpu_double/i_fpu_mul/product_b_reg[31]/CK  my_fpu_double/i_fpu_mul/product_b_reg[30]/CK  my_fpu_double/i_fpu_mul/product_b_reg[29]/CK  my_fpu_double/i_fpu_mul/product_b_reg[28]/CK  my_fpu_double/i_fpu_mul/product_b_reg[27]/CK  my_fpu_double/i_fpu_mul/product_b_reg[26]/CK  my_fpu_double/i_fpu_mul/product_b_reg[25]/CK  my_fpu_double/i_fpu_mul/product_b_reg[24]/CK  my_fpu_double/i_fpu_mul/product_b_reg[23]/CK  my_fpu_double/i_fpu_mul/product_b_reg[22]/CK  my_fpu_double/i_fpu_mul/product_b_reg[21]/CK  my_fpu_double/i_fpu_mul/product_b_reg[20]/CK  my_fpu_double/i_fpu_mul/product_b_reg[19]/CK  my_fpu_double/i_fpu_mul/product_b_reg[18]/CK  my_fpu_double/i_fpu_mul/product_b_reg[17]/CK  my_fpu_double/i_fpu_mul/product_b_reg[16]/CK  my_fpu_double/i_fpu_mul/product_b_reg[15]/CK  my_fpu_double/i_fpu_mul/product_b_reg[14]/CK  my_fpu_double/i_fpu_mul/product_b_reg[13]/CK  my_fpu_double/i_fpu_mul/product_b_reg[12]/CK  my_fpu_double/i_fpu_mul/product_b_reg[11]/CK  my_fpu_double/i_fpu_mul/product_b_reg[10]/CK  my_fpu_double/i_fpu_mul/product_b_reg[9]/CK  my_fpu_double/i_fpu_mul/product_b_reg[8]/CK  my_fpu_double/i_fpu_mul/product_b_reg[7]/CK  my_fpu_double/i_fpu_mul/product_b_reg[6]/CK  my_fpu_double/i_fpu_mul/product_b_reg[5]/CK  my_fpu_double/i_fpu_mul/product_b_reg[4]/CK  my_fpu_double/i_fpu_mul/product_b_reg[3]/CK  my_fpu_double/i_fpu_mul/product_b_reg[2]/CK  my_fpu_double/i_fpu_mul/product_b_reg[1]/CK  my_fpu_double/i_fpu_mul/product_b_reg[0]/CK  my_fpu_double/i_fpu_mul/product_c_reg[40]/CK  my_fpu_double/i_fpu_mul/product_c_reg[39]/CK  my_fpu_double/i_fpu_mul/product_c_reg[38]/CK  my_fpu_double/i_fpu_mul/product_c_reg[37]/CK  my_fpu_double/i_fpu_mul/product_c_reg[36]/CK  my_fpu_double/i_fpu_mul/product_c_reg[35]/CK  my_fpu_double/i_fpu_mul/product_c_reg[34]/CK  my_fpu_double/i_fpu_mul/product_c_reg[33]/CK  my_fpu_double/i_fpu_mul/product_c_reg[32]/CK  my_fpu_double/i_fpu_mul/product_c_reg[31]/CK  my_fpu_double/i_fpu_mul/product_c_reg[30]/CK  my_fpu_double/i_fpu_mul/product_c_reg[29]/CK  my_fpu_double/i_fpu_mul/product_c_reg[28]/CK  my_fpu_double/i_fpu_mul/product_c_reg[27]/CK  my_fpu_double/i_fpu_mul/product_c_reg[26]/CK  my_fpu_double/i_fpu_mul/product_c_reg[25]/CK  my_fpu_double/i_fpu_mul/product_c_reg[24]/CK  my_fpu_double/i_fpu_mul/product_c_reg[23]/CK  my_fpu_double/i_fpu_mul/product_c_reg[22]/CK  my_fpu_double/i_fpu_mul/product_c_reg[21]/CK  my_fpu_double/i_fpu_mul/product_c_reg[20]/CK  my_fpu_double/i_fpu_mul/product_c_reg[19]/CK  my_fpu_double/i_fpu_mul/product_c_reg[18]/CK  my_fpu_double/i_fpu_mul/product_c_reg[17]/CK  my_fpu_double/i_fpu_mul/product_c_reg[16]/CK  my_fpu_double/i_fpu_mul/product_c_reg[15]/CK  my_fpu_double/i_fpu_mul/product_c_reg[14]/CK  my_fpu_double/i_fpu_mul/product_c_reg[13]/CK  my_fpu_double/i_fpu_mul/product_c_reg[12]/CK  my_fpu_double/i_fpu_mul/product_c_reg[11]/CK  my_fpu_double/i_fpu_mul/product_c_reg[10]/CK  my_fpu_double/i_fpu_mul/product_c_reg[9]/CK  my_fpu_double/i_fpu_mul/product_c_reg[8]/CK  my_fpu_double/i_fpu_mul/product_c_reg[7]/CK  my_fpu_double/i_fpu_mul/product_c_reg[6]/CK  my_fpu_double/i_fpu_mul/product_c_reg[5]/CK  my_fpu_double/i_fpu_mul/product_c_reg[4]/CK  my_fpu_double/i_fpu_mul/product_c_reg[3]/CK  my_fpu_double/i_fpu_mul/product_c_reg[2]/CK  my_fpu_double/i_fpu_mul/product_c_reg[1]/CK  my_fpu_double/i_fpu_mul/product_c_reg[0]/CK  my_fpu_double/i_fpu_mul/product_d_reg[25]/CK  my_fpu_double/i_fpu_mul/product_d_reg[24]/CK  my_fpu_double/i_fpu_mul/product_d_reg[23]/CK  my_fpu_double/i_fpu_mul/product_d_reg[22]/CK  my_fpu_double/i_fpu_mul/product_d_reg[21]/CK  my_fpu_double/i_fpu_mul/product_d_reg[20]/CK  my_fpu_double/i_fpu_mul/product_d_reg[19]/CK  my_fpu_double/i_fpu_mul/product_d_reg[18]/CK  my_fpu_double/i_fpu_mul/product_d_reg[17]/CK  my_fpu_double/i_fpu_mul/product_d_reg[16]/CK  my_fpu_double/i_fpu_mul/product_d_reg[15]/CK  my_fpu_double/i_fpu_mul/product_d_reg[14]/CK  my_fpu_double/i_fpu_mul/product_d_reg[13]/CK  my_fpu_double/i_fpu_mul/product_d_reg[12]/CK  my_fpu_double/i_fpu_mul/product_d_reg[11]/CK  my_fpu_double/i_fpu_mul/product_d_reg[10]/CK  my_fpu_double/i_fpu_mul/product_d_reg[9]/CK  my_fpu_double/i_fpu_mul/product_d_reg[8]/CK  my_fpu_double/i_fpu_mul/product_d_reg[7]/CK  my_fpu_double/i_fpu_mul/product_d_reg[6]/CK  my_fpu_double/i_fpu_mul/product_d_reg[5]/CK  my_fpu_double/i_fpu_mul/product_d_reg[4]/CK  my_fpu_double/i_fpu_mul/product_d_reg[3]/CK  my_fpu_double/i_fpu_mul/product_d_reg[2]/CK  my_fpu_double/i_fpu_mul/product_d_reg[1]/CK  my_fpu_double/i_fpu_mul/product_d_reg[0]/CK  my_fpu_double/i_fpu_mul/product_e_reg[33]/CK  my_fpu_double/i_fpu_mul/product_e_reg[32]/CK  my_fpu_double/i_fpu_mul/product_e_reg[31]/CK  my_fpu_double/i_fpu_mul/product_e_reg[30]/CK  my_fpu_double/i_fpu_mul/product_e_reg[29]/CK  my_fpu_double/i_fpu_mul/product_e_reg[28]/CK  my_fpu_double/i_fpu_mul/product_e_reg[27]/CK  my_fpu_double/i_fpu_mul/product_e_reg[26]/CK  my_fpu_double/i_fpu_mul/product_e_reg[25]/CK  my_fpu_double/i_fpu_mul/product_e_reg[24]/CK  my_fpu_double/i_fpu_mul/product_e_reg[23]/CK  my_fpu_double/i_fpu_mul/product_e_reg[22]/CK  my_fpu_double/i_fpu_mul/product_e_reg[21]/CK  my_fpu_double/i_fpu_mul/product_e_reg[20]/CK  my_fpu_double/i_fpu_mul/product_e_reg[19]/CK  my_fpu_double/i_fpu_mul/product_e_reg[18]/CK  my_fpu_double/i_fpu_mul/product_e_reg[17]/CK  my_fpu_double/i_fpu_mul/product_e_reg[16]/CK  my_fpu_double/i_fpu_mul/product_e_reg[15]/CK  my_fpu_double/i_fpu_mul/product_e_reg[14]/CK  my_fpu_double/i_fpu_mul/product_e_reg[13]/CK  my_fpu_double/i_fpu_mul/product_e_reg[12]/CK  my_fpu_double/i_fpu_mul/product_e_reg[11]/CK  my_fpu_double/i_fpu_mul/product_e_reg[10]/CK  my_fpu_double/i_fpu_mul/product_e_reg[9]/CK  my_fpu_double/i_fpu_mul/product_e_reg[8]/CK  my_fpu_double/i_fpu_mul/product_e_reg[7]/CK  my_fpu_double/i_fpu_mul/product_e_reg[6]/CK  my_fpu_double/i_fpu_mul/product_e_reg[5]/CK  my_fpu_double/i_fpu_mul/product_e_reg[4]/CK  my_fpu_double/i_fpu_mul/product_e_reg[3]/CK  my_fpu_double/i_fpu_mul/product_e_reg[2]/CK  my_fpu_double/i_fpu_mul/product_e_reg[1]/CK  my_fpu_double/i_fpu_mul/product_e_reg[0]/CK  my_fpu_double/i_fpu_mul/product_f_reg[33]/CK  my_fpu_double/i_fpu_mul/product_f_reg[32]/CK  my_fpu_double/i_fpu_mul/product_f_reg[31]/CK  my_fpu_double/i_fpu_mul/product_f_reg[30]/CK  my_fpu_double/i_fpu_mul/product_f_reg[29]/CK  my_fpu_double/i_fpu_mul/product_f_reg[28]/CK  my_fpu_double/i_fpu_mul/product_f_reg[27]/CK  my_fpu_double/i_fpu_mul/product_f_reg[26]/CK  my_fpu_double/i_fpu_mul/product_f_reg[25]/CK  my_fpu_double/i_fpu_mul/product_f_reg[24]/CK  my_fpu_double/i_fpu_mul/product_f_reg[23]/CK  my_fpu_double/i_fpu_mul/product_f_reg[22]/CK  my_fpu_double/i_fpu_mul/product_f_reg[21]/CK  my_fpu_double/i_fpu_mul/product_f_reg[20]/CK  my_fpu_double/i_fpu_mul/product_f_reg[19]/CK  my_fpu_double/i_fpu_mul/product_f_reg[18]/CK  my_fpu_double/i_fpu_mul/product_f_reg[17]/CK  my_fpu_double/i_fpu_mul/product_f_reg[16]/CK  my_fpu_double/i_fpu_mul/product_f_reg[15]/CK  my_fpu_double/i_fpu_mul/product_f_reg[14]/CK  my_fpu_double/i_fpu_mul/product_f_reg[13]/CK  my_fpu_double/i_fpu_mul/product_f_reg[12]/CK  my_fpu_double/i_fpu_mul/product_f_reg[11]/CK  my_fpu_double/i_fpu_mul/product_f_reg[10]/CK  my_fpu_double/i_fpu_mul/product_f_reg[9]/CK  my_fpu_double/i_fpu_mul/product_f_reg[8]/CK  my_fpu_double/i_fpu_mul/product_f_reg[7]/CK  my_fpu_double/i_fpu_mul/product_f_reg[6]/CK  my_fpu_double/i_fpu_mul/product_f_reg[5]/CK  my_fpu_double/i_fpu_mul/product_f_reg[4]/CK  my_fpu_double/i_fpu_mul/product_f_reg[3]/CK  my_fpu_double/i_fpu_mul/product_f_reg[2]/CK  my_fpu_double/i_fpu_mul/product_f_reg[1]/CK  my_fpu_double/i_fpu_mul/product_f_reg[0]/CK  my_fpu_double/i_fpu_mul/product_g_reg[35]/CK  my_fpu_double/i_fpu_mul/product_g_reg[34]/CK  my_fpu_double/i_fpu_mul/product_g_reg[33]/CK  my_fpu_double/i_fpu_mul/product_g_reg[32]/CK  my_fpu_double/i_fpu_mul/product_g_reg[31]/CK  my_fpu_double/i_fpu_mul/product_g_reg[30]/CK  my_fpu_double/i_fpu_mul/product_g_reg[29]/CK  my_fpu_double/i_fpu_mul/product_g_reg[28]/CK  my_fpu_double/i_fpu_mul/product_g_reg[27]/CK  my_fpu_double/i_fpu_mul/product_g_reg[26]/CK  my_fpu_double/i_fpu_mul/product_g_reg[25]/CK  my_fpu_double/i_fpu_mul/product_g_reg[24]/CK  my_fpu_double/i_fpu_mul/product_g_reg[23]/CK  my_fpu_double/i_fpu_mul/product_g_reg[22]/CK  my_fpu_double/i_fpu_mul/product_g_reg[21]/CK  my_fpu_double/i_fpu_mul/product_g_reg[20]/CK  my_fpu_double/i_fpu_mul/product_g_reg[19]/CK  my_fpu_double/i_fpu_mul/product_g_reg[18]/CK  my_fpu_double/i_fpu_mul/product_g_reg[17]/CK  my_fpu_double/i_fpu_mul/product_g_reg[16]/CK  my_fpu_double/i_fpu_mul/product_g_reg[15]/CK  my_fpu_double/i_fpu_mul/product_g_reg[14]/CK  my_fpu_double/i_fpu_mul/product_g_reg[13]/CK  my_fpu_double/i_fpu_mul/product_g_reg[12]/CK  my_fpu_double/i_fpu_mul/product_g_reg[11]/CK  my_fpu_double/i_fpu_mul/product_g_reg[10]/CK  my_fpu_double/i_fpu_mul/product_g_reg[9]/CK  my_fpu_double/i_fpu_mul/product_g_reg[8]/CK  my_fpu_double/i_fpu_mul/product_g_reg[7]/CK  my_fpu_double/i_fpu_mul/product_g_reg[6]/CK  my_fpu_double/i_fpu_mul/product_g_reg[5]/CK  my_fpu_double/i_fpu_mul/product_g_reg[4]/CK  my_fpu_double/i_fpu_mul/product_g_reg[3]/CK  my_fpu_double/i_fpu_mul/product_g_reg[2]/CK  my_fpu_double/i_fpu_mul/product_g_reg[1]/CK  my_fpu_double/i_fpu_mul/product_g_reg[0]/CK  my_fpu_double/i_fpu_mul/product_h_reg[28]/CK  my_fpu_double/i_fpu_mul/product_h_reg[27]/CK  my_fpu_double/i_fpu_mul/product_h_reg[26]/CK  my_fpu_double/i_fpu_mul/product_h_reg[25]/CK  my_fpu_double/i_fpu_mul/product_h_reg[24]/CK  my_fpu_double/i_fpu_mul/product_h_reg[23]/CK  my_fpu_double/i_fpu_mul/product_h_reg[22]/CK  my_fpu_double/i_fpu_mul/product_h_reg[21]/CK  my_fpu_double/i_fpu_mul/product_h_reg[20]/CK  my_fpu_double/i_fpu_mul/product_h_reg[19]/CK  my_fpu_double/i_fpu_mul/product_h_reg[18]/CK  my_fpu_double/i_fpu_mul/product_h_reg[17]/CK  my_fpu_double/i_fpu_mul/product_h_reg[16]/CK  my_fpu_double/i_fpu_mul/product_h_reg[15]/CK  my_fpu_double/i_fpu_mul/product_h_reg[14]/CK  my_fpu_double/i_fpu_mul/product_h_reg[13]/CK  my_fpu_double/i_fpu_mul/product_h_reg[12]/CK  my_fpu_double/i_fpu_mul/product_h_reg[11]/CK  my_fpu_double/i_fpu_mul/product_h_reg[10]/CK  my_fpu_double/i_fpu_mul/product_h_reg[9]/CK  my_fpu_double/i_fpu_mul/product_h_reg[8]/CK  my_fpu_double/i_fpu_mul/product_h_reg[7]/CK  my_fpu_double/i_fpu_mul/product_h_reg[6]/CK  my_fpu_double/i_fpu_mul/product_h_reg[5]/CK  my_fpu_double/i_fpu_mul/product_h_reg[4]/CK  my_fpu_double/i_fpu_mul/product_h_reg[3]/CK  my_fpu_double/i_fpu_mul/product_h_reg[2]/CK  my_fpu_double/i_fpu_mul/product_h_reg[1]/CK  my_fpu_double/i_fpu_mul/product_h_reg[0]/CK  my_fpu_double/i_fpu_mul/product_i_reg[28]/CK  my_fpu_double/i_fpu_mul/product_i_reg[27]/CK  my_fpu_double/i_fpu_mul/product_i_reg[26]/CK  my_fpu_double/i_fpu_mul/product_i_reg[25]/CK  my_fpu_double/i_fpu_mul/product_i_reg[24]/CK  my_fpu_double/i_fpu_mul/product_i_reg[23]/CK  my_fpu_double/i_fpu_mul/product_i_reg[22]/CK  my_fpu_double/i_fpu_mul/product_i_reg[21]/CK  my_fpu_double/i_fpu_mul/product_i_reg[20]/CK  my_fpu_double/i_fpu_mul/product_i_reg[19]/CK  my_fpu_double/i_fpu_mul/product_i_reg[18]/CK  my_fpu_double/i_fpu_mul/product_i_reg[17]/CK  my_fpu_double/i_fpu_mul/product_i_reg[16]/CK  my_fpu_double/i_fpu_mul/product_i_reg[15]/CK  my_fpu_double/i_fpu_mul/product_i_reg[14]/CK  my_fpu_double/i_fpu_mul/product_i_reg[13]/CK  my_fpu_double/i_fpu_mul/product_i_reg[12]/CK  my_fpu_double/i_fpu_mul/product_i_reg[11]/CK  my_fpu_double/i_fpu_mul/product_i_reg[10]/CK  my_fpu_double/i_fpu_mul/product_i_reg[9]/CK  my_fpu_double/i_fpu_mul/product_i_reg[8]/CK  my_fpu_double/i_fpu_mul/product_i_reg[7]/CK  my_fpu_double/i_fpu_mul/product_i_reg[6]/CK  my_fpu_double/i_fpu_mul/product_i_reg[5]/CK  my_fpu_double/i_fpu_mul/product_i_reg[4]/CK  my_fpu_double/i_fpu_mul/product_i_reg[3]/CK  my_fpu_double/i_fpu_mul/product_i_reg[2]/CK  my_fpu_double/i_fpu_mul/product_i_reg[1]/CK  my_fpu_double/i_fpu_mul/product_i_reg[0]/CK  my_fpu_double/i_fpu_mul/product_j_reg[30]/CK  my_fpu_double/i_fpu_mul/product_j_reg[29]/CK  my_fpu_double/i_fpu_mul/product_j_reg[28]/CK  my_fpu_double/i_fpu_mul/product_j_reg[27]/CK  my_fpu_double/i_fpu_mul/product_j_reg[26]/CK  my_fpu_double/i_fpu_mul/product_j_reg[25]/CK  my_fpu_double/i_fpu_mul/product_j_reg[24]/CK  my_fpu_double/i_fpu_mul/product_j_reg[23]/CK  my_fpu_double/i_fpu_mul/product_j_reg[22]/CK  my_fpu_double/i_fpu_mul/product_j_reg[21]/CK  my_fpu_double/i_fpu_mul/product_j_reg[20]/CK  my_fpu_double/i_fpu_mul/product_j_reg[19]/CK  my_fpu_double/i_fpu_mul/product_j_reg[18]/CK  my_fpu_double/i_fpu_mul/product_j_reg[17]/CK  my_fpu_double/i_fpu_mul/product_j_reg[16]/CK  my_fpu_double/i_fpu_mul/product_j_reg[15]/CK  my_fpu_double/i_fpu_mul/product_j_reg[14]/CK  my_fpu_double/i_fpu_mul/product_j_reg[13]/CK  my_fpu_double/i_fpu_mul/product_j_reg[12]/CK  my_fpu_double/i_fpu_mul/product_j_reg[11]/CK  my_fpu_double/i_fpu_mul/product_j_reg[10]/CK  my_fpu_double/i_fpu_mul/product_j_reg[9]/CK  my_fpu_double/i_fpu_mul/product_j_reg[8]/CK  my_fpu_double/i_fpu_mul/product_j_reg[7]/CK  my_fpu_double/i_fpu_mul/product_j_reg[6]/CK  my_fpu_double/i_fpu_mul/product_j_reg[5]/CK  my_fpu_double/i_fpu_mul/product_j_reg[4]/CK  my_fpu_double/i_fpu_mul/product_j_reg[3]/CK  my_fpu_double/i_fpu_mul/product_j_reg[2]/CK  my_fpu_double/i_fpu_mul/product_j_reg[1]/CK  my_fpu_double/i_fpu_mul/product_j_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[41]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[40]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[39]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[38]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[37]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_0_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_1_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[41]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[40]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[39]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[38]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[37]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_2_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_3_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_4_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_5_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_6_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[36]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[35]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[34]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[33]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[32]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[31]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_7_reg[0]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[30]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[29]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[28]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[27]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[26]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[25]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[24]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[23]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[22]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[21]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[20]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[19]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[18]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[17]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[16]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[15]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[14]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[13]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[12]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[11]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[10]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[9]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[8]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[7]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[6]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[5]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[4]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[3]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[2]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[1]/CK  my_fpu_double/i_fpu_mul/sum_8_reg[0]/CK  my_fpu_double/i_fpu_mul/product_reg[105]/CK  my_fpu_double/i_fpu_mul/product_reg[104]/CK  my_fpu_double/i_fpu_mul/product_reg[103]/CK  my_fpu_double/i_fpu_mul/product_reg[102]/CK  my_fpu_double/i_fpu_mul/product_reg[101]/CK  my_fpu_double/i_fpu_mul/product_reg[100]/CK  my_fpu_double/i_fpu_mul/product_reg[99]/CK  my_fpu_double/i_fpu_mul/product_reg[98]/CK  my_fpu_double/i_fpu_mul/product_reg[97]/CK  my_fpu_double/i_fpu_mul/product_reg[96]/CK  my_fpu_double/i_fpu_mul/product_reg[95]/CK  my_fpu_double/i_fpu_mul/product_reg[94]/CK  my_fpu_double/i_fpu_mul/product_reg[93]/CK  my_fpu_double/i_fpu_mul/product_reg[92]/CK  my_fpu_double/i_fpu_mul/product_reg[91]/CK  my_fpu_double/i_fpu_mul/product_reg[90]/CK  my_fpu_double/i_fpu_mul/product_reg[89]/CK  my_fpu_double/i_fpu_mul/product_reg[88]/CK  my_fpu_double/i_fpu_mul/product_reg[87]/CK  my_fpu_double/i_fpu_mul/product_reg[86]/CK  my_fpu_double/i_fpu_mul/product_reg[85]/CK  my_fpu_double/i_fpu_mul/product_reg[84]/CK  my_fpu_double/i_fpu_mul/product_reg[83]/CK  my_fpu_double/i_fpu_mul/product_reg[82]/CK  my_fpu_double/i_fpu_mul/product_reg[81]/CK  my_fpu_double/i_fpu_mul/product_reg[80]/CK  my_fpu_double/i_fpu_mul/product_reg[79]/CK  my_fpu_double/i_fpu_mul/product_reg[78]/CK  my_fpu_double/i_fpu_mul/product_reg[77]/CK  my_fpu_double/i_fpu_mul/product_reg[76]/CK  my_fpu_double/i_fpu_mul/product_reg[75]/CK  my_fpu_double/i_fpu_mul/product_reg[74]/CK  my_fpu_double/i_fpu_mul/product_reg[73]/CK  my_fpu_double/i_fpu_mul/product_reg[72]/CK  my_fpu_double/i_fpu_mul/product_reg[71]/CK  my_fpu_double/i_fpu_mul/product_reg[70]/CK  my_fpu_double/i_fpu_mul/product_reg[69]/CK  my_fpu_double/i_fpu_mul/product_reg[68]/CK  my_fpu_double/i_fpu_mul/product_reg[67]/CK  my_fpu_double/i_fpu_mul/product_reg[66]/CK  my_fpu_double/i_fpu_mul/product_reg[65]/CK  my_fpu_double/i_fpu_mul/product_reg[64]/CK  my_fpu_double/i_fpu_mul/product_reg[63]/CK  my_fpu_double/i_fpu_mul/product_reg[62]/CK  my_fpu_double/i_fpu_mul/product_reg[61]/CK  my_fpu_double/i_fpu_mul/product_reg[60]/CK  my_fpu_double/i_fpu_mul/product_reg[59]/CK  my_fpu_double/i_fpu_mul/product_reg[58]/CK  my_fpu_double/i_fpu_mul/product_reg[57]/CK  my_fpu_double/i_fpu_mul/product_reg[56]/CK  my_fpu_double/i_fpu_mul/product_reg[55]/CK  my_fpu_double/i_fpu_mul/product_reg[54]/CK  my_fpu_double/i_fpu_mul/product_reg[53]/CK  my_fpu_double/i_fpu_mul/product_reg[52]/CK  my_fpu_double/i_fpu_mul/product_reg[51]/CK  my_fpu_double/i_fpu_mul/product_reg[50]/CK  my_fpu_double/i_fpu_mul/product_reg[49]/CK  my_fpu_double/i_fpu_mul/product_reg[48]/CK  my_fpu_double/i_fpu_mul/product_reg[47]/CK  my_fpu_double/i_fpu_mul/product_reg[46]/CK  my_fpu_double/i_fpu_mul/product_reg[45]/CK  my_fpu_double/i_fpu_mul/product_reg[44]/CK  my_fpu_double/i_fpu_mul/product_reg[43]/CK  my_fpu_double/i_fpu_mul/product_reg[42]/CK  my_fpu_double/i_fpu_mul/product_reg[41]/CK  my_fpu_double/i_fpu_mul/product_reg[40]/CK  my_fpu_double/i_fpu_mul/product_reg[39]/CK  my_fpu_double/i_fpu_mul/product_reg[38]/CK  my_fpu_double/i_fpu_mul/product_reg[37]/CK  my_fpu_double/i_fpu_mul/product_reg[36]/CK  my_fpu_double/i_fpu_mul/product_reg[35]/CK  my_fpu_double/i_fpu_mul/product_reg[34]/CK  my_fpu_double/i_fpu_mul/product_reg[33]/CK  my_fpu_double/i_fpu_mul/product_reg[32]/CK  my_fpu_double/i_fpu_mul/product_reg[31]/CK  my_fpu_double/i_fpu_mul/product_reg[30]/CK  my_fpu_double/i_fpu_mul/product_reg[29]/CK  my_fpu_double/i_fpu_mul/product_reg[28]/CK  my_fpu_double/i_fpu_mul/product_reg[27]/CK  my_fpu_double/i_fpu_mul/product_reg[26]/CK  my_fpu_double/i_fpu_mul/product_reg[25]/CK  my_fpu_double/i_fpu_mul/product_reg[24]/CK  my_fpu_double/i_fpu_mul/product_reg[23]/CK  my_fpu_double/i_fpu_mul/product_reg[22]/CK  my_fpu_double/i_fpu_mul/product_reg[21]/CK  my_fpu_double/i_fpu_mul/product_reg[20]/CK  my_fpu_double/i_fpu_mul/product_reg[19]/CK  my_fpu_double/i_fpu_mul/product_reg[18]/CK  my_fpu_double/i_fpu_mul/product_reg[17]/CK  my_fpu_double/i_fpu_mul/product_reg[16]/CK  my_fpu_double/i_fpu_mul/product_reg[15]/CK  my_fpu_double/i_fpu_mul/product_reg[14]/CK  my_fpu_double/i_fpu_mul/product_reg[13]/CK  my_fpu_double/i_fpu_mul/product_reg[12]/CK  my_fpu_double/i_fpu_mul/product_reg[11]/CK  my_fpu_double/i_fpu_mul/product_reg[10]/CK  my_fpu_double/i_fpu_mul/product_reg[9]/CK  my_fpu_double/i_fpu_mul/product_reg[8]/CK  my_fpu_double/i_fpu_mul/product_reg[7]/CK  my_fpu_double/i_fpu_mul/product_reg[6]/CK  my_fpu_double/i_fpu_mul/product_reg[5]/CK  my_fpu_double/i_fpu_mul/product_reg[4]/CK  my_fpu_double/i_fpu_mul/product_reg[3]/CK  my_fpu_double/i_fpu_mul/product_reg[2]/CK  my_fpu_double/i_fpu_mul/product_reg[1]/CK  my_fpu_double/i_fpu_mul/product_reg[0]/CK  my_fpu_double/i_fpu_mul/product_1_reg[105]/CK  my_fpu_double/i_fpu_mul/product_1_reg[104]/CK  my_fpu_double/i_fpu_mul/product_1_reg[103]/CK  my_fpu_double/i_fpu_mul/product_1_reg[102]/CK  my_fpu_double/i_fpu_mul/product_1_reg[101]/CK  my_fpu_double/i_fpu_mul/product_1_reg[100]/CK  my_fpu_double/i_fpu_mul/product_1_reg[99]/CK  my_fpu_double/i_fpu_mul/product_1_reg[98]/CK  my_fpu_double/i_fpu_mul/product_1_reg[97]/CK  my_fpu_double/i_fpu_mul/product_1_reg[96]/CK  my_fpu_double/i_fpu_mul/product_1_reg[95]/CK  my_fpu_double/i_fpu_mul/product_1_reg[94]/CK  my_fpu_double/i_fpu_mul/product_1_reg[93]/CK  my_fpu_double/i_fpu_mul/product_1_reg[92]/CK  my_fpu_double/i_fpu_mul/product_1_reg[91]/CK  my_fpu_double/i_fpu_mul/product_1_reg[90]/CK  my_fpu_double/i_fpu_mul/product_1_reg[89]/CK  my_fpu_double/i_fpu_mul/product_1_reg[88]/CK  my_fpu_double/i_fpu_mul/product_1_reg[87]/CK  my_fpu_double/i_fpu_mul/product_1_reg[86]/CK  my_fpu_double/i_fpu_mul/product_1_reg[85]/CK  my_fpu_double/i_fpu_mul/product_1_reg[84]/CK  my_fpu_double/i_fpu_mul/product_1_reg[83]/CK  my_fpu_double/i_fpu_mul/product_1_reg[82]/CK  my_fpu_double/i_fpu_mul/product_1_reg[81]/CK  my_fpu_double/i_fpu_mul/product_1_reg[80]/CK  my_fpu_double/i_fpu_mul/product_1_reg[79]/CK  my_fpu_double/i_fpu_mul/product_1_reg[78]/CK  my_fpu_double/i_fpu_mul/product_1_reg[77]/CK  my_fpu_double/i_fpu_mul/product_1_reg[76]/CK  my_fpu_double/i_fpu_mul/product_1_reg[75]/CK  my_fpu_double/i_fpu_mul/product_1_reg[74]/CK  my_fpu_double/i_fpu_mul/product_1_reg[73]/CK  my_fpu_double/i_fpu_mul/product_1_reg[72]/CK  my_fpu_double/i_fpu_mul/product_1_reg[71]/CK  my_fpu_double/i_fpu_mul/product_1_reg[70]/CK  my_fpu_double/i_fpu_mul/product_1_reg[69]/CK  my_fpu_double/i_fpu_mul/product_1_reg[68]/CK  my_fpu_double/i_fpu_mul/product_1_reg[67]/CK  my_fpu_double/i_fpu_mul/product_1_reg[66]/CK  my_fpu_double/i_fpu_mul/product_1_reg[65]/CK  my_fpu_double/i_fpu_mul/product_1_reg[64]/CK  my_fpu_double/i_fpu_mul/product_1_reg[63]/CK  my_fpu_double/i_fpu_mul/product_1_reg[62]/CK  my_fpu_double/i_fpu_mul/product_1_reg[61]/CK  my_fpu_double/i_fpu_mul/product_1_reg[60]/CK  my_fpu_double/i_fpu_mul/product_1_reg[59]/CK  my_fpu_double/i_fpu_mul/product_1_reg[58]/CK  my_fpu_double/i_fpu_mul/product_1_reg[57]/CK  my_fpu_double/i_fpu_mul/product_1_reg[56]/CK  my_fpu_double/i_fpu_mul/product_1_reg[55]/CK  my_fpu_double/i_fpu_mul/product_1_reg[54]/CK  my_fpu_double/i_fpu_mul/product_1_reg[53]/CK  my_fpu_double/i_fpu_mul/product_1_reg[52]/CK  my_fpu_double/i_fpu_mul/product_1_reg[51]/CK  my_fpu_double/i_fpu_mul/product_1_reg[50]/CK  my_fpu_double/i_fpu_mul/product_1_reg[49]/CK  my_fpu_double/i_fpu_mul/product_1_reg[48]/CK  my_fpu_double/i_fpu_mul/product_1_reg[47]/CK  my_fpu_double/i_fpu_mul/product_1_reg[46]/CK  my_fpu_double/i_fpu_mul/product_1_reg[45]/CK  my_fpu_double/i_fpu_mul/product_1_reg[44]/CK  my_fpu_double/i_fpu_mul/product_1_reg[43]/CK  my_fpu_double/i_fpu_mul/product_1_reg[42]/CK  my_fpu_double/i_fpu_mul/product_1_reg[41]/CK  my_fpu_double/i_fpu_mul/product_1_reg[40]/CK  my_fpu_double/i_fpu_mul/product_1_reg[39]/CK  my_fpu_double/i_fpu_mul/product_1_reg[38]/CK  my_fpu_double/i_fpu_mul/product_1_reg[37]/CK  my_fpu_double/i_fpu_mul/product_1_reg[36]/CK  my_fpu_double/i_fpu_mul/product_1_reg[35]/CK  my_fpu_double/i_fpu_mul/product_1_reg[34]/CK  my_fpu_double/i_fpu_mul/product_1_reg[33]/CK  my_fpu_double/i_fpu_mul/product_1_reg[32]/CK  my_fpu_double/i_fpu_mul/product_1_reg[31]/CK  my_fpu_double/i_fpu_mul/product_1_reg[30]/CK  my_fpu_double/i_fpu_mul/product_1_reg[29]/CK  my_fpu_double/i_fpu_mul/product_1_reg[28]/CK  my_fpu_double/i_fpu_mul/product_1_reg[27]/CK  my_fpu_double/i_fpu_mul/product_1_reg[26]/CK  my_fpu_double/i_fpu_mul/product_1_reg[25]/CK  my_fpu_double/i_fpu_mul/product_1_reg[24]/CK  my_fpu_double/i_fpu_mul/product_1_reg[23]/CK  my_fpu_double/i_fpu_mul/product_1_reg[22]/CK  my_fpu_double/i_fpu_mul/product_1_reg[21]/CK  my_fpu_double/i_fpu_mul/product_1_reg[20]/CK  my_fpu_double/i_fpu_mul/product_1_reg[19]/CK  my_fpu_double/i_fpu_mul/product_1_reg[18]/CK  my_fpu_double/i_fpu_mul/product_1_reg[17]/CK  my_fpu_double/i_fpu_mul/product_1_reg[16]/CK  my_fpu_double/i_fpu_mul/product_1_reg[15]/CK  my_fpu_double/i_fpu_mul/product_1_reg[14]/CK  my_fpu_double/i_fpu_mul/product_1_reg[13]/CK  my_fpu_double/i_fpu_mul/product_1_reg[12]/CK  my_fpu_double/i_fpu_mul/product_1_reg[11]/CK  my_fpu_double/i_fpu_mul/product_1_reg[10]/CK  my_fpu_double/i_fpu_mul/product_1_reg[9]/CK  my_fpu_double/i_fpu_mul/product_1_reg[8]/CK  my_fpu_double/i_fpu_mul/product_1_reg[7]/CK  my_fpu_double/i_fpu_mul/product_1_reg[6]/CK  my_fpu_double/i_fpu_mul/product_1_reg[5]/CK  my_fpu_double/i_fpu_mul/product_1_reg[4]/CK  my_fpu_double/i_fpu_mul/product_1_reg[3]/CK  my_fpu_double/i_fpu_mul/product_1_reg[2]/CK  my_fpu_double/i_fpu_mul/product_1_reg[1]/CK  my_fpu_double/i_fpu_mul/product_1_reg[0]/CK  my_fpu_double/i_fpu_mul/product_2_reg[105]/CK  my_fpu_double/i_fpu_mul/product_2_reg[104]/CK  my_fpu_double/i_fpu_mul/product_2_reg[103]/CK  my_fpu_double/i_fpu_mul/product_2_reg[102]/CK  my_fpu_double/i_fpu_mul/product_2_reg[101]/CK  my_fpu_double/i_fpu_mul/product_2_reg[100]/CK  my_fpu_double/i_fpu_mul/product_2_reg[99]/CK  my_fpu_double/i_fpu_mul/product_2_reg[98]/CK  my_fpu_double/i_fpu_mul/product_2_reg[97]/CK  my_fpu_double/i_fpu_mul/product_2_reg[96]/CK  my_fpu_double/i_fpu_mul/product_2_reg[95]/CK  my_fpu_double/i_fpu_mul/product_2_reg[94]/CK  my_fpu_double/i_fpu_mul/product_2_reg[93]/CK  my_fpu_double/i_fpu_mul/product_2_reg[92]/CK  my_fpu_double/i_fpu_mul/product_2_reg[91]/CK  my_fpu_double/i_fpu_mul/product_2_reg[90]/CK  my_fpu_double/i_fpu_mul/product_2_reg[89]/CK  my_fpu_double/i_fpu_mul/product_2_reg[88]/CK  my_fpu_double/i_fpu_mul/product_2_reg[87]/CK  my_fpu_double/i_fpu_mul/product_2_reg[86]/CK  my_fpu_double/i_fpu_mul/product_2_reg[85]/CK  my_fpu_double/i_fpu_mul/product_2_reg[84]/CK  my_fpu_double/i_fpu_mul/product_2_reg[83]/CK  my_fpu_double/i_fpu_mul/product_2_reg[82]/CK  my_fpu_double/i_fpu_mul/product_2_reg[81]/CK  my_fpu_double/i_fpu_mul/product_2_reg[80]/CK  my_fpu_double/i_fpu_mul/product_2_reg[79]/CK  my_fpu_double/i_fpu_mul/product_2_reg[78]/CK  my_fpu_double/i_fpu_mul/product_2_reg[77]/CK  my_fpu_double/i_fpu_mul/product_2_reg[76]/CK  my_fpu_double/i_fpu_mul/product_2_reg[75]/CK  my_fpu_double/i_fpu_mul/product_2_reg[74]/CK  my_fpu_double/i_fpu_mul/product_2_reg[73]/CK  my_fpu_double/i_fpu_mul/product_2_reg[72]/CK  my_fpu_double/i_fpu_mul/product_2_reg[71]/CK  my_fpu_double/i_fpu_mul/product_2_reg[70]/CK  my_fpu_double/i_fpu_mul/product_2_reg[69]/CK  my_fpu_double/i_fpu_mul/product_2_reg[68]/CK  my_fpu_double/i_fpu_mul/product_2_reg[67]/CK  my_fpu_double/i_fpu_mul/product_2_reg[66]/CK  my_fpu_double/i_fpu_mul/product_2_reg[65]/CK  my_fpu_double/i_fpu_mul/product_2_reg[64]/CK  my_fpu_double/i_fpu_mul/product_2_reg[63]/CK  my_fpu_double/i_fpu_mul/product_2_reg[62]/CK  my_fpu_double/i_fpu_mul/product_2_reg[61]/CK  my_fpu_double/i_fpu_mul/product_2_reg[60]/CK  my_fpu_double/i_fpu_mul/product_2_reg[59]/CK  my_fpu_double/i_fpu_mul/product_2_reg[58]/CK  my_fpu_double/i_fpu_mul/product_2_reg[57]/CK  my_fpu_double/i_fpu_mul/product_2_reg[56]/CK  my_fpu_double/i_fpu_mul/product_2_reg[55]/CK  my_fpu_double/i_fpu_mul/product_2_reg[54]/CK  my_fpu_double/i_fpu_mul/product_2_reg[53]/CK  my_fpu_double/i_fpu_mul/product_2_reg[52]/CK  my_fpu_double/i_fpu_mul/product_2_reg[51]/CK  my_fpu_double/i_fpu_mul/product_2_reg[50]/CK  my_fpu_double/i_fpu_mul/product_2_reg[49]/CK  my_fpu_double/i_fpu_mul/product_2_reg[48]/CK  my_fpu_double/i_fpu_mul/product_2_reg[47]/CK  my_fpu_double/i_fpu_mul/product_2_reg[46]/CK  my_fpu_double/i_fpu_mul/product_2_reg[45]/CK  my_fpu_double/i_fpu_mul/product_2_reg[44]/CK  my_fpu_double/i_fpu_mul/product_2_reg[43]/CK  my_fpu_double/i_fpu_mul/product_2_reg[42]/CK  my_fpu_double/i_fpu_mul/product_2_reg[41]/CK  my_fpu_double/i_fpu_mul/product_2_reg[40]/CK  my_fpu_double/i_fpu_mul/product_2_reg[39]/CK  my_fpu_double/i_fpu_mul/product_2_reg[38]/CK  my_fpu_double/i_fpu_mul/product_2_reg[37]/CK  my_fpu_double/i_fpu_mul/product_2_reg[36]/CK  my_fpu_double/i_fpu_mul/product_2_reg[35]/CK  my_fpu_double/i_fpu_mul/product_2_reg[34]/CK  my_fpu_double/i_fpu_mul/product_2_reg[33]/CK  my_fpu_double/i_fpu_mul/product_2_reg[32]/CK  my_fpu_double/i_fpu_mul/product_2_reg[31]/CK  my_fpu_double/i_fpu_mul/product_2_reg[30]/CK  my_fpu_double/i_fpu_mul/product_2_reg[29]/CK  my_fpu_double/i_fpu_mul/product_2_reg[28]/CK  my_fpu_double/i_fpu_mul/product_2_reg[27]/CK  my_fpu_double/i_fpu_mul/product_2_reg[26]/CK  my_fpu_double/i_fpu_mul/product_2_reg[25]/CK  my_fpu_double/i_fpu_mul/product_2_reg[24]/CK  my_fpu_double/i_fpu_mul/product_2_reg[23]/CK  my_fpu_double/i_fpu_mul/product_2_reg[22]/CK  my_fpu_double/i_fpu_mul/product_2_reg[21]/CK  my_fpu_double/i_fpu_mul/product_2_reg[20]/CK  my_fpu_double/i_fpu_mul/product_2_reg[19]/CK  my_fpu_double/i_fpu_mul/product_2_reg[18]/CK  my_fpu_double/i_fpu_mul/product_2_reg[17]/CK  my_fpu_double/i_fpu_mul/product_2_reg[16]/CK  my_fpu_double/i_fpu_mul/product_2_reg[15]/CK  my_fpu_double/i_fpu_mul/product_2_reg[14]/CK  my_fpu_double/i_fpu_mul/product_2_reg[13]/CK  my_fpu_double/i_fpu_mul/product_2_reg[12]/CK  my_fpu_double/i_fpu_mul/product_2_reg[11]/CK  my_fpu_double/i_fpu_mul/product_2_reg[10]/CK  my_fpu_double/i_fpu_mul/product_2_reg[9]/CK  my_fpu_double/i_fpu_mul/product_2_reg[8]/CK  my_fpu_double/i_fpu_mul/product_2_reg[7]/CK  my_fpu_double/i_fpu_mul/product_2_reg[6]/CK  my_fpu_double/i_fpu_mul/product_2_reg[5]/CK  my_fpu_double/i_fpu_mul/product_2_reg[4]/CK  my_fpu_double/i_fpu_mul/product_2_reg[3]/CK  my_fpu_double/i_fpu_mul/product_2_reg[2]/CK  my_fpu_double/i_fpu_mul/product_2_reg[1]/CK  my_fpu_double/i_fpu_mul/product_2_reg[0]/CK  my_fpu_double/i_fpu_mul/product_4_reg[105]/CK  my_fpu_double/i_fpu_mul/product_4_reg[104]/CK  my_fpu_double/i_fpu_mul/product_4_reg[103]/CK  my_fpu_double/i_fpu_mul/product_4_reg[102]/CK  my_fpu_double/i_fpu_mul/product_4_reg[101]/CK  my_fpu_double/i_fpu_mul/product_4_reg[100]/CK  my_fpu_double/i_fpu_mul/product_4_reg[99]/CK  my_fpu_double/i_fpu_mul/product_4_reg[98]/CK  my_fpu_double/i_fpu_mul/product_4_reg[97]/CK  my_fpu_double/i_fpu_mul/product_4_reg[96]/CK  my_fpu_double/i_fpu_mul/product_4_reg[95]/CK  my_fpu_double/i_fpu_mul/product_4_reg[94]/CK  my_fpu_double/i_fpu_mul/product_4_reg[93]/CK  my_fpu_double/i_fpu_mul/product_4_reg[92]/CK  my_fpu_double/i_fpu_mul/product_4_reg[91]/CK  my_fpu_double/i_fpu_mul/product_4_reg[90]/CK  my_fpu_double/i_fpu_mul/product_4_reg[89]/CK  my_fpu_double/i_fpu_mul/product_4_reg[88]/CK  my_fpu_double/i_fpu_mul/product_4_reg[87]/CK  my_fpu_double/i_fpu_mul/product_4_reg[86]/CK  my_fpu_double/i_fpu_mul/product_4_reg[85]/CK  my_fpu_double/i_fpu_mul/product_4_reg[84]/CK  my_fpu_double/i_fpu_mul/product_4_reg[83]/CK  my_fpu_double/i_fpu_mul/product_4_reg[82]/CK  my_fpu_double/i_fpu_mul/product_4_reg[81]/CK  my_fpu_double/i_fpu_mul/product_4_reg[80]/CK  my_fpu_double/i_fpu_mul/product_4_reg[79]/CK  my_fpu_double/i_fpu_mul/product_4_reg[78]/CK  my_fpu_double/i_fpu_mul/product_4_reg[77]/CK  my_fpu_double/i_fpu_mul/product_4_reg[76]/CK  my_fpu_double/i_fpu_mul/product_4_reg[75]/CK  my_fpu_double/i_fpu_mul/product_4_reg[74]/CK  my_fpu_double/i_fpu_mul/product_4_reg[73]/CK  my_fpu_double/i_fpu_mul/product_4_reg[72]/CK  my_fpu_double/i_fpu_mul/product_4_reg[71]/CK  my_fpu_double/i_fpu_mul/product_4_reg[70]/CK  my_fpu_double/i_fpu_mul/product_4_reg[69]/CK  my_fpu_double/i_fpu_mul/product_4_reg[68]/CK  my_fpu_double/i_fpu_mul/product_4_reg[67]/CK  my_fpu_double/i_fpu_mul/product_4_reg[66]/CK  my_fpu_double/i_fpu_mul/product_4_reg[65]/CK  my_fpu_double/i_fpu_mul/product_4_reg[64]/CK  my_fpu_double/i_fpu_mul/product_4_reg[63]/CK  my_fpu_double/i_fpu_mul/product_4_reg[62]/CK  my_fpu_double/i_fpu_mul/product_4_reg[61]/CK  my_fpu_double/i_fpu_mul/product_4_reg[60]/CK  my_fpu_double/i_fpu_mul/product_4_reg[59]/CK  my_fpu_double/i_fpu_mul/product_4_reg[58]/CK  my_fpu_double/i_fpu_mul/product_4_reg[57]/CK  my_fpu_double/i_fpu_mul/product_4_reg[56]/CK  my_fpu_double/i_fpu_mul/product_4_reg[55]/CK  my_fpu_double/i_fpu_mul/product_4_reg[54]/CK  my_fpu_double/i_fpu_mul/product_4_reg[53]/CK  my_fpu_double/i_fpu_mul/product_4_reg[52]/CK  my_fpu_double/i_fpu_mul/product_4_reg[51]/CK  my_fpu_double/i_fpu_mul/product_4_reg[50]/CK  my_fpu_double/i_fpu_mul/product_4_reg[49]/CK  my_fpu_double/i_fpu_mul/product_4_reg[48]/CK  my_fpu_double/i_fpu_mul/product_4_reg[47]/CK  my_fpu_double/i_fpu_mul/product_4_reg[46]/CK  my_fpu_double/i_fpu_mul/product_4_reg[45]/CK  my_fpu_double/i_fpu_mul/product_4_reg[44]/CK  my_fpu_double/i_fpu_mul/product_4_reg[43]/CK  my_fpu_double/i_fpu_mul/product_4_reg[42]/CK  my_fpu_double/i_fpu_mul/product_4_reg[41]/CK  my_fpu_double/i_fpu_mul/product_4_reg[40]/CK  my_fpu_double/i_fpu_mul/product_4_reg[39]/CK  my_fpu_double/i_fpu_mul/product_4_reg[38]/CK  my_fpu_double/i_fpu_mul/product_4_reg[37]/CK  my_fpu_double/i_fpu_mul/product_4_reg[36]/CK  my_fpu_double/i_fpu_mul/product_4_reg[35]/CK  my_fpu_double/i_fpu_mul/product_4_reg[34]/CK  my_fpu_double/i_fpu_mul/product_4_reg[33]/CK  my_fpu_double/i_fpu_mul/product_4_reg[32]/CK  my_fpu_double/i_fpu_mul/product_4_reg[31]/CK  my_fpu_double/i_fpu_mul/product_4_reg[30]/CK  my_fpu_double/i_fpu_mul/product_4_reg[29]/CK  my_fpu_double/i_fpu_mul/product_4_reg[28]/CK  my_fpu_double/i_fpu_mul/product_4_reg[27]/CK  my_fpu_double/i_fpu_mul/product_4_reg[26]/CK  my_fpu_double/i_fpu_mul/product_4_reg[25]/CK  my_fpu_double/i_fpu_mul/product_4_reg[24]/CK  my_fpu_double/i_fpu_mul/product_4_reg[23]/CK  my_fpu_double/i_fpu_mul/product_4_reg[22]/CK  my_fpu_double/i_fpu_mul/product_4_reg[21]/CK  my_fpu_double/i_fpu_mul/product_4_reg[20]/CK  my_fpu_double/i_fpu_mul/product_4_reg[19]/CK  my_fpu_double/i_fpu_mul/product_4_reg[18]/CK  my_fpu_double/i_fpu_mul/product_4_reg[17]/CK  my_fpu_double/i_fpu_mul/product_4_reg[16]/CK  my_fpu_double/i_fpu_mul/product_4_reg[15]/CK  my_fpu_double/i_fpu_mul/product_4_reg[14]/CK  my_fpu_double/i_fpu_mul/product_4_reg[13]/CK  my_fpu_double/i_fpu_mul/product_4_reg[12]/CK  my_fpu_double/i_fpu_mul/product_4_reg[11]/CK  my_fpu_double/i_fpu_mul/product_4_reg[10]/CK  my_fpu_double/i_fpu_mul/product_4_reg[9]/CK  my_fpu_double/i_fpu_mul/product_4_reg[8]/CK  my_fpu_double/i_fpu_mul/product_4_reg[7]/CK  my_fpu_double/i_fpu_mul/product_4_reg[6]/CK  my_fpu_double/i_fpu_mul/product_4_reg[5]/CK  my_fpu_double/i_fpu_mul/product_4_reg[4]/CK  my_fpu_double/i_fpu_mul/product_4_reg[3]/CK  my_fpu_double/i_fpu_mul/product_4_reg[2]/CK  my_fpu_double/i_fpu_mul/product_4_reg[1]/CK  my_fpu_double/i_fpu_mul/product_4_reg[0]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[5]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[4]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[3]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[2]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[1]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/CK  my_fpu_double/i_fpu_mul/product_shift_reg[0]/CK  my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[0]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[1]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[2]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[3]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[4]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[5]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[6]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[7]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[8]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[9]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[10]/CK  my_fpu_double/i_fpu_mul/exponent_3_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_4_reg[11]/CK  my_fpu_double/i_fpu_mul/exponent_et_zero_reg/CK  my_fpu_double/i_fpu_mul/exponent_5_reg[11]/CK  my_fpu_double/i_fpu_mul/product_3_reg[0]/CK  my_fpu_double/i_fpu_mul/product_5_reg[0]/CK  my_fpu_double/i_fpu_mul/product_3_reg[1]/CK  my_fpu_double/i_fpu_mul/product_5_reg[1]/CK  my_fpu_double/i_fpu_mul/product_6_reg[0]/CK  my_fpu_double/i_fpu_mul/product_3_reg[2]/CK  my_fpu_double/i_fpu_mul/product_5_reg[2]/CK  my_fpu_double/i_fpu_mul/product_6_reg[1]/CK  my_fpu_double/i_fpu_mul/product_3_reg[3]/CK  my_fpu_double/i_fpu_mul/product_5_reg[3]/CK  my_fpu_double/i_fpu_mul/product_6_reg[2]/CK  my_fpu_double/i_fpu_mul/product_3_reg[4]/CK  my_fpu_double/i_fpu_mul/product_5_reg[4]/CK  my_fpu_double/i_fpu_mul/product_6_reg[3]/CK  my_fpu_double/i_fpu_mul/product_3_reg[5]/CK  my_fpu_double/i_fpu_mul/product_5_reg[5]/CK  my_fpu_double/i_fpu_mul/product_6_reg[4]/CK  my_fpu_double/i_fpu_mul/product_3_reg[6]/CK  my_fpu_double/i_fpu_mul/product_5_reg[6]/CK  my_fpu_double/i_fpu_mul/product_6_reg[5]/CK  my_fpu_double/i_fpu_mul/product_3_reg[7]/CK  my_fpu_double/i_fpu_mul/product_5_reg[7]/CK  my_fpu_double/i_fpu_mul/product_6_reg[6]/CK  my_fpu_double/i_fpu_mul/product_3_reg[8]/CK  my_fpu_double/i_fpu_mul/product_5_reg[8]/CK  my_fpu_double/i_fpu_mul/product_6_reg[7]/CK  my_fpu_double/i_fpu_mul/product_3_reg[9]/CK  my_fpu_double/i_fpu_mul/product_5_reg[9]/CK  my_fpu_double/i_fpu_mul/product_6_reg[8]/CK  my_fpu_double/i_fpu_mul/product_3_reg[10]/CK  my_fpu_double/i_fpu_mul/product_5_reg[10]/CK  my_fpu_double/i_fpu_mul/product_6_reg[9]/CK  my_fpu_double/i_fpu_mul/product_3_reg[11]/CK  my_fpu_double/i_fpu_mul/product_5_reg[11]/CK  my_fpu_double/i_fpu_mul/product_6_reg[10]/CK  my_fpu_double/i_fpu_mul/product_3_reg[12]/CK  my_fpu_double/i_fpu_mul/product_5_reg[12]/CK  my_fpu_double/i_fpu_mul/product_6_reg[11]/CK  my_fpu_double/i_fpu_mul/product_3_reg[13]/CK  my_fpu_double/i_fpu_mul/product_5_reg[13]/CK  my_fpu_double/i_fpu_mul/product_6_reg[12]/CK  my_fpu_double/i_fpu_mul/product_3_reg[14]/CK  my_fpu_double/i_fpu_mul/product_5_reg[14]/CK  my_fpu_double/i_fpu_mul/product_6_reg[13]/CK  my_fpu_double/i_fpu_mul/product_3_reg[15]/CK  my_fpu_double/i_fpu_mul/product_5_reg[15]/CK  my_fpu_double/i_fpu_mul/product_6_reg[14]/CK  my_fpu_double/i_fpu_mul/product_3_reg[16]/CK  my_fpu_double/i_fpu_mul/product_5_reg[16]/CK  my_fpu_double/i_fpu_mul/product_6_reg[15]/CK  my_fpu_double/i_fpu_mul/product_3_reg[17]/CK  my_fpu_double/i_fpu_mul/product_5_reg[17]/CK  my_fpu_double/i_fpu_mul/product_6_reg[16]/CK  my_fpu_double/i_fpu_mul/product_3_reg[18]/CK  my_fpu_double/i_fpu_mul/product_5_reg[18]/CK  my_fpu_double/i_fpu_mul/product_6_reg[17]/CK  my_fpu_double/i_fpu_mul/product_3_reg[19]/CK  my_fpu_double/i_fpu_mul/product_5_reg[19]/CK  my_fpu_double/i_fpu_mul/product_6_reg[18]/CK  my_fpu_double/i_fpu_mul/product_3_reg[20]/CK  my_fpu_double/i_fpu_mul/product_5_reg[20]/CK  my_fpu_double/i_fpu_mul/product_6_reg[19]/CK  my_fpu_double/i_fpu_mul/product_3_reg[21]/CK  my_fpu_double/i_fpu_mul/product_5_reg[21]/CK  my_fpu_double/i_fpu_mul/product_6_reg[20]/CK  my_fpu_double/i_fpu_mul/product_3_reg[22]/CK  my_fpu_double/i_fpu_mul/product_5_reg[22]/CK  my_fpu_double/i_fpu_mul/product_6_reg[21]/CK  my_fpu_double/i_fpu_mul/product_3_reg[23]/CK  my_fpu_double/i_fpu_mul/product_5_reg[23]/CK  my_fpu_double/i_fpu_mul/product_6_reg[22]/CK  my_fpu_double/i_fpu_mul/product_3_reg[24]/CK  my_fpu_double/i_fpu_mul/product_5_reg[24]/CK  my_fpu_double/i_fpu_mul/product_6_reg[23]/CK  my_fpu_double/i_fpu_mul/product_3_reg[25]/CK  my_fpu_double/i_fpu_mul/product_5_reg[25]/CK  my_fpu_double/i_fpu_mul/product_6_reg[24]/CK  my_fpu_double/i_fpu_mul/product_3_reg[26]/CK  my_fpu_double/i_fpu_mul/product_5_reg[26]/CK  my_fpu_double/i_fpu_mul/product_6_reg[25]/CK  my_fpu_double/i_fpu_mul/product_3_reg[27]/CK  my_fpu_double/i_fpu_mul/product_5_reg[27]/CK  my_fpu_double/i_fpu_mul/product_6_reg[26]/CK  my_fpu_double/i_fpu_mul/product_3_reg[28]/CK  my_fpu_double/i_fpu_mul/product_5_reg[28]/CK  my_fpu_double/i_fpu_mul/product_6_reg[27]/CK  my_fpu_double/i_fpu_mul/product_3_reg[29]/CK  my_fpu_double/i_fpu_mul/product_5_reg[29]/CK  my_fpu_double/i_fpu_mul/product_6_reg[28]/CK  my_fpu_double/i_fpu_mul/product_3_reg[30]/CK  my_fpu_double/i_fpu_mul/product_5_reg[30]/CK  my_fpu_double/i_fpu_mul/product_6_reg[29]/CK  my_fpu_double/i_fpu_mul/product_3_reg[31]/CK  my_fpu_double/i_fpu_mul/product_5_reg[31]/CK  my_fpu_double/i_fpu_mul/product_6_reg[30]/CK  my_fpu_double/i_fpu_mul/product_3_reg[32]/CK  my_fpu_double/i_fpu_mul/product_5_reg[32]/CK  my_fpu_double/i_fpu_mul/product_6_reg[31]/CK  my_fpu_double/i_fpu_mul/product_3_reg[33]/CK  my_fpu_double/i_fpu_mul/product_5_reg[33]/CK  my_fpu_double/i_fpu_mul/product_6_reg[32]/CK  my_fpu_double/i_fpu_mul/product_3_reg[34]/CK  my_fpu_double/i_fpu_mul/product_5_reg[34]/CK  my_fpu_double/i_fpu_mul/product_6_reg[33]/CK  my_fpu_double/i_fpu_mul/product_3_reg[35]/CK  my_fpu_double/i_fpu_mul/product_5_reg[35]/CK  my_fpu_double/i_fpu_mul/product_6_reg[34]/CK  my_fpu_double/i_fpu_mul/product_3_reg[36]/CK  my_fpu_double/i_fpu_mul/product_5_reg[36]/CK  my_fpu_double/i_fpu_mul/product_6_reg[35]/CK  my_fpu_double/i_fpu_mul/product_3_reg[37]/CK  my_fpu_double/i_fpu_mul/product_5_reg[37]/CK  my_fpu_double/i_fpu_mul/product_6_reg[36]/CK  my_fpu_double/i_fpu_mul/product_3_reg[38]/CK  my_fpu_double/i_fpu_mul/product_5_reg[38]/CK  my_fpu_double/i_fpu_mul/product_6_reg[37]/CK  my_fpu_double/i_fpu_mul/product_3_reg[39]/CK  my_fpu_double/i_fpu_mul/product_5_reg[39]/CK  my_fpu_double/i_fpu_mul/product_6_reg[38]/CK  my_fpu_double/i_fpu_mul/product_3_reg[40]/CK  my_fpu_double/i_fpu_mul/product_5_reg[40]/CK  my_fpu_double/i_fpu_mul/product_6_reg[39]/CK  my_fpu_double/i_fpu_mul/product_3_reg[41]/CK  my_fpu_double/i_fpu_mul/product_5_reg[41]/CK  my_fpu_double/i_fpu_mul/product_6_reg[40]/CK  my_fpu_double/i_fpu_mul/product_3_reg[42]/CK  my_fpu_double/i_fpu_mul/product_5_reg[42]/CK  my_fpu_double/i_fpu_mul/product_6_reg[41]/CK  my_fpu_double/i_fpu_mul/product_3_reg[43]/CK  my_fpu_double/i_fpu_mul/product_5_reg[43]/CK  my_fpu_double/i_fpu_mul/product_6_reg[42]/CK  my_fpu_double/i_fpu_mul/product_3_reg[44]/CK  my_fpu_double/i_fpu_mul/product_5_reg[44]/CK  my_fpu_double/i_fpu_mul/product_6_reg[43]/CK  my_fpu_double/i_fpu_mul/product_3_reg[45]/CK  my_fpu_double/i_fpu_mul/product_5_reg[45]/CK  my_fpu_double/i_fpu_mul/product_6_reg[44]/CK  my_fpu_double/i_fpu_mul/product_3_reg[46]/CK  my_fpu_double/i_fpu_mul/product_5_reg[46]/CK  my_fpu_double/i_fpu_mul/product_6_reg[45]/CK  my_fpu_double/i_fpu_mul/product_3_reg[47]/CK  my_fpu_double/i_fpu_mul/product_5_reg[47]/CK  my_fpu_double/i_fpu_mul/product_6_reg[46]/CK  my_fpu_double/i_fpu_mul/product_3_reg[48]/CK  my_fpu_double/i_fpu_mul/product_5_reg[48]/CK  my_fpu_double/i_fpu_mul/product_6_reg[47]/CK  my_fpu_double/i_fpu_mul/product_3_reg[49]/CK  my_fpu_double/i_fpu_mul/product_5_reg[49]/CK  my_fpu_double/i_fpu_mul/product_6_reg[48]/CK  my_fpu_double/i_fpu_mul/product_3_reg[50]/CK  my_fpu_double/i_fpu_mul/product_5_reg[50]/CK  my_fpu_double/i_fpu_mul/product_6_reg[49]/CK  my_fpu_double/i_fpu_mul/product_3_reg[51]/CK  my_fpu_double/i_fpu_mul/product_5_reg[51]/CK  my_fpu_double/i_fpu_mul/product_6_reg[50]/CK  my_fpu_double/i_fpu_mul/product_3_reg[52]/CK  my_fpu_double/i_fpu_mul/product_5_reg[52]/CK  my_fpu_double/i_fpu_mul/product_6_reg[51]/CK  my_fpu_double/i_fpu_mul/product_lsb_reg/CK  my_fpu_double/i_fpu_mul/product_3_reg[53]/CK  my_fpu_double/i_fpu_mul/product_5_reg[53]/CK  my_fpu_double/i_fpu_mul/product_6_reg[52]/CK  my_fpu_double/i_fpu_mul/product_3_reg[54]/CK  my_fpu_double/i_fpu_mul/product_5_reg[54]/CK  my_fpu_double/i_fpu_mul/product_6_reg[53]/CK  my_fpu_double/i_fpu_mul/product_3_reg[55]/CK  my_fpu_double/i_fpu_mul/product_5_reg[55]/CK  my_fpu_double/i_fpu_mul/product_6_reg[54]/CK  my_fpu_double/i_fpu_mul/product_3_reg[56]/CK  my_fpu_double/i_fpu_mul/product_5_reg[56]/CK  my_fpu_double/i_fpu_mul/product_6_reg[55]/CK  my_fpu_double/i_fpu_mul/product_3_reg[57]/CK  my_fpu_double/i_fpu_mul/product_5_reg[57]/CK  my_fpu_double/i_fpu_mul/product_6_reg[56]/CK  my_fpu_double/i_fpu_mul/product_3_reg[58]/CK  my_fpu_double/i_fpu_mul/product_5_reg[58]/CK  my_fpu_double/i_fpu_mul/product_6_reg[57]/CK  my_fpu_double/i_fpu_mul/product_3_reg[59]/CK  my_fpu_double/i_fpu_mul/product_5_reg[59]/CK  my_fpu_double/i_fpu_mul/product_6_reg[58]/CK  my_fpu_double/i_fpu_mul/product_3_reg[60]/CK  my_fpu_double/i_fpu_mul/product_5_reg[60]/CK  my_fpu_double/i_fpu_mul/product_6_reg[59]/CK  my_fpu_double/i_fpu_mul/product_3_reg[61]/CK  my_fpu_double/i_fpu_mul/product_5_reg[61]/CK  my_fpu_double/i_fpu_mul/product_6_reg[60]/CK  my_fpu_double/i_fpu_mul/product_3_reg[62]/CK  my_fpu_double/i_fpu_mul/product_5_reg[62]/CK  my_fpu_double/i_fpu_mul/product_6_reg[61]/CK  my_fpu_double/i_fpu_mul/product_3_reg[63]/CK  my_fpu_double/i_fpu_mul/product_5_reg[63]/CK  my_fpu_double/i_fpu_mul/product_6_reg[62]/CK  my_fpu_double/i_fpu_mul/product_3_reg[64]/CK  my_fpu_double/i_fpu_mul/product_5_reg[64]/CK  my_fpu_double/i_fpu_mul/product_6_reg[63]/CK  my_fpu_double/i_fpu_mul/product_3_reg[65]/CK  my_fpu_double/i_fpu_mul/product_5_reg[65]/CK  my_fpu_double/i_fpu_mul/product_6_reg[64]/CK  my_fpu_double/i_fpu_mul/product_3_reg[66]/CK  my_fpu_double/i_fpu_mul/product_5_reg[66]/CK  my_fpu_double/i_fpu_mul/product_6_reg[65]/CK  my_fpu_double/i_fpu_mul/product_3_reg[67]/CK  my_fpu_double/i_fpu_mul/product_5_reg[67]/CK  my_fpu_double/i_fpu_mul/product_6_reg[66]/CK  my_fpu_double/i_fpu_mul/product_3_reg[68]/CK  my_fpu_double/i_fpu_mul/product_5_reg[68]/CK  my_fpu_double/i_fpu_mul/product_6_reg[67]/CK  my_fpu_double/i_fpu_mul/product_3_reg[69]/CK  my_fpu_double/i_fpu_mul/product_5_reg[69]/CK  my_fpu_double/i_fpu_mul/product_6_reg[68]/CK  my_fpu_double/i_fpu_mul/product_3_reg[70]/CK  my_fpu_double/i_fpu_mul/product_5_reg[70]/CK  my_fpu_double/i_fpu_mul/product_6_reg[69]/CK  my_fpu_double/i_fpu_mul/product_3_reg[71]/CK  my_fpu_double/i_fpu_mul/product_5_reg[71]/CK  my_fpu_double/i_fpu_mul/product_6_reg[70]/CK  my_fpu_double/i_fpu_mul/product_3_reg[72]/CK  my_fpu_double/i_fpu_mul/product_5_reg[72]/CK  my_fpu_double/i_fpu_mul/product_6_reg[71]/CK  my_fpu_double/i_fpu_mul/product_3_reg[73]/CK  my_fpu_double/i_fpu_mul/product_5_reg[73]/CK  my_fpu_double/i_fpu_mul/product_6_reg[72]/CK  my_fpu_double/i_fpu_mul/product_3_reg[74]/CK  my_fpu_double/i_fpu_mul/product_5_reg[74]/CK  my_fpu_double/i_fpu_mul/product_6_reg[73]/CK  my_fpu_double/i_fpu_mul/product_3_reg[75]/CK  my_fpu_double/i_fpu_mul/product_5_reg[75]/CK  my_fpu_double/i_fpu_mul/product_6_reg[74]/CK  my_fpu_double/i_fpu_mul/product_3_reg[76]/CK  my_fpu_double/i_fpu_mul/product_5_reg[76]/CK  my_fpu_double/i_fpu_mul/product_6_reg[75]/CK  my_fpu_double/i_fpu_mul/product_3_reg[77]/CK  my_fpu_double/i_fpu_mul/product_5_reg[77]/CK  my_fpu_double/i_fpu_mul/product_6_reg[76]/CK  my_fpu_double/i_fpu_mul/product_3_reg[78]/CK  my_fpu_double/i_fpu_mul/product_5_reg[78]/CK  my_fpu_double/i_fpu_mul/product_6_reg[77]/CK  my_fpu_double/i_fpu_mul/product_3_reg[79]/CK  my_fpu_double/i_fpu_mul/product_5_reg[79]/CK  my_fpu_double/i_fpu_mul/product_6_reg[78]/CK  my_fpu_double/i_fpu_mul/product_3_reg[80]/CK  my_fpu_double/i_fpu_mul/product_5_reg[80]/CK  my_fpu_double/i_fpu_mul/product_6_reg[79]/CK  my_fpu_double/i_fpu_mul/product_3_reg[81]/CK  my_fpu_double/i_fpu_mul/product_5_reg[81]/CK  my_fpu_double/i_fpu_mul/product_6_reg[80]/CK  my_fpu_double/i_fpu_mul/product_3_reg[82]/CK  my_fpu_double/i_fpu_mul/product_5_reg[82]/CK  my_fpu_double/i_fpu_mul/product_6_reg[81]/CK  my_fpu_double/i_fpu_mul/product_3_reg[83]/CK  my_fpu_double/i_fpu_mul/product_5_reg[83]/CK  my_fpu_double/i_fpu_mul/product_6_reg[82]/CK  my_fpu_double/i_fpu_mul/product_3_reg[84]/CK  my_fpu_double/i_fpu_mul/product_5_reg[84]/CK  my_fpu_double/i_fpu_mul/product_6_reg[83]/CK  my_fpu_double/i_fpu_mul/product_3_reg[85]/CK  my_fpu_double/i_fpu_mul/product_5_reg[85]/CK  my_fpu_double/i_fpu_mul/product_6_reg[84]/CK  my_fpu_double/i_fpu_mul/product_3_reg[86]/CK  my_fpu_double/i_fpu_mul/product_5_reg[86]/CK  my_fpu_double/i_fpu_mul/product_6_reg[85]/CK  my_fpu_double/i_fpu_mul/product_3_reg[87]/CK  my_fpu_double/i_fpu_mul/product_5_reg[87]/CK  my_fpu_double/i_fpu_mul/product_6_reg[86]/CK  my_fpu_double/i_fpu_mul/product_3_reg[88]/CK  my_fpu_double/i_fpu_mul/product_5_reg[88]/CK  my_fpu_double/i_fpu_mul/product_6_reg[87]/CK  my_fpu_double/i_fpu_mul/product_3_reg[89]/CK  my_fpu_double/i_fpu_mul/product_5_reg[89]/CK  my_fpu_double/i_fpu_mul/product_6_reg[88]/CK  my_fpu_double/i_fpu_mul/product_3_reg[90]/CK  my_fpu_double/i_fpu_mul/product_5_reg[90]/CK  my_fpu_double/i_fpu_mul/product_6_reg[89]/CK  my_fpu_double/i_fpu_mul/product_3_reg[91]/CK  my_fpu_double/i_fpu_mul/product_5_reg[91]/CK  my_fpu_double/i_fpu_mul/product_6_reg[90]/CK  my_fpu_double/i_fpu_mul/product_3_reg[92]/CK  my_fpu_double/i_fpu_mul/product_5_reg[92]/CK  my_fpu_double/i_fpu_mul/product_6_reg[91]/CK  my_fpu_double/i_fpu_mul/product_3_reg[93]/CK  my_fpu_double/i_fpu_mul/product_5_reg[93]/CK  my_fpu_double/i_fpu_mul/product_6_reg[92]/CK  my_fpu_double/i_fpu_mul/product_3_reg[94]/CK  my_fpu_double/i_fpu_mul/product_5_reg[94]/CK  my_fpu_double/i_fpu_mul/product_6_reg[93]/CK  my_fpu_double/i_fpu_mul/product_3_reg[95]/CK  my_fpu_double/i_fpu_mul/product_5_reg[95]/CK  my_fpu_double/i_fpu_mul/product_6_reg[94]/CK  my_fpu_double/i_fpu_mul/product_3_reg[96]/CK  my_fpu_double/i_fpu_mul/product_5_reg[96]/CK  my_fpu_double/i_fpu_mul/product_6_reg[95]/CK  my_fpu_double/i_fpu_mul/product_3_reg[97]/CK  my_fpu_double/i_fpu_mul/product_5_reg[97]/CK  my_fpu_double/i_fpu_mul/product_6_reg[96]/CK  my_fpu_double/i_fpu_mul/product_3_reg[98]/CK  my_fpu_double/i_fpu_mul/product_5_reg[98]/CK  my_fpu_double/i_fpu_mul/product_6_reg[97]/CK  my_fpu_double/i_fpu_mul/product_3_reg[99]/CK  my_fpu_double/i_fpu_mul/product_5_reg[99]/CK  my_fpu_double/i_fpu_mul/product_6_reg[98]/CK  my_fpu_double/i_fpu_mul/product_3_reg[100]/CK  my_fpu_double/i_fpu_mul/product_5_reg[100]/CK  my_fpu_double/i_fpu_mul/product_6_reg[99]/CK  my_fpu_double/i_fpu_mul/product_3_reg[101]/CK  my_fpu_double/i_fpu_mul/product_5_reg[101]/CK  my_fpu_double/i_fpu_mul/product_6_reg[100]/CK  my_fpu_double/i_fpu_mul/product_3_reg[102]/CK  my_fpu_double/i_fpu_mul/product_5_reg[102]/CK  my_fpu_double/i_fpu_mul/product_6_reg[101]/CK  my_fpu_double/i_fpu_mul/product_3_reg[103]/CK  my_fpu_double/i_fpu_mul/product_5_reg[103]/CK  my_fpu_double/i_fpu_mul/product_6_reg[102]/CK  my_fpu_double/i_fpu_mul/product_3_reg[104]/CK  my_fpu_double/i_fpu_mul/product_5_reg[104]/CK  my_fpu_double/i_fpu_mul/product_6_reg[103]/CK  my_fpu_double/i_fpu_mul/product_3_reg[105]/CK  my_fpu_double/i_fpu_mul/product_5_reg[105]/CK  my_fpu_double/i_fpu_mul/product_6_reg[105]/CK  my_fpu_double/i_fpu_mul/product_6_reg[104]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[8]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[5]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[14]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[11]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[20]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[17]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[32]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[52]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[41]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[24]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[22]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[20]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[26]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[37]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[39]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[43]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[45]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[28]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[47]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[31]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[50]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[48]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[23]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[29]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[51]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[38]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[25]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[27]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[21]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[19]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[42]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[46]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[40]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[36]/CK  my_fpu_double/i_fpu_mul/mul_b_reg[44]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[49]/CK  my_fpu_double/i_fpu_mul/mul_a_reg[46]/CK  my_fpu_double/i_fpu_round/round_out_reg[63]/CK  my_fpu_double/i_fpu_round/sum_round_reg[55]/CK  my_fpu_double/i_fpu_round/sum_round_reg[54]/CK  my_fpu_double/i_fpu_round/sum_round_reg[53]/CK  my_fpu_double/i_fpu_round/sum_round_reg[52]/CK  my_fpu_double/i_fpu_round/sum_round_reg[51]/CK  my_fpu_double/i_fpu_round/sum_round_reg[50]/CK  my_fpu_double/i_fpu_round/sum_round_reg[49]/CK  my_fpu_double/i_fpu_round/sum_round_reg[48]/CK  my_fpu_double/i_fpu_round/sum_round_reg[47]/CK  my_fpu_double/i_fpu_round/sum_round_reg[46]/CK  my_fpu_double/i_fpu_round/sum_round_reg[45]/CK  my_fpu_double/i_fpu_round/sum_round_reg[44]/CK  my_fpu_double/i_fpu_round/sum_round_reg[43]/CK  my_fpu_double/i_fpu_round/sum_round_reg[42]/CK  my_fpu_double/i_fpu_round/sum_round_reg[41]/CK  my_fpu_double/i_fpu_round/sum_round_reg[40]/CK  my_fpu_double/i_fpu_round/sum_round_reg[39]/CK  my_fpu_double/i_fpu_round/sum_round_reg[38]/CK  my_fpu_double/i_fpu_round/sum_round_reg[37]/CK  my_fpu_double/i_fpu_round/sum_round_reg[36]/CK  my_fpu_double/i_fpu_round/sum_round_reg[35]/CK  my_fpu_double/i_fpu_round/sum_round_reg[34]/CK  my_fpu_double/i_fpu_round/sum_round_reg[33]/CK  my_fpu_double/i_fpu_round/sum_round_reg[32]/CK  my_fpu_double/i_fpu_round/sum_round_reg[31]/CK  my_fpu_double/i_fpu_round/sum_round_reg[30]/CK  my_fpu_double/i_fpu_round/sum_round_reg[29]/CK  my_fpu_double/i_fpu_round/sum_round_reg[28]/CK  my_fpu_double/i_fpu_round/sum_round_reg[27]/CK  my_fpu_double/i_fpu_round/sum_round_reg[26]/CK  my_fpu_double/i_fpu_round/sum_round_reg[25]/CK  my_fpu_double/i_fpu_round/sum_round_reg[24]/CK  my_fpu_double/i_fpu_round/sum_round_reg[23]/CK  my_fpu_double/i_fpu_round/sum_round_reg[22]/CK  my_fpu_double/i_fpu_round/sum_round_reg[21]/CK  my_fpu_double/i_fpu_round/sum_round_reg[20]/CK  my_fpu_double/i_fpu_round/sum_round_reg[19]/CK  my_fpu_double/i_fpu_round/sum_round_reg[18]/CK  my_fpu_double/i_fpu_round/sum_round_reg[17]/CK  my_fpu_double/i_fpu_round/sum_round_reg[16]/CK  my_fpu_double/i_fpu_round/sum_round_reg[15]/CK  my_fpu_double/i_fpu_round/sum_round_reg[14]/CK  my_fpu_double/i_fpu_round/sum_round_reg[13]/CK  my_fpu_double/i_fpu_round/sum_round_reg[12]/CK  my_fpu_double/i_fpu_round/sum_round_reg[11]/CK  my_fpu_double/i_fpu_round/sum_round_reg[10]/CK  my_fpu_double/i_fpu_round/sum_round_reg[9]/CK  my_fpu_double/i_fpu_round/sum_round_reg[8]/CK  my_fpu_double/i_fpu_round/sum_round_reg[7]/CK  my_fpu_double/i_fpu_round/sum_round_reg[6]/CK  my_fpu_double/i_fpu_round/sum_round_reg[5]/CK  my_fpu_double/i_fpu_round/sum_round_reg[4]/CK  my_fpu_double/i_fpu_round/sum_round_reg[3]/CK  my_fpu_double/i_fpu_round/sum_round_reg[2]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[53]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[52]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[51]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[50]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[49]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[48]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[47]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[46]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[45]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[44]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[43]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[42]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[41]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[40]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[39]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[38]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[37]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[36]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[35]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[34]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[33]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[32]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[31]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[30]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[29]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[28]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[27]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[26]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[25]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[24]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[23]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[22]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[21]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[20]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[19]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[18]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[17]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[16]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[15]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[14]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[13]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[12]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[11]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[10]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[9]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[8]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[7]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[6]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[5]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[4]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[3]/CK  my_fpu_double/i_fpu_round/sum_round_2_reg[2]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[11]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[10]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[9]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[8]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[7]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[6]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[5]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[4]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[3]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[2]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[1]/CK  my_fpu_double/i_fpu_round/exponent_round_reg[0]/CK  my_fpu_double/i_fpu_round/sum_final_reg[53]/CK  my_fpu_double/i_fpu_round/round_out_reg[51]/CK  my_fpu_double/i_fpu_round/sum_final_reg[52]/CK  my_fpu_double/i_fpu_round/round_out_reg[50]/CK  my_fpu_double/i_fpu_round/sum_final_reg[51]/CK  my_fpu_double/i_fpu_round/round_out_reg[49]/CK  my_fpu_double/i_fpu_round/sum_final_reg[50]/CK  my_fpu_double/i_fpu_round/round_out_reg[48]/CK  my_fpu_double/i_fpu_round/sum_final_reg[49]/CK  my_fpu_double/i_fpu_round/round_out_reg[47]/CK  my_fpu_double/i_fpu_round/sum_final_reg[48]/CK  my_fpu_double/i_fpu_round/round_out_reg[46]/CK  my_fpu_double/i_fpu_round/sum_final_reg[47]/CK  my_fpu_double/i_fpu_round/round_out_reg[45]/CK  my_fpu_double/i_fpu_round/sum_final_reg[46]/CK  my_fpu_double/i_fpu_round/round_out_reg[44]/CK  my_fpu_double/i_fpu_round/sum_final_reg[45]/CK  my_fpu_double/i_fpu_round/round_out_reg[43]/CK  my_fpu_double/i_fpu_round/sum_final_reg[44]/CK  my_fpu_double/i_fpu_round/round_out_reg[42]/CK  my_fpu_double/i_fpu_round/sum_final_reg[43]/CK  my_fpu_double/i_fpu_round/round_out_reg[41]/CK  my_fpu_double/i_fpu_round/sum_final_reg[42]/CK  my_fpu_double/i_fpu_round/round_out_reg[40]/CK  my_fpu_double/i_fpu_round/sum_final_reg[41]/CK  my_fpu_double/i_fpu_round/round_out_reg[39]/CK  my_fpu_double/i_fpu_round/sum_final_reg[40]/CK  my_fpu_double/i_fpu_round/round_out_reg[38]/CK  my_fpu_double/i_fpu_round/sum_final_reg[39]/CK  my_fpu_double/i_fpu_round/round_out_reg[37]/CK  my_fpu_double/i_fpu_round/sum_final_reg[38]/CK  my_fpu_double/i_fpu_round/round_out_reg[36]/CK  my_fpu_double/i_fpu_round/sum_final_reg[37]/CK  my_fpu_double/i_fpu_round/round_out_reg[35]/CK  my_fpu_double/i_fpu_round/sum_final_reg[36]/CK  my_fpu_double/i_fpu_round/round_out_reg[34]/CK  my_fpu_double/i_fpu_round/sum_final_reg[35]/CK  my_fpu_double/i_fpu_round/round_out_reg[33]/CK  my_fpu_double/i_fpu_round/sum_final_reg[34]/CK  my_fpu_double/i_fpu_round/round_out_reg[32]/CK  my_fpu_double/i_fpu_round/sum_final_reg[33]/CK  my_fpu_double/i_fpu_round/round_out_reg[31]/CK  my_fpu_double/i_fpu_round/sum_final_reg[32]/CK  my_fpu_double/i_fpu_round/round_out_reg[30]/CK  my_fpu_double/i_fpu_round/sum_final_reg[31]/CK  my_fpu_double/i_fpu_round/round_out_reg[29]/CK  my_fpu_double/i_fpu_round/sum_final_reg[30]/CK  my_fpu_double/i_fpu_round/round_out_reg[28]/CK  my_fpu_double/i_fpu_round/sum_final_reg[29]/CK  my_fpu_double/i_fpu_round/round_out_reg[27]/CK  my_fpu_double/i_fpu_round/sum_final_reg[28]/CK  my_fpu_double/i_fpu_round/round_out_reg[26]/CK  my_fpu_double/i_fpu_round/sum_final_reg[27]/CK  my_fpu_double/i_fpu_round/round_out_reg[25]/CK  my_fpu_double/i_fpu_round/sum_final_reg[26]/CK  my_fpu_double/i_fpu_round/round_out_reg[24]/CK  my_fpu_double/i_fpu_round/sum_final_reg[25]/CK  my_fpu_double/i_fpu_round/round_out_reg[23]/CK  my_fpu_double/i_fpu_round/sum_final_reg[24]/CK  my_fpu_double/i_fpu_round/round_out_reg[22]/CK  my_fpu_double/i_fpu_round/sum_final_reg[23]/CK  my_fpu_double/i_fpu_round/round_out_reg[21]/CK  my_fpu_double/i_fpu_round/sum_final_reg[22]/CK  my_fpu_double/i_fpu_round/round_out_reg[20]/CK  my_fpu_double/i_fpu_round/sum_final_reg[21]/CK  my_fpu_double/i_fpu_round/round_out_reg[19]/CK  my_fpu_double/i_fpu_round/sum_final_reg[20]/CK  my_fpu_double/i_fpu_round/round_out_reg[18]/CK  my_fpu_double/i_fpu_round/sum_final_reg[19]/CK  my_fpu_double/i_fpu_round/round_out_reg[17]/CK  my_fpu_double/i_fpu_round/sum_final_reg[18]/CK  my_fpu_double/i_fpu_round/round_out_reg[16]/CK  my_fpu_double/i_fpu_round/sum_final_reg[17]/CK  my_fpu_double/i_fpu_round/round_out_reg[15]/CK  my_fpu_double/i_fpu_round/sum_final_reg[16]/CK  my_fpu_double/i_fpu_round/round_out_reg[14]/CK  my_fpu_double/i_fpu_round/sum_final_reg[15]/CK  my_fpu_double/i_fpu_round/round_out_reg[13]/CK  my_fpu_double/i_fpu_round/sum_final_reg[14]/CK  my_fpu_double/i_fpu_round/round_out_reg[12]/CK  my_fpu_double/i_fpu_round/sum_final_reg[13]/CK  my_fpu_double/i_fpu_round/round_out_reg[11]/CK  my_fpu_double/i_fpu_round/sum_final_reg[12]/CK  my_fpu_double/i_fpu_round/round_out_reg[10]/CK  my_fpu_double/i_fpu_round/sum_final_reg[11]/CK  my_fpu_double/i_fpu_round/round_out_reg[9]/CK  my_fpu_double/i_fpu_round/sum_final_reg[10]/CK  my_fpu_double/i_fpu_round/round_out_reg[8]/CK  my_fpu_double/i_fpu_round/sum_final_reg[9]/CK  my_fpu_double/i_fpu_round/round_out_reg[7]/CK  my_fpu_double/i_fpu_round/sum_final_reg[8]/CK  my_fpu_double/i_fpu_round/round_out_reg[6]/CK  my_fpu_double/i_fpu_round/sum_final_reg[7]/CK  my_fpu_double/i_fpu_round/round_out_reg[5]/CK  my_fpu_double/i_fpu_round/sum_final_reg[6]/CK  my_fpu_double/i_fpu_round/round_out_reg[4]/CK  my_fpu_double/i_fpu_round/sum_final_reg[5]/CK  my_fpu_double/i_fpu_round/round_out_reg[3]/CK  my_fpu_double/i_fpu_round/sum_final_reg[4]/CK  my_fpu_double/i_fpu_round/round_out_reg[2]/CK  my_fpu_double/i_fpu_round/sum_final_reg[3]/CK  my_fpu_double/i_fpu_round/round_out_reg[1]/CK  my_fpu_double/i_fpu_round/sum_final_reg[2]/CK  my_fpu_double/i_fpu_round/round_out_reg[0]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[11]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[10]/CK  my_fpu_double/i_fpu_round/round_out_reg[62]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[9]/CK  my_fpu_double/i_fpu_round/round_out_reg[61]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[8]/CK  my_fpu_double/i_fpu_round/round_out_reg[60]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[7]/CK  my_fpu_double/i_fpu_round/round_out_reg[59]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[6]/CK  my_fpu_double/i_fpu_round/round_out_reg[58]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[5]/CK  my_fpu_double/i_fpu_round/round_out_reg[57]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[4]/CK  my_fpu_double/i_fpu_round/round_out_reg[56]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[3]/CK  my_fpu_double/i_fpu_round/round_out_reg[55]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[2]/CK  my_fpu_double/i_fpu_round/round_out_reg[54]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[1]/CK  my_fpu_double/i_fpu_round/round_out_reg[53]/CK  my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/CK  my_fpu_double/i_fpu_round/exponent_final_reg[0]/CK  my_fpu_double/i_fpu_round/round_out_reg[52]/CK  my_fpu_double/i_fpu_exceptions/in_et_zero_reg/CK  my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/CK  my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/CK  my_fpu_double/i_fpu_exceptions/add_reg/CK  my_fpu_double/i_fpu_exceptions/subtract_reg/CK  my_fpu_double/i_fpu_exceptions/multiply_reg/CK  my_fpu_double/i_fpu_exceptions/divide_reg/CK  my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/CK  my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opa_inf_reg/CK  my_fpu_double/i_fpu_exceptions/opb_inf_reg/CK  my_fpu_double/i_fpu_exceptions/NaN_input_reg/CK  my_fpu_double/i_fpu_exceptions/SNaN_input_reg/CK  my_fpu_double/i_fpu_exceptions/a_NaN_reg/CK  my_fpu_double/i_fpu_exceptions/div_by_0_reg/CK  my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/CK  my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/CK  my_fpu_double/i_fpu_exceptions/div_by_inf_reg/CK  my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/CK  my_fpu_double/i_fpu_exceptions/mul_inf_reg/CK  my_fpu_double/i_fpu_exceptions/div_inf_reg/CK  my_fpu_double/i_fpu_exceptions/add_inf_reg/CK  my_fpu_double/i_fpu_exceptions/sub_inf_reg/CK  my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/CK  my_fpu_double/i_fpu_exceptions/addsub_inf_reg/CK  my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/round_to_zero_reg/CK  my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/CK  my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/mul_uf_reg/CK  my_fpu_double/i_fpu_exceptions/div_uf_reg/CK  my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/except_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/enable_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/CK  my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/CK  my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_0_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_1_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_2_reg[0]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/CK  my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/CK  my_fpu_double/i_fpu_exceptions/ex_enable_reg/CK  my_fpu_double/i_fpu_exceptions/underflow_reg/CK  my_fpu_double/i_fpu_exceptions/overflow_reg/CK  my_fpu_double/i_fpu_exceptions/inexact_reg/CK  my_fpu_double/i_fpu_exceptions/exception_reg/CK  my_fpu_double/i_fpu_exceptions/invalid_reg/CK )
Level 1 (Total=4449	Sink=4449)
Total Sinks		: 4449

# Analysis View: core_adapter_av
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4449
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): my_fpu_double/i_fpu_mul/product_2_reg[67]/CK 12821(ps)
Min trig. edge delay at sink(R): my_fpu_double/i_fpu_mul/sum_6_reg[28]/CK 1.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1.6~12821(ps)          200~3000(ps)        
Fall Phase Delay               : 1.6~12821(ps)          200~3000(ps)        
Trig. Edge Skew                : 12819.4(ps)            400(ps)             
Rise Skew                      : 12819.4(ps)            
Fall Skew                      : 12819.4(ps)            
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 19618(ps)              200(ps)             
Max. Fall Sink Tran.           : 19618(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 8.6(ps)                0(ps)               
Min. Fall Sink Tran.           : 8.6(ps)                0(ps)               

view core_adapter_av : skew = 12819.4ps (required = 400ps)


Generating Clock Analysis Report results/core_adapter.ctsrpt ....
Clock Analysis (CPU Time 0:00:25.6)


*** End reportClockTree (cpu=0:00:25.6, real=0:00:26.0, mem=1944.8M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-951):	Net clk have 4450 pins.
<CMD> saveNetlist results/verilog/core_adapter.cts.v
Writing Netlist "results/verilog/core_adapter.cts.v" ...
<CMD> saveDesign DBS/06-cts.enc -relativePath -compress
#% Begin save design ... (date=04/20 13:09:24, mem=1702.8M)
% Begin Save ccopt configuration ... (date=04/20 13:09:24, mem=1702.8M)
% End Save ccopt configuration ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
% Begin Save clock tree specification data ... (date=04/20 13:09:24, mem=1702.8M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
% Begin Save netlist data ... (date=04/20 13:09:24, mem=1702.8M)
Writing Binary DB to DBS/06-cts.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
Saving congestion map file DBS/06-cts.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:09:24, mem=1702.8M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
% Begin Save clock tree data ... (date=04/20 13:09:24, mem=1702.8M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/06-cts.enc.dat/core_adapter.ctstch' ...
% End Save clock tree data ... (date=04/20 13:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
Saving preference file DBS/06-cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:09:24, mem=1702.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:09:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:09:25, mem=1702.8M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:09:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
% Begin Save routing data ... (date=04/20 13:09:25, mem=1702.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1944.8M) ***
% End Save routing data ... (date=04/20 13:09:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
Saving property file DBS/06-cts.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1944.8M) ***
% Begin Save power constraints data ... (date=04/20 13:09:25, mem=1702.8M)
% End Save power constraints data ... (date=04/20 13:09:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.8M, current mem=1702.8M)
Saving rc congestion map DBS/06-cts.enc.dat/core_adapter.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 06-cts.enc.dat
#% End save design ... (date=04/20 13:09:25, total cpu=0:00:00.9, real=0:00:01.0, peak res=1709.8M, current mem=922.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1262.7M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 1.51% V (0:00:00.5 1262.7M)

Phase 1e-1h Overflow: 0.00% H + 0.05% V (0:00:00.3 1262.7M)

Phase 1l Overflow: 0.07% H + 2.46% V (0:00:00.5 1270.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	34	 0.14%
 -4:	0	 0.00%	25	 0.10%
 -3:	0	 0.00%	59	 0.24%
 -2:	5	 0.02%	103	 0.41%
 -1:	10	 0.04%	235	 0.94%
--------------------------------------
  0:	30	 0.12%	450	 1.80%
  1:	77	 0.31%	682	 2.73%
  2:	154	 0.62%	858	 3.44%
  3:	276	 1.11%	1134	 4.55%
  4:	444	 1.78%	1346	 5.40%
  5:	23952	96.01%	20022	80.25%


Total length: 3.348e+05um, number of vias: 184927
M1(H) length: 1.295e+04um, number of vias: 94566
M2(V) length: 1.079e+05um, number of vias: 66002
M3(H) length: 1.284e+05um, number of vias: 16750
M4(V) length: 4.923e+04um, number of vias: 3973
M5(H) length: 1.592e+04um, number of vias: 2829
M6(V) length: 1.729e+04um, number of vias: 393
M7(H) length: 6.544e+02um, number of vias: 342
M8(V) length: 2.163e+03um, number of vias: 47
M9(H) length: 1.117e+02um, number of vias: 25
M10(V) length: 1.200e+02um

**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1270.7M 
*** Finished trialRoute (cpu=0:00:02.8 mem=1270.7M) ***

<CMD> extractRC
Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1256.141M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1244.23)
Total number of fetched objects 31379
End delay calculation. (MEM=1308.46 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1308.46 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:04.0 totSessionCpu=0:03:58 mem=1308.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.000  |  0.214  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.214  |  0.000  |  0.214  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.028%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 6.44 sec
Total Real time: 7.0 sec
Total Memory Usage: 1250.898438 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1236.23)
Total number of fetched objects 31379
End delay calculation. (MEM=1300.46 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1300.46 CPU=0:00:04.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:04:05 mem=1300.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.547  |  8.144  |  1.547  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.547  |  8.144  |  1.547  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 7.49 sec
Total Real time: 7.0 sec
Total Memory Usage: 1248.898438 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1246.9M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 1.51% V (0:00:00.6 1246.9M)

Phase 1e-1h Overflow: 0.00% H + 0.05% V (0:00:00.3 1246.9M)

Phase 1l Overflow: 0.07% H + 2.46% V (0:00:00.6 1254.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	34	 0.14%
 -4:	0	 0.00%	25	 0.10%
 -3:	0	 0.00%	59	 0.24%
 -2:	5	 0.02%	103	 0.41%
 -1:	10	 0.04%	235	 0.94%
--------------------------------------
  0:	30	 0.12%	450	 1.80%
  1:	77	 0.31%	682	 2.73%
  2:	154	 0.62%	858	 3.44%
  3:	276	 1.11%	1134	 4.55%
  4:	444	 1.78%	1346	 5.40%
  5:	23952	96.01%	20022	80.25%


Total length: 3.348e+05um, number of vias: 184927
M1(H) length: 1.295e+04um, number of vias: 94566
M2(V) length: 1.079e+05um, number of vias: 66002
M3(H) length: 1.284e+05um, number of vias: 16750
M4(V) length: 4.923e+04um, number of vias: 3973
M5(H) length: 1.592e+04um, number of vias: 2829
M6(V) length: 1.729e+04um, number of vias: 393
M7(H) length: 6.544e+02um, number of vias: 342
M8(V) length: 2.163e+03um, number of vias: 47
M9(H) length: 1.117e+02um, number of vias: 25
M10(V) length: 1.200e+02um

**WARN: (IMPTR-7102):	There are 1 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1254.9M 
*** Finished trialRoute (cpu=0:00:02.9 mem=1254.9M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1240.371M)
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	1 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 876.7M, totSessionCpu=0:04:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1240.4M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1389.93)
Total number of fetched objects 31379
End delay calculation. (MEM=1406.46 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1406.46 CPU=0:00:04.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:04:18 mem=1406.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.575  |  1.575  |  8.155  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.028%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 972.2M, totSessionCpu=0:04:19 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1318.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1318.5M) ***
*** Starting optimizing excluded clock nets MEM= 1318.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1318.5M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 80.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.03%|        -|   0.066|   0.000|   0:00:00.0| 1364.6M|
|    80.02%|       13|   0.066|   0.000|   0:00:03.0| 1402.8M|
|    80.02%|        8|   0.066|   0.000|   0:00:00.0| 1402.8M|
|    80.02%|        3|   0.066|   0.000|   0:00:01.0| 1402.8M|
|    80.02%|        1|   0.066|   0.000|   0:00:00.0| 1402.8M|
|    80.02%|        0|   0.066|   0.000|   0:00:00.0| 1402.8M|
|    80.02%|        0|   0.066|   0.000|   0:00:00.0| 1402.8M|
|    80.02%|        0|   0.066|   0.000|   0:00:01.0| 1402.8M|
|    80.02%|        0|   0.066|   0.000|   0:00:00.0| 1402.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 80.02
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
*** Starting refinePlace (0:04:27 mem=1402.8M) ***
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1402.8MB
Summary Report:
Instances move: 0 (out of 25196 movable)
Instances flipped: 9
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1402.8MB
*** Finished refinePlace (0:04:28 mem=1402.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1402.8M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1402.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1321.52M, totSessionCpu=0:04:28).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28155  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28155 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28155 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.50% V. EstWL: 2.973432e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       226( 0.66%)         8( 0.02%)         1( 0.00%)   ( 0.68%) 
[NR-eGR]  metal3  (3)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       157( 0.46%)         0( 0.00%)         0( 0.00%)   ( 0.46%) 
[NR-eGR]  metal5  (5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              395( 0.14%)         8( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94626
[NR-eGR] metal2  (2V) length: 7.924466e+04um, number of vias: 123454
[NR-eGR] metal3  (3H) length: 1.316051e+05um, number of vias: 38239
[NR-eGR] metal4  (4V) length: 6.419682e+04um, number of vias: 4742
[NR-eGR] metal5  (5H) length: 2.588840e+04um, number of vias: 2986
[NR-eGR] metal6  (6V) length: 1.955235e+04um, number of vias: 262
[NR-eGR] metal7  (7H) length: 1.224365e+03um, number of vias: 208
[NR-eGR] metal8  (8V) length: 3.226139e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.249387e+05um, number of vias: 264519
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.344319e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1308.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.02 seconds
Extraction called for design 'core_adapter' of instances=25196 and nets=28531 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1303.684M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1307.55)
Total number of fetched objects 31379
End delay calculation. (MEM=1371.78 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1371.78 CPU=0:00:04.4 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|   134|    -0.02|     2|     2|    -0.00|     0|     0|     0|     0|     1.57|     0.00|       0|       0|       0|  80.02|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.57|     0.00|       5|       0|       3|  80.03| 0:00:00.0|  1409.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.57|     0.00|       0|       0|       0|  80.03| 0:00:00.0|  1409.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=1409.9M) ***

*** Starting refinePlace (0:04:40 mem=1425.9M) ***
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1425.9MB
Summary Report:
Instances move: 0 (out of 25201 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.569e+05 (1.286e+05 1.282e+05) (ext = 1.740e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1425.9MB
*** Finished refinePlace (0:04:40 mem=1425.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1425.9M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=1425.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.046%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 core_adapter_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1301.676M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28160  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28160 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28160 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       236( 0.69%)         7( 0.02%)         1( 0.00%)   ( 0.71%) 
[NR-eGR]  metal3  (3)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       146( 0.42%)         0( 0.00%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              397( 0.14%)         7( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1321.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.34 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1319.78)
Total number of fetched objects 31384
End delay calculation. (MEM=1384 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1384 CPU=0:00:04.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:04:47 mem=1384.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 996.4M, totSessionCpu=0:04:47 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.565  |  1.565  |  8.162  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 990.6M, totSessionCpu=0:04:48 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1248.1M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1340.3M)
Extracted 20.0005% (CPU Time= 0:00:00.6  MEM= 1340.3M)
Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 1364.3M)
Extracted 40.0004% (CPU Time= 0:00:00.9  MEM= 1364.3M)
Extracted 50.0006% (CPU Time= 0:00:01.1  MEM= 1364.3M)
Extracted 60.0006% (CPU Time= 0:00:01.2  MEM= 1364.3M)
Extracted 70.0005% (CPU Time= 0:00:01.4  MEM= 1364.3M)
Extracted 80.0004% (CPU Time= 0:00:01.7  MEM= 1364.3M)
Extracted 90.0004% (CPU Time= 0:00:01.9  MEM= 1368.3M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 1368.3M)
Number of Extracted Resistors     : 591531
Number of Extracted Ground Cap.   : 616046
Number of Extracted Coupling Cap. : 1446870
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1328.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1328.250M)
<CMD> optDesign -postCTS -hold
**WARN: (IMPOPT-576):	1 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 890.0M, totSessionCpu=0:04:54 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1236.7M)
Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1230.668M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:55 mem=1230.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2.54297)
Total number of fetched objects 31384
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:05.7 mem=0.0M)

Active hold views:
 core_adapter_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:00:05.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:00:06.5 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:06.5/0:00:07.0 (0.9), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1240.54)
Total number of fetched objects 31384
End delay calculation. (MEM=1304.76 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1304.76 CPU=0:00:04.3 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:05:07 mem=1304.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:05:07 mem=1304.8M ***
Restoring Auto Hold Views:  core_adapter_av
Restoring Active Hold Views:  core_adapter_av 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: core_adapter_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av
Hold  views included:
 core_adapter_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.565  |  1.565  |  8.162  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |  4448   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 912.3M, totSessionCpu=0:05:09 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 core_adapter_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1318.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 94796 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=94796 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=28160  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 28160 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28160 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.49% V. EstWL: 2.973474e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       236( 0.69%)         7( 0.02%)         1( 0.00%)   ( 0.71%) 
[NR-eGR]  metal3  (3)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)       146( 0.42%)         0( 0.00%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  metal5  (5)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              397( 0.14%)         7( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1339.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.36 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 999.4M, totSessionCpu=0:05:09 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 31384
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:11.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 
Hold  views included:
 core_adapter_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.565  |  1.565  |  8.162  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4448   |  4449   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |  4448   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 999.4M, totSessionCpu=0:05:16 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/core_adapter.postcts.v
Writing Netlist "results/verilog/core_adapter.postcts.v" ...
<CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
#% Begin save design ... (date=04/20 13:10:55, mem=999.4M)
% Begin Save ccopt configuration ... (date=04/20 13:10:55, mem=999.4M)
% End Save ccopt configuration ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.6M, current mem=999.6M)
% Begin Save clock tree specification data ... (date=04/20 13:10:55, mem=999.6M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.4M, current mem=1000.4M)
% Begin Save netlist data ... (date=04/20 13:10:55, mem=1000.4M)
Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.8M, current mem=1000.8M)
Saving congestion map file ./DBS/07-postCtsOpt.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:10:55, mem=1001.1M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
% Begin Save clock tree data ... (date=04/20 13:10:55, mem=1001.1M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat/core_adapter.ctstch' ...
% End Save clock tree data ... (date=04/20 13:10:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
Saving preference file ./DBS/07-postCtsOpt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:10:56, mem=1001.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:10:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:10:56, mem=1001.1M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:10:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.3M, current mem=1001.3M)
% Begin Save routing data ... (date=04/20 13:10:56, mem=1001.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1319.6M) ***
% End Save routing data ... (date=04/20 13:10:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=1002.3M, current mem=1002.3M)
Saving property file ./DBS/07-postCtsOpt.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1319.6M) ***
% Begin Save power constraints data ... (date=04/20 13:10:56, mem=1002.3M)
% End Save power constraints data ... (date=04/20 13:10:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.3M, current mem=1002.3M)
Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat/core_adapter.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 07-postCtsOpt.enc.dat
#% End save design ... (date=04/20 13:10:56, total cpu=0:00:01.0, real=0:00:01.0, peak res=1002.3M, current mem=913.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1248.4M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1340.6M)
Extracted 20.0005% (CPU Time= 0:00:00.6  MEM= 1340.6M)
Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 1364.6M)
Extracted 40.0004% (CPU Time= 0:00:01.0  MEM= 1364.6M)
Extracted 50.0006% (CPU Time= 0:00:01.1  MEM= 1364.6M)
Extracted 60.0006% (CPU Time= 0:00:01.3  MEM= 1364.6M)
Extracted 70.0005% (CPU Time= 0:00:01.5  MEM= 1364.6M)
Extracted 80.0004% (CPU Time= 0:00:01.8  MEM= 1364.6M)
Extracted 90.0004% (CPU Time= 0:00:02.0  MEM= 1368.6M)
Extracted 100% (CPU Time= 0:00:03.2  MEM= 1368.6M)
Number of Extracted Resistors     : 591531
Number of Extracted Ground Cap.   : 616046
Number of Extracted Coupling Cap. : 1446870
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1328.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.4  Real Time: 0:00:05.0  MEM: 1328.625M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1234.39)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 31384
End delay calculation. (MEM=1298.61 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1298.61 CPU=0:00:04.0 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:05:27 mem=1298.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.215  |  0.000  |  0.215  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
Total CPU time: 6.0 sec
Total Real time: 6.0 sec
Total Memory Usage: 1249.050781 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1236.38)
Total number of fetched objects 31384
End delay calculation. (MEM=1300.61 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1300.61 CPU=0:00:03.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:05:33 mem=1300.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.501  |  8.100  |  1.501  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.501  |  8.100  |  1.501  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
Total CPU time: 6.52 sec
Total Real time: 7.0 sec
Total Memory Usage: 1249.050781 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
<CMD> setAttribute -net clk -avoid_detour true
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
<CMD> setNanoRouteMode -quiet -drouteFixAntenna false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=04/20 13:11:15, mem=960.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteFixAntenna false
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeInsertAntennaDiode false
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 10
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Apr 20 13:11:15 2021
#
#Generating timing data, please wait...
#28160 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 31384
End delay calculation. (MEM=1310.8 CPU=0:00:03.4 REAL=0:00:03.0)
#Current view: core_adapter_av 
core_adapter
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 872.78 (MB), peak = 1709.78 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#Start reading timing information from file .timing_file_13638.tif.gz ...
#Read in timing information for 101 ports, 25201 instances from timing file .timing_file_13638.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Tue Apr 20 13:11:25 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 191 nets.
#Voltage range [0.950 - 0.950] has 11 nets.
#Voltage range [0.000 - 0.950] has 28334 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 898.60 (MB), peak = 1709.78 (MB)
#Merging special wires...
#
#Finished routing data preparation on Tue Apr 20 13:11:26 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.86 (MB)
#Total memory = 899.67 (MB)
#Peak memory = 1709.78 (MB)
#
#
#Start global routing on Tue Apr 20 13:11:26 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr 20 13:11:26 2021
#
#Start routing resource analysis on Tue Apr 20 13:11:26 2021
#
#Routing resource analysis is done on Tue Apr 20 13:11:26 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1857           0       15376    86.78%
#  metal2         V        1368           0       15376     0.00%
#  metal3         H        1857           0       15376     0.00%
#  metal4         V         928           0       15376     0.00%
#  metal5         H         928           0       15376     0.00%
#  metal6         V         531         397       15376     1.57%
#  metal7         H         145         164       15376    32.59%
#  metal8         V         309           0       15376     0.00%
#  metal9         H         124           0       15376     0.00%
#  metal10        V         124           0       15376     0.00%
#  --------------------------------------------------------------
#  Total                   8171       9.57%      153760    12.09%
#
#
#
#
#Global routing data preparation is done on Tue Apr 20 13:11:26 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.43 (MB), peak = 1709.78 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.69 (MB), peak = 1709.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 920.91 (MB), peak = 1709.78 (MB)
#
#start global routing iteration 2...
#Initial_route: 2.26429
#Reroute: 16.89841
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1014.17 (MB), peak = 1709.78 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1014.55 (MB), peak = 1709.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 376 (skipped).
#Total number of routable nets = 28160.
#Total number of nets in the design = 28536.
#
#28160 routable nets have only global wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            2           28158  
#------------------------------------------
#        Total            2           28158  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            2           28158  
#------------------------------------------
#        Total            2           28158  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      294(1.91%)     27(0.18%)      4(0.03%)   (2.11%)
#  metal3       70(0.46%)      0(0.00%)      0(0.00%)   (0.46%)
#  metal4      186(1.21%)      0(0.00%)      0(0.00%)   (1.21%)
#  metal5       35(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
#  metal6       35(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
#  metal7        3(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  metal8        1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    624(0.45%)     27(0.02%)      4(0.00%)   (0.47%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.08% H + 0.39% V
#
#Complete Global Routing.
#Total wire length = 301648 um.
#Total half perimeter of net bounding box = 282034 um.
#Total wire length on LAYER metal1 = 1212 um.
#Total wire length on LAYER metal2 = 60750 um.
#Total wire length on LAYER metal3 = 117336 um.
#Total wire length on LAYER metal4 = 50578 um.
#Total wire length on LAYER metal5 = 33460 um.
#Total wire length on LAYER metal6 = 31162 um.
#Total wire length on LAYER metal7 = 2950 um.
#Total wire length on LAYER metal8 = 2883 um.
#Total wire length on LAYER metal9 = 993 um.
#Total wire length on LAYER metal10 = 323 um.
#Total number of vias = 180740
#Up-Via Summary (total 180740):
#           
#-----------------------
# metal1          89700
# metal2          58649
# metal3          19953
# metal4           6737
# metal5           4551
# metal6            579
# metal7            409
# metal8            126
# metal9             36
#-----------------------
#                180740 
#
#Max overcon = 5 tracks.
#Total overcon = 0.47%.
#Worst layer Gcell overcon rate = 1.21%.
#
#Global routing statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 115.02 (MB)
#Total memory = 1014.77 (MB)
#Peak memory = 1709.78 (MB)
#
#Finished global routing on Tue Apr 20 13:11:54 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.54 (MB), peak = 1709.78 (MB)
#Start Track Assignment.
#Done with 42342 horizontal wires in 1 hboxes and 38161 vertical wires in 1 hboxes.
#Done with 10136 horizontal wires in 1 hboxes and 7697 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1214.44 	  0.07%  	  0.00% 	  0.00%
# metal2     60245.01 	  0.13%  	  0.00% 	  0.00%
# metal3    115766.15 	  0.12%  	  0.00% 	  0.00%
# metal4     50534.08 	  0.17%  	  0.00% 	  0.00%
# metal5     33463.47 	  0.14%  	  0.00% 	  0.00%
# metal6     31199.50 	  0.06%  	  0.00% 	  0.00%
# metal7      3014.11 	  0.01%  	  0.00% 	  0.00%
# metal8      2935.62 	  0.05%  	  0.00% 	  0.00%
# metal9      1033.48 	  0.00%  	  0.00% 	  0.00%
# metal10      337.84 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      299743.70  	  0.12% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 320289 um.
#Total half perimeter of net bounding box = 282034 um.
#Total wire length on LAYER metal1 = 15411 um.
#Total wire length on LAYER metal2 = 59971 um.
#Total wire length on LAYER metal3 = 122221 um.
#Total wire length on LAYER metal4 = 50534 um.
#Total wire length on LAYER metal5 = 33686 um.
#Total wire length on LAYER metal6 = 31286 um.
#Total wire length on LAYER metal7 = 2971 um.
#Total wire length on LAYER metal8 = 2889 um.
#Total wire length on LAYER metal9 = 993 um.
#Total wire length on LAYER metal10 = 327 um.
#Total number of vias = 180740
#Up-Via Summary (total 180740):
#           
#-----------------------
# metal1          89700
# metal2          58649
# metal3          19953
# metal4           6737
# metal5           4551
# metal6            579
# metal7            409
# metal8            126
# metal9             36
#-----------------------
#                180740 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 979.92 (MB), peak = 1709.78 (MB)
#
#number of short segments in preferred routing layers
#	metal2    metal3    metal4    metal5    metal6    Total 
#	2282      1170      3         2         1         3458      
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 91.88 (MB)
#Total memory = 980.66 (MB)
#Peak memory = 1709.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        2        3
#	Totals        1        2        3
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1062.86 (MB), peak = 1709.78 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.83 (MB), peak = 1709.78 (MB)
#Complete Detail Routing.
#Total wire length = 312520 um.
#Total half perimeter of net bounding box = 282034 um.
#Total wire length on LAYER metal1 = 7590 um.
#Total wire length on LAYER metal2 = 85037 um.
#Total wire length on LAYER metal3 = 118090 um.
#Total wire length on LAYER metal4 = 43561 um.
#Total wire length on LAYER metal5 = 28230 um.
#Total wire length on LAYER metal6 = 24628 um.
#Total wire length on LAYER metal7 = 2372 um.
#Total wire length on LAYER metal8 = 2079 um.
#Total wire length on LAYER metal9 = 748 um.
#Total wire length on LAYER metal10 = 186 um.
#Total number of vias = 209651
#Up-Via Summary (total 209651):
#           
#-----------------------
# metal1          95123
# metal2          87148
# metal3          19039
# metal4           4796
# metal5           2741
# metal6            410
# metal7            278
# metal8             90
# metal9             26
#-----------------------
#                209651 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -30.59 (MB)
#Total memory = 950.22 (MB)
#Peak memory = 1709.78 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -30.59 (MB)
#Total memory = 950.22 (MB)
#Peak memory = 1709.78 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:49
#Elapsed time = 00:01:49
#Increased memory = -38.32 (MB)
#Total memory = 922.54 (MB)
#Peak memory = 1709.78 (MB)
#Number of warnings = 38
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 20 13:13:04 2021
#
#% End globalDetailRoute (date=04/20 13:13:04, total cpu=0:01:49, real=0:01:49, peak res=1062.8M, current mem=922.3M)
<CMD> saveNetlist results/verilog/core_adapter.route.v
Writing Netlist "results/verilog/core_adapter.route.v" ...
<CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
#% Begin save design ... (date=04/20 13:13:04, mem=922.4M)
% Begin Save ccopt configuration ... (date=04/20 13:13:04, mem=922.4M)
% End Save ccopt configuration ... (date=04/20 13:13:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.6M, current mem=922.6M)
% Begin Save clock tree specification data ... (date=04/20 13:13:04, mem=922.6M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 13:13:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=923.5M, current mem=923.5M)
% Begin Save netlist data ... (date=04/20 13:13:04, mem=923.5M)
Writing Binary DB to ./DBS/08-route.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:13:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=925.1M, current mem=925.1M)
Saving congestion map file ./DBS/08-route.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:13:05, mem=925.8M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.8M, current mem=925.8M)
% Begin Save clock tree data ... (date=04/20 13:13:05, mem=932.4M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/08-route.enc.dat/core_adapter.ctstch' ...
% End Save clock tree data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.4M, current mem=932.4M)
Saving preference file ./DBS/08-route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:13:05, mem=932.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:13:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=932.4M, current mem=932.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:13:05, mem=932.4M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.8M, current mem=932.8M)
% Begin Save routing data ... (date=04/20 13:13:05, mem=932.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1264.7M) ***
% End Save routing data ... (date=04/20 13:13:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=933.1M, current mem=933.1M)
Saving property file ./DBS/08-route.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1264.7M) ***
#Saving pin access data to file ./DBS/08-route.enc.dat/core_adapter.apa ...
#
% Begin Save power constraints data ... (date=04/20 13:13:05, mem=933.1M)
% End Save power constraints data ... (date=04/20 13:13:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=933.1M, current mem=933.1M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 08-route.enc.dat
#% End save design ... (date=04/20 13:13:06, total cpu=0:00:01.1, real=0:00:02.0, peak res=933.1M, current mem=928.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=25201 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1256.7M)
Extracted 10.0009% (CPU Time= 0:00:00.7  MEM= 1372.9M)
Extracted 20.0008% (CPU Time= 0:00:00.9  MEM= 1372.9M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1372.9M)
Extracted 40.0006% (CPU Time= 0:00:01.1  MEM= 1372.9M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1372.9M)
Extracted 60.0009% (CPU Time= 0:00:01.3  MEM= 1372.9M)
Extracted 70.0008% (CPU Time= 0:00:01.5  MEM= 1372.9M)
Extracted 80.0007% (CPU Time= 0:00:01.7  MEM= 1376.9M)
Extracted 90.0006% (CPU Time= 0:00:01.9  MEM= 1376.9M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1377.9M)
Number of Extracted Resistors     : 413394
Number of Extracted Ground Cap.   : 440866
Number of Extracted Coupling Cap. : 1245474
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1337.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1337.863M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1275.34)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 31384
End delay calculation. (MEM=1339.49 CPU=0:00:03.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1339.49 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:07:36 mem=1339.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.215  |  0.000  |  0.215  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
Total CPU time: 6.24 sec
Total Real time: 6.0 sec
Total Memory Usage: 1295.792969 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1281.18)
Total number of fetched objects 31384
End delay calculation. (MEM=1345.34 CPU=0:00:03.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1345.34 CPU=0:00:03.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:07:42 mem=1345.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.602  |  8.176  |  1.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.602  |  8.176  |  1.602  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
Total CPU time: 6.97 sec
Total Real time: 7.0 sec
Total Memory Usage: 1293.777344 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
<CMD> summaryReport -outfile results/summary/08-route.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-route.rpt.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 26 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 164 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 953 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 3043 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 23534 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 27720 filler insts added - prefix FILL (CPU: 0:00:01.2).
For 27720 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 4.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:03.7  MEM: 112.3M)


Info: fillNotch is completed.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 20 13:13:30 2021

Design Name: core_adapter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (259.9200, 259.9800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 13:13:30 **** Processed 5000 nets.
**** 13:13:30 **** Processed 10000 nets.
**** 13:13:30 **** Processed 15000 nets.
**** 13:13:30 **** Processed 20000 nets.
**** 13:13:30 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 20 13:13:32 2021
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.0  MEM: -0.094M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 1406.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:06.8  MEM: -0.4M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=52921 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1304.8M)
Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1421.0M)
Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1421.0M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1421.0M)
Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1421.0M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1421.0M)
Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 1421.0M)
Extracted 70.0008% (CPU Time= 0:00:01.6  MEM= 1421.0M)
Extracted 80.0007% (CPU Time= 0:00:01.8  MEM= 1425.0M)
Extracted 90.0006% (CPU Time= 0:00:02.0  MEM= 1425.0M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1425.0M)
Number of Extracted Resistors     : 413394
Number of Extracted Ground Cap.   : 440866
Number of Extracted Coupling Cap. : 1245474
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1385.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:05.0  MEM: 1384.977M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1289.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 31384
End delay calculation. (MEM=1353.58 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1353.58 CPU=0:00:04.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:08:10 mem=1353.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  0.215  |  0.000  |  0.215  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4448   |    0    |  4448   |
+--------------------+---------+---------+---------+

Density: 80.027%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
Total CPU time: 7.5 sec
Total Real time: 7.0 sec
Total Memory Usage: 1304.019531 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1291.42)
Total number of fetched objects 31384
End delay calculation. (MEM=1355.58 CPU=0:00:03.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1355.58 CPU=0:00:03.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:08:18 mem=1355.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 core_adapter_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.602  |  8.176  |  1.602  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+
|core_adapter_av     |  1.602  |  8.176  |  1.602  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |  4449   |  4449   |  4448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.027%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
Total CPU time: 8.27 sec
Total Real time: 9.0 sec
Total Memory Usage: 1304.019531 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/core_adapter.def
Writing DEF file 'results/core_adapter.def', current time is Tue Apr 20 13:14:00 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/core_adapter.def' is written, current time is Tue Apr 20 13:14:01 2021 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/core_adapter.phys.v
Writing Netlist "results/verilog/core_adapter.phys.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell results/verilog/core_adapter.final.v
Writing Netlist "results/verilog/core_adapter.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'core_adapter' of instances=52921 and nets=28536 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core_adapter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/core_adapter_13638_Alqv8J.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1300.0M)
Extracted 10.0009% (CPU Time= 0:00:00.8  MEM= 1416.2M)
Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 1416.2M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1416.2M)
Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1416.2M)
Extracted 50.001% (CPU Time= 0:00:01.6  MEM= 1416.2M)
Extracted 60.0009% (CPU Time= 0:00:01.7  MEM= 1416.2M)
Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1416.2M)
Extracted 80.0007% (CPU Time= 0:00:02.1  MEM= 1420.2M)
Extracted 90.0006% (CPU Time= 0:00:02.3  MEM= 1420.2M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 1420.2M)
Number of Extracted Resistors     : 413394
Number of Extracted Ground Cap.   : 440866
Number of Extracted Coupling Cap. : 1245474
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1380.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.6  Real Time: 0:00:04.0  MEM: 1380.203M)
<CMD> rcOut -spef results/core_adapter.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 1365.7M)
<CMD> saveDesign DBS/core_adapter.final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/20 13:14:06, mem=1085.3M)
% Begin Save ccopt configuration ... (date=04/20 13:14:06, mem=1085.3M)
% End Save ccopt configuration ... (date=04/20 13:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1085.3M, current mem=1085.3M)
% Begin Save clock tree specification data ... (date=04/20 13:14:06, mem=1085.3M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 13:14:07, total cpu=0:00:00.2, real=0:00:01.0, peak res=1086.1M, current mem=1086.1M)
% Begin Save netlist data ... (date=04/20 13:14:07, mem=1086.1M)
Writing Binary DB to DBS/core_adapter.final.enc.dat/core_adapter.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 13:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
Saving congestion map file DBS/core_adapter.final.enc.dat/core_adapter.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 13:14:07, mem=1087.3M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 13:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
% Begin Save clock tree data ... (date=04/20 13:14:07, mem=1087.3M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/core_adapter.final.enc.dat/core_adapter.ctstch' ...
% End Save clock tree data ... (date=04/20 13:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
Saving preference file DBS/core_adapter.final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 13:14:07, mem=1087.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 13:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 13:14:07, mem=1087.3M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 13:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
% Begin Save routing data ... (date=04/20 13:14:07, mem=1087.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1365.7M) ***
% End Save routing data ... (date=04/20 13:14:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
Saving property file DBS/core_adapter.final.enc.dat/core_adapter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1365.7M) ***
#Saving pin access data to file DBS/core_adapter.final.enc.dat/core_adapter.apa ...
#
% Begin Save power constraints data ... (date=04/20 13:14:08, mem=1087.3M)
% End Save power constraints data ... (date=04/20 13:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design core_adapter.final.enc.dat
#% End save design ... (date=04/20 13:14:08, total cpu=0:00:01.1, real=0:00:02.0, peak res=1087.3M, current mem=942.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/09-finishing.rpt
Start to collect the design information.
Build netlist information for Cell core_adapter.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/09-finishing.rpt.
<CMD> set_analysis_view -setup {core_adapter_av} -hold {core_adapter_av}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: core_adapter_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/.mmmcaRjU1L/modes/core_adapter_cm/core_adapter_cm.sdc' ...
Current (total cpu=0:08:28, real=0:09:07, peak res=1709.8M, current mem=901.7M)
core_adapter
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=909.7M, current mem=909.7M)
Current (total cpu=0:08:28, real=0:09:08, peak res=1709.8M, current mem=909.7M)
Reading latency file '/tmp/innovus_temp_13638_ensc-esil-03_escmc38_0YEsia/.mmmcaRjU1L/views/core_adapter_av/latency.sdc' ...
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> do_extract_model results/${TOP}_slow.lib -view core_adapter_av
AAE DB initialization (MEM=1255.16 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1270.8)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 31384
End delay calculation. (MEM=1338.1 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1326.56 CPU=0:00:05.4 REAL=0:00:06.0)
TAMODEL Cpu User Time =    3.6 sec
TAMODEL Memory Usage  =   19.1 MB
<CMD> report_area > results/post_PR_area.rpt
<CMD> checkFPlan -reportUtil > results/post_PR_FPlan.rpt
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 99.719888
Effective Utilizations
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 234248 sites (62310 um^2) / alloc_area 234248 sites (62310 um^2).
Pin Density = 0.4044.
            = total # of pins 94737 / total area 234248.
<CMD> report_power > results/post_PR_power.rpt

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.95V	    VDD
Using Power View: core_adapter_av.
#################################################################################
# Design Stage: PostRoute
# Design Name: core_adapter
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1337.57)
Total number of fetched objects 31384
End delay calculation. (MEM=1354.03 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1354.03 CPU=0:00:03.5 REAL=0:00:03.0)

Begin Power Analysis

    0.00V	    VSS
    0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1036.42MB/2113.56MB/1706.46MB)

Begin Processing Timing Window Data for Power Calculation

CLK(62.5MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1038.03MB/2113.56MB/1706.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1038.08MB/2113.56MB/1706.46MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT)
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 10%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 20%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 30%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 40%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 50%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 60%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 70%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 80%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 90%

Finished Levelizing
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT)

Starting Activity Propagation
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 10%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 20%
2021-Apr-20 13:14:38 (2021-Apr-20 20:14:38 GMT): 30%

Finished Activity Propagation
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1040.54MB/2113.56MB/1706.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT)
 ... Calculating switching power
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT): 10%
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT): 20%
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT): 30%
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT): 40%
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT): 50%
 ... Calculating internal and leakage power
2021-Apr-20 13:14:39 (2021-Apr-20 20:14:39 GMT): 60%
2021-Apr-20 13:14:40 (2021-Apr-20 20:14:40 GMT): 70%
2021-Apr-20 13:14:40 (2021-Apr-20 20:14:40 GMT): 80%
2021-Apr-20 13:14:41 (2021-Apr-20 20:14:41 GMT): 90%

Finished Calculating power
2021-Apr-20 13:14:41 (2021-Apr-20 20:14:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1040.92MB/2113.56MB/1706.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1040.93MB/2113.56MB/1706.46MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1040.94MB/2113.56MB/1706.46MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Apr-20 13:14:41 (2021-Apr-20 20:14:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core_adapter
*
*	Liberty Libraries used:
*	        core_adapter_av: /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        2.25199557 	   55.4784%
Total Switching Power:       1.16018243 	   28.5814%
Total Leakage Power:         0.64704895 	   15.9402%
Total Power:                 4.05922695
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          1.23      0.1778      0.2418       1.649       40.63
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.022      0.9824      0.4053        2.41       59.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              2.252        1.16       0.647       4.059         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95      2.252        1.16       0.647       4.059         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: my_fpu_double/i_fpu_mul/mult_215/U236 (AOI21_X2):          0.00184
*              Highest Leakage Power: my_fpu_double/i_fpu_mul/mul_a_reg[8] (DFF_X2):         8.07e-05
*                Total Cap:      1.37277e-10 F
*                Total instances in design: 25201
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1043.69MB/2113.56MB/1706.46MB)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr 20 13:23:53 2021
  Total CPU time:     0:09:32
  Total real time:    0:18:53
  Peak memory (main): 1706.46MB


*** Memory Usage v#1 (Current mem = 1319.824M, initial mem = 251.488M) ***
*** Message Summary: 79 warning(s), 27 error(s)

--- Ending "Innovus" (totcpu=0:09:15, real=0:18:52, mem=1319.8M) ---
