// Seed: 670088296
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4
    , id_6,
    input id_5
);
  reg id_7;
  always begin
    id_2 <= #1 id_7;
  end
endmodule
