;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 3, @20
	JMN @712, #300
	SUB <121, @103
	DJN -1, @-20
	MOV -1, <-20
	JMP -507, @121
	SUB @13, 0
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 106
	DJN -71, @-30
	SPL 0, <501
	SUB @0, @401
	ADD 210, 60
	MOV -1, <-20
	JMN -1, @-20
	JMZ <-29, 0
	MOV -1, <-20
	SUB <121, @103
	JMP -71, @-30
	MOV -1, -20
	MOV -1, <-20
	SUB #2, @10
	SUB @121, 106
	SUB <121, @103
	MOV -1, <-20
	SUB @0, @2
	SUB @121, 106
	SUB #72, 210
	SUB @121, 106
	SUB <121, @103
	ADD 210, 60
	ADD @121, 106
	SUB @121, 106
	SPL 0, <501
	SUB <121, @103
	SUB <121, @103
	SUB <121, @103
	SPL 0, <501
	ADD @121, 103
	MOV -1, <-20
	JMZ <-29, 0
	MOV -7, <-20
	JMZ <-29, 0
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
