/*
 * Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 */

#include <zephyr/init.h>
#include <zephyr/arch/arm/mmu/arm_mmu.h>
#include <zephyr/kernel.h>

#define MMU_REGION_FLEXCOM_DEFN(idx, n)								\
		COND_CODE_1(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(flx##n)),			\
			(MMU_REGION_FLAT_ENTRY("flexcom"#n, FLEXCOM##n##_BASE_ADDRESS, 0x4000,	\
					       MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),),	\
			())

#define MMU_REGION_MCAN_DEFN(idx, n)								\
		IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(mcan##n)),			\
			   (MMU_REGION_FLAT_ENTRY("mcan"#n, MCAN##n##_BASE_ADDRESS, 0x4000,	\
						  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

#define MMU_REGION_XDMAC_DEFN(idx, n)								\
		IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dma##n)),			\
			   (MMU_REGION_FLAT_ENTRY("xdmac"#n, XDMAC##n##_BASE_ADDRESS, 0x4000,	\
						  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

static const struct arm_mmu_region mmu_regions[] = {
	MMU_REGION_FLAT_ENTRY("vectors", CONFIG_KERNEL_VM_BASE, 0x1000,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_X),

	IF_ENABLED(DT_HAS_COMPAT_STATUS_OKAY(atmel_sam_can),
		   (MMU_REGION_FLAT_ENTRY("sram", IRAM_ADDR, IRAM_SIZE,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	IF_ENABLED(DT_HAS_COMPAT_STATUS_OKAY(atmel_sam_can),
		   (MMU_REGION_FLAT_ENTRY("sfr", SFR_BASE_ADDRESS, 0x2050,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	FOR_EACH_IDX(MMU_REGION_FLEXCOM_DEFN, (), 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11)

	MMU_REGION_FLAT_ENTRY("gic", GIC_DISTRIBUTOR_BASE, 0x1100,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(gmac0)),
		   (MMU_REGION_FLAT_ENTRY("gmac0", GMAC0_BASE_ADDRESS, 0x4000,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(gmac1)),
		   (MMU_REGION_FLAT_ENTRY("gmac1", GMAC1_BASE_ADDRESS, 0x4000,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	FOR_EACH_IDX(MMU_REGION_MCAN_DEFN, (), 0, 1, 2, 3, 4, 5)

	MMU_REGION_FLAT_ENTRY("pioa", PIO_BASE_ADDRESS, 0x4000,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	MMU_REGION_FLAT_ENTRY("pit64b0", PIT64B0_BASE_ADDRESS, 0x4000,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	MMU_REGION_FLAT_ENTRY("pmc", PMC_BASE_ADDRESS, 0x200,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	IF_ENABLED(DT_HAS_COMPAT_STATUS_OKAY(atmel_sam_pwm),
		   (MMU_REGION_FLAT_ENTRY("pwm", PWM_BASE_ADDRESS, 0x500,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	MMU_REGION_FLAT_ENTRY("sckc", SCKC_BASE_ADDRESS, 0x4,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	MMU_REGION_FLAT_ENTRY("sdmmc0", SDMMC0_BASE_ADDRESS, 0x4000,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	MMU_REGION_FLAT_ENTRY("sdmmc1", SDMMC1_BASE_ADDRESS, 0x4000,
			      MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),

	IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(sha)),
		   (MMU_REGION_FLAT_ENTRY("sha", SHA_BASE_ADDRESS, 0x100,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(trng)),
		   (MMU_REGION_FLAT_ENTRY("trng", TRNG_BASE_ADDRESS, 0x100,
					  MT_STRONGLY_ORDERED | MPERM_R | MPERM_W),))

	FOR_EACH_IDX(MMU_REGION_XDMAC_DEFN, (), 0, 1, 2)

};

const struct arm_mmu_config mmu_config = {
	.num_regions = ARRAY_SIZE(mmu_regions),
	.mmu_regions = mmu_regions,
};

void relocate_vector_table(void)
{
	write_vbar(CONFIG_KERNEL_VM_BASE);
}

#define MCAN_CLK_INIT_DEFN(idx, n)								\
		IF_ENABLED(DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(mcan##n)),			\
			   (PMC_REGS->PMC_PCR = PMC_PCR_PID(ID_MCAN##n);			\
			    PMC_REGS->PMC_PCR = (PMC_REGS->PMC_PCR & PMC_PCR_MCKID_Msk) |	\
						PMC_PCR_CMD_Msk |				\
						PMC_PCR_GCLKEN_Msk | PMC_PCR_EN_Msk |		\
						PMC_PCR_GCLKDIV(4) | PMC_PCR_GCLKCSS_SYSPLL |	\
						PMC_PCR_PID(ID_MCAN##n);))

void soc_early_init_hook(void)
{
	/* Enable Generic clock for PIT64B0 for system tick */
	PMC_REGS->PMC_PCR = PMC_PCR_CMD(1) | PMC_PCR_GCLKEN(1) | PMC_PCR_EN(1) |
			    PMC_PCR_GCLKDIV(40 - 1) | PMC_PCR_GCLKCSS_SYSPLL |
			    PMC_PCR_PID(ID_PIT64B0);

	/* Enable generic clock for MCANx, frequency SYSPLL / (4 + 1) = 80MHz */
	FOR_EACH_IDX(MCAN_CLK_INIT_DEFN, (), 0, 1, 2, 3, 4, 5)

	/* Enable Generic clock for SDMMC0, frequency is 200MHz */
	PMC_REGS->PMC_PCR = PMC_PCR_CMD(1) | PMC_PCR_GCLKEN(1) | PMC_PCR_EN(1) |
			    PMC_PCR_GCLKDIV(2 - 1) | PMC_PCR_GCLKCSS_SYSPLL |
			    PMC_PCR_PID(ID_SDMMC0);

	/* Enable Generic clock for SDMMC1, frequency is 200MHz */
	PMC_REGS->PMC_PCR = PMC_PCR_CMD(1) | PMC_PCR_GCLKEN(1) | PMC_PCR_EN(1) |
			    PMC_PCR_GCLKDIV(2 - 1) | PMC_PCR_GCLKCSS_SYSPLL |
			    PMC_PCR_PID(ID_SDMMC1);

	/* config ETHPLL to 625 MHz, 24 * (0x19 + 1 + 0x2aaab / 2^22) = 625 */
	if (DT_HAS_COMPAT_STATUS_OKAY(atmel_sam_gmac)) {
		PMC_REGS->PMC_PLL_UPDT = PMC_PLL_UPDT_ID(PLL_ID_ETHPLL);
		PMC_REGS->PMC_PLL_CTRL1 = PMC_PLL_CTRL1_MUL(0x19) |
					  PMC_PLL_CTRL1_FRACR(0x2aaab);
		PMC_REGS->PMC_PLL_UPDT |= PMC_PLL_UPDT_UPDATE_Msk;
		PMC_REGS->PMC_PLL_CTRL0 = PMC_PLL_CTRL0_ENLOCK_Msk |
					  PMC_PLL_CTRL0_ENPLLCK_Msk |
					  PMC_PLL_CTRL0_ENPLL_Msk;
		PMC_REGS->PMC_PLL_UPDT |= PMC_PLL_UPDT_UPDATE_Msk;
		while ((PMC_REGS->PMC_PLL_ISR0 & BIT(PLL_ID_ETHPLL)) == 0) {
		}
	}

	/* Enable generic clock for GMAC0, frequency ETHPLL / (4 + 1) = 125MHz */
	if (DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(gmac0))) {
		PMC_REGS->PMC_PCR = PMC_PCR_PID(ID_GMAC0);
		PMC_REGS->PMC_PCR = PMC_PCR_CMD_Msk | PMC_PCR_GCLKEN_Msk | PMC_PCR_EN_Msk |
				    PMC_PCR_GCLKDIV(4) | PMC_PCR_MCKID(1) |
				    PMC_PCR_GCLKCSS_ETHPLL | PMC_PCR_PID(ID_GMAC0);
	}

	/* Enable generic clock for GMAC1, frequency ETHPLL / (4 + 1) = 125MHz */
	if (DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(gmac1))) {
		PMC_REGS->PMC_PCR = PMC_PCR_PID(ID_GMAC1);
		PMC_REGS->PMC_PCR = PMC_PCR_CMD_Msk | PMC_PCR_GCLKEN_Msk | PMC_PCR_EN_Msk |
				    PMC_PCR_GCLKDIV(4) | PMC_PCR_MCKID(1) |
				    PMC_PCR_GCLKCSS_ETHPLL | PMC_PCR_PID(ID_GMAC1);
	}
}
