// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module EnqEntry_24(
  input         clock,
  input         reset,
  input         io_commonIn_flush_valid,
  input         io_commonIn_flush_bits_robIdx_flag,
  input  [7:0]  io_commonIn_flush_bits_robIdx_value,
  input         io_commonIn_flush_bits_level,
  input         io_commonIn_enq_valid,
  input         io_commonIn_enq_bits_status_robIdx_flag,
  input  [7:0]  io_commonIn_enq_bits_status_robIdx_value,
  input         io_commonIn_enq_bits_status_fuType_16,
  input         io_commonIn_enq_bits_status_fuType_17,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_0_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_0_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2,
  input         io_commonIn_enq_bits_status_srcStatus_0_useRegCache,
  input  [4:0]  io_commonIn_enq_bits_status_srcStatus_0_regCacheIdx,
  input  [11:0] io_commonIn_enq_bits_imm,
  input  [8:0]  io_commonIn_enq_bits_payload_fuOpType,
  input         io_commonIn_enq_bits_payload_rfWen,
  input  [3:0]  io_commonIn_enq_bits_payload_selImm,
  input  [7:0]  io_commonIn_enq_bits_payload_pdest,
  input         io_commonIn_enq_bits_payload_sqIdx_flag,
  input  [5:0]  io_commonIn_enq_bits_payload_sqIdx_value,
  input         io_commonIn_wakeUpFromWB_4_valid,
  input         io_commonIn_wakeUpFromWB_4_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_4_bits_pdest,
  input         io_commonIn_wakeUpFromWB_3_valid,
  input         io_commonIn_wakeUpFromWB_3_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_3_bits_pdest,
  input         io_commonIn_wakeUpFromWB_2_valid,
  input         io_commonIn_wakeUpFromWB_2_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_2_bits_pdest,
  input         io_commonIn_wakeUpFromWB_1_valid,
  input         io_commonIn_wakeUpFromWB_1_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_1_bits_pdest,
  input         io_commonIn_wakeUpFromWB_0_valid,
  input         io_commonIn_wakeUpFromWB_0_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_0_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_6_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_6_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_6_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_5_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_5_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_5_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_4_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_4_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_4_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_3_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_commonIn_wakeUpFromIQ_3_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_2_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_commonIn_wakeUpFromIQ_2_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_1_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_1_bits_is0Lat,
  input  [4:0]  io_commonIn_wakeUpFromIQ_1_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_0_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_0_bits_is0Lat,
  input  [4:0]  io_commonIn_wakeUpFromIQ_0_bits_rcDest,
  input         io_commonIn_og0Cancel_0,
  input         io_commonIn_og0Cancel_2,
  input         io_commonIn_og0Cancel_4,
  input         io_commonIn_og0Cancel_6,
  input         io_commonIn_ldCancel_0_ld2Cancel,
  input         io_commonIn_ldCancel_1_ld2Cancel,
  input         io_commonIn_ldCancel_2_ld2Cancel,
  input         io_commonIn_deqSel,
  input         io_commonIn_issueResp_valid,
  input  [1:0]  io_commonIn_issueResp_bits_resp,
  input         io_commonIn_transSel,
  input         io_enqDelayIn1_wakeUpFromWB_4_valid,
  input         io_enqDelayIn1_wakeUpFromWB_4_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_4_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_3_valid,
  input         io_enqDelayIn1_wakeUpFromWB_3_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_3_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_2_valid,
  input         io_enqDelayIn1_wakeUpFromWB_2_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_2_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_1_valid,
  input         io_enqDelayIn1_wakeUpFromWB_1_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_1_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_0_valid,
  input         io_enqDelayIn1_wakeUpFromWB_0_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_0_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_6_bits_pdest,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_5_bits_pdest,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_4_bits_pdest,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_1_bits_is0Lat,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_0,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_1,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_2,
  input         io_enqDelayIn1_og0Cancel_0,
  input         io_enqDelayIn1_og0Cancel_2,
  input         io_enqDelayIn1_og0Cancel_4,
  input         io_enqDelayIn1_og0Cancel_6,
  input         io_enqDelayIn1_ldCancel_0_ld2Cancel,
  input         io_enqDelayIn1_ldCancel_1_ld2Cancel,
  input         io_enqDelayIn1_ldCancel_2_ld2Cancel,
  output        io_commonOut_valid,
  output        io_commonOut_issued,
  output        io_commonOut_canIssue,
  output [34:0] io_commonOut_fuType,
  output [3:0]  io_commonOut_dataSource_0_value,
  output        io_commonOut_srcWakeUpL1ExuOH_0_0,
  output        io_commonOut_srcWakeUpL1ExuOH_0_2,
  output        io_commonOut_srcWakeUpL1ExuOH_0_4,
  output        io_commonOut_srcWakeUpL1ExuOH_0_6,
  output        io_commonOut_srcWakeUpL1ExuOH_0_21,
  output        io_commonOut_srcWakeUpL1ExuOH_0_22,
  output        io_commonOut_srcWakeUpL1ExuOH_0_23,
  output        io_commonOut_entry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_entry_bits_status_robIdx_value,
  output        io_commonOut_entry_bits_status_fuType_16,
  output        io_commonOut_entry_bits_status_fuType_17,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_0_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2,
  output [4:0]  io_commonOut_entry_bits_status_srcStatus_0_regCacheIdx,
  output [11:0] io_commonOut_entry_bits_imm,
  output [8:0]  io_commonOut_entry_bits_payload_fuOpType,
  output        io_commonOut_entry_bits_payload_rfWen,
  output [3:0]  io_commonOut_entry_bits_payload_selImm,
  output [7:0]  io_commonOut_entry_bits_payload_pdest,
  output        io_commonOut_entry_bits_payload_sqIdx_flag,
  output [5:0]  io_commonOut_entry_bits_payload_sqIdx_value,
  output        io_commonOut_cancelBypass,
  output [1:0]  io_commonOut_issueTimerRead,
  output        io_commonOut_transEntry_valid,
  output        io_commonOut_transEntry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_transEntry_bits_status_robIdx_value,
  output        io_commonOut_transEntry_bits_status_fuType_16,
  output        io_commonOut_transEntry_bits_status_fuType_17,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_0_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_0,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_2,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_4,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_6,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_21,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_22,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_23,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_useRegCache,
  output [4:0]  io_commonOut_transEntry_bits_status_srcStatus_0_regCacheIdx,
  output        io_commonOut_transEntry_bits_status_issued,
  output [1:0]  io_commonOut_transEntry_bits_status_issueTimer,
  output [11:0] io_commonOut_transEntry_bits_imm,
  output [8:0]  io_commonOut_transEntry_bits_payload_fuOpType,
  output        io_commonOut_transEntry_bits_payload_rfWen,
  output [3:0]  io_commonOut_transEntry_bits_payload_selImm,
  output [7:0]  io_commonOut_transEntry_bits_payload_pdest,
  output        io_commonOut_transEntry_bits_payload_sqIdx_flag,
  output [5:0]  io_commonOut_transEntry_bits_payload_sqIdx_value
);

  wire [1:0]  currentStatus_srcStatus_0_srcLoadDependency_2;
  wire [1:0]  currentStatus_srcStatus_0_srcLoadDependency_1;
  wire [1:0]  currentStatus_srcStatus_0_srcLoadDependency_0;
  wire        currentStatus_srcStatus_0_srcState;
  wire        hasWakeupIQ_srcWakeupByIQ_0_3;
  wire        hasWakeupIQ_srcWakeupByIQ_0_2;
  wire        hasWakeupIQ_srcWakeupByIQ_0_1;
  wire        hasWakeupIQ_srcWakeupByIQ_0_0;
  wire        wakeupVec_0_6;
  wire        wakeupVec_0_5;
  wire        wakeupVec_0_4;
  wire        wakeupVec_0_3;
  wire        wakeupVec_0_2;
  wire        wakeupVec_0_1;
  wire        wakeupVec_0_0;
  reg         validReg_last_REG;
  reg         entryReg_status_robIdx_flag;
  reg  [7:0]  entryReg_status_robIdx_value;
  reg         entryReg_status_fuType_16;
  reg         entryReg_status_fuType_17;
  reg  [7:0]  entryReg_status_srcStatus_0_psrc;
  reg  [3:0]  entryReg_status_srcStatus_0_srcType;
  reg         entryReg_status_srcStatus_0_srcState;
  reg  [3:0]  entryReg_status_srcStatus_0_dataSources_value;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_0;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_1;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_2;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_0;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_2;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_4;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_6;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_21;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_22;
  reg         entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_23;
  reg         entryReg_status_srcStatus_0_useRegCache;
  reg  [4:0]  entryReg_status_srcStatus_0_regCacheIdx;
  reg         entryReg_status_issued;
  reg  [1:0]  entryReg_status_issueTimer;
  reg  [11:0] entryReg_imm;
  reg  [8:0]  entryReg_payload_fuOpType;
  reg         entryReg_payload_rfWen;
  reg  [3:0]  entryReg_payload_selImm;
  reg  [7:0]  entryReg_payload_pdest;
  reg         entryReg_payload_sqIdx_flag;
  reg  [5:0]  entryReg_payload_sqIdx_value;
  reg         enqDelayValidReg_last_REG;
  wire        common_flushed =
    io_commonIn_flush_valid
    & (io_commonIn_flush_bits_level
       & {entryReg_status_robIdx_flag,
          entryReg_status_robIdx_value} == {io_commonIn_flush_bits_robIdx_flag,
                                            io_commonIn_flush_bits_robIdx_value}
       | entryReg_status_robIdx_flag ^ io_commonIn_flush_bits_robIdx_flag
       ^ entryReg_status_robIdx_value > io_commonIn_flush_bits_robIdx_value);
  wire [6:0]  _GEN =
    {wakeupVec_0_6,
     wakeupVec_0_5,
     wakeupVec_0_4,
     hasWakeupIQ_srcWakeupByIQ_0_3,
     hasWakeupIQ_srcWakeupByIQ_0_2,
     hasWakeupIQ_srcWakeupByIQ_0_1,
     hasWakeupIQ_srcWakeupByIQ_0_0};
  wire        common_srcLoadCancelVec_0 =
    io_commonIn_ldCancel_0_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_2[1];
  wire        cancelByLd =
    common_srcLoadCancelVec_0 | wakeupVec_0_0
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_0_1
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_0_2
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_0_3
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]);
  wire [1:0]  common_srcLoadDependencyNext_0_0 =
    {currentStatus_srcStatus_0_srcLoadDependency_0[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_0_1 =
    {currentStatus_srcStatus_0_srcLoadDependency_1[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_0_2 =
    {currentStatus_srcStatus_0_srcLoadDependency_2[0], 1'h0};
  wire        enqDelayValidRegNext =
    io_commonIn_enq_valid & (~validReg_last_REG | io_commonIn_transSel);
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0};
  assign wakeupVec_0_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_0_bits_rfWen;
  assign wakeupVec_0_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_1_bits_rfWen;
  assign wakeupVec_0_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_2_bits_rfWen;
  assign wakeupVec_0_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_3_bits_rfWen;
  assign wakeupVec_0_4 =
    io_commonIn_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_4_bits_rfWen;
  assign wakeupVec_0_5 =
    io_commonIn_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_5_bits_rfWen;
  assign wakeupVec_0_6 =
    io_commonIn_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_6_bits_rfWen;
  wire        cancelSel_0 =
    io_commonIn_og0Cancel_0 & io_commonIn_wakeUpFromIQ_0_bits_is0Lat;
  wire        cancelSel_1 =
    io_commonIn_og0Cancel_2 & io_commonIn_wakeUpFromIQ_1_bits_is0Lat;
  assign hasWakeupIQ_srcWakeupByIQ_0_0 = wakeupVec_0_0 & ~cancelSel_0;
  assign hasWakeupIQ_srcWakeupByIQ_0_1 = wakeupVec_0_1 & ~cancelSel_1;
  assign hasWakeupIQ_srcWakeupByIQ_0_2 = wakeupVec_0_2 & ~io_commonIn_og0Cancel_4;
  assign hasWakeupIQ_srcWakeupByIQ_0_3 = wakeupVec_0_3 & ~io_commonIn_og0Cancel_6;
  wire        enqDelaySrcWakeUpL1ExuOH_0_21 =
    io_enqDelayIn1_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen;
  wire        enqDelaySrcWakeUpL1ExuOH_0_22 =
    io_enqDelayIn1_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen;
  wire        enqDelaySrcWakeUpL1ExuOH_0_23 =
    io_enqDelayIn1_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen;
  wire        enqDelaySrcWakeUpL1ExuOH_0_0 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen
    & ~(io_enqDelayIn1_og0Cancel_0 & io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat);
  wire        enqDelaySrcWakeUpL1ExuOH_0_2 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen
    & ~(io_enqDelayIn1_og0Cancel_2 & io_enqDelayIn1_wakeUpFromIQ_1_bits_is0Lat);
  wire        enqDelaySrcWakeUpL1ExuOH_0_4 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen
    & ~io_enqDelayIn1_og0Cancel_4;
  wire        enqDelaySrcWakeUpL1ExuOH_0_6 =
    io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen
    & ~io_enqDelayIn1_og0Cancel_6;
  wire        enqDelayOut1_srcWakeUpByIQ_0 =
    (|{enqDelaySrcWakeUpL1ExuOH_0_23,
       enqDelaySrcWakeUpL1ExuOH_0_22,
       enqDelaySrcWakeUpL1ExuOH_0_21,
       enqDelaySrcWakeUpL1ExuOH_0_6,
       enqDelaySrcWakeUpL1ExuOH_0_4,
       enqDelaySrcWakeUpL1ExuOH_0_2,
       enqDelaySrcWakeUpL1ExuOH_0_0})
    & ~(enqDelaySrcWakeUpL1ExuOH_0_0
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_0_2
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_0_4
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_0_6
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire        enqDelayOut1_srcCancelByLoad_0 =
    io_enqDelayIn1_ldCancel_0_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_0[1]
    | io_enqDelayIn1_ldCancel_1_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_1[1]
    | io_enqDelayIn1_ldCancel_2_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_2[1];
  wire        enqDelay1WakeupRC =
    (enqDelaySrcWakeUpL1ExuOH_0_0 | enqDelaySrcWakeUpL1ExuOH_0_2
     | enqDelaySrcWakeUpL1ExuOH_0_4 | enqDelaySrcWakeUpL1ExuOH_0_6
     | enqDelaySrcWakeUpL1ExuOH_0_21 | enqDelaySrcWakeUpL1ExuOH_0_22
     | enqDelaySrcWakeUpL1ExuOH_0_23) & entryReg_status_srcStatus_0_srcType[0];
  wire [4:0]  enqDelay1WakeupRCIdx =
    (enqDelaySrcWakeUpL1ExuOH_0_0 ? io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (enqDelaySrcWakeUpL1ExuOH_0_2 ? io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest : 5'h0)
    | (enqDelaySrcWakeUpL1ExuOH_0_4 ? io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest : 5'h0)
    | (enqDelaySrcWakeUpL1ExuOH_0_6 ? io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest : 5'h0)
    | (enqDelaySrcWakeUpL1ExuOH_0_21 ? io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (enqDelaySrcWakeUpL1ExuOH_0_22 ? io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (enqDelaySrcWakeUpL1ExuOH_0_23 ? io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  assign currentStatus_srcStatus_0_srcState =
    enqDelayValidReg_last_REG
      ? ~enqDelayOut1_srcCancelByLoad_0 & entryReg_status_srcStatus_0_srcState
        | io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_0_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_0_valid
        | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_1_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_1_valid
        | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_2_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_2_valid
        | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_3_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_3_valid
        | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_4_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_4_valid
        | enqDelayOut1_srcWakeUpByIQ_0
      : entryReg_status_srcStatus_0_srcState;
  wire        _GEN_0 = enqDelayValidReg_last_REG & enqDelayOut1_srcWakeUpByIQ_0;
  wire [3:0]  currentStatus_srcStatus_0_dataSources_value =
    _GEN_0 ? 4'h2 : entryReg_status_srcStatus_0_dataSources_value;
  wire        _GEN_1 =
    enqDelayValidReg_last_REG
    & (|{enqDelaySrcWakeUpL1ExuOH_0_23,
         enqDelaySrcWakeUpL1ExuOH_0_22,
         enqDelaySrcWakeUpL1ExuOH_0_21,
         enqDelaySrcWakeUpL1ExuOH_0_6,
         enqDelaySrcWakeUpL1ExuOH_0_4,
         enqDelaySrcWakeUpL1ExuOH_0_2,
         enqDelaySrcWakeUpL1ExuOH_0_0});
  assign currentStatus_srcStatus_0_srcLoadDependency_0 =
    _GEN_1
      ? (enqDelaySrcWakeUpL1ExuOH_0_0
           ? {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0}
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_2
             ? {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0}
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_4
             ? {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0}
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_6
             ? {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0}
             : 2'h0) | {1'h0, enqDelaySrcWakeUpL1ExuOH_0_21}
      : entryReg_status_srcStatus_0_srcLoadDependency_0;
  assign currentStatus_srcStatus_0_srcLoadDependency_1 =
    _GEN_1
      ? (enqDelaySrcWakeUpL1ExuOH_0_0
           ? {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0}
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_2
             ? {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0}
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_4
             ? {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0}
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_6
             ? {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0}
             : 2'h0) | {1'h0, enqDelaySrcWakeUpL1ExuOH_0_22}
      : entryReg_status_srcStatus_0_srcLoadDependency_1;
  assign currentStatus_srcStatus_0_srcLoadDependency_2 =
    _GEN_1
      ? (enqDelaySrcWakeUpL1ExuOH_0_0
           ? {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0}
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_2
             ? {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0}
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_4
             ? {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0}
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_6
             ? {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0}
             : 2'h0) | {1'h0, enqDelaySrcWakeUpL1ExuOH_0_23}
      : entryReg_status_srcStatus_0_srcLoadDependency_2;
  wire        currentStatus_srcStatus_0_useRegCache =
    enqDelayValidReg_last_REG
      ? ~enqDelayOut1_srcCancelByLoad_0
        & (enqDelay1WakeupRC
           | ~(io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
               | io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
               | io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
               | io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
               | io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
               | io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
               | io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen
               & io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx)
           & entryReg_status_srcStatus_0_useRegCache)
      : entryReg_status_srcStatus_0_useRegCache;
  wire        _GEN_2 = enqDelayValidReg_last_REG & enqDelay1WakeupRC;
  wire [4:0]  currentStatus_srcStatus_0_regCacheIdx =
    _GEN_2 ? enqDelay1WakeupRCIdx : entryReg_status_srcStatus_0_regCacheIdx;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_0 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_0
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_0;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_2 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_2
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_2;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_4 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_4
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_4;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_6 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_6
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_6;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_21 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_21
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_21;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_22 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_22
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_22;
  wire        currentStatus_srcStatus_0_srcWakeUpL1ExuOH_23 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_23
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_23;
  wire [6:0]  _wakeupByIQ_T =
    {wakeupVec_0_6,
     wakeupVec_0_5,
     wakeupVec_0_4,
     hasWakeupIQ_srcWakeupByIQ_0_3,
     hasWakeupIQ_srcWakeupByIQ_0_2,
     hasWakeupIQ_srcWakeupByIQ_0_1,
     hasWakeupIQ_srcWakeupByIQ_0_0};
  wire        entryUpdate_status_srcStatus_0_srcState =
    ~cancelByLd
    & ((|{io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[0]
            & io_commonIn_wakeUpFromWB_4_bits_rfWen & io_commonIn_wakeUpFromWB_4_valid,
          io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[0]
            & io_commonIn_wakeUpFromWB_3_bits_rfWen & io_commonIn_wakeUpFromWB_3_valid,
          io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[0]
            & io_commonIn_wakeUpFromWB_2_bits_rfWen & io_commonIn_wakeUpFromWB_2_valid,
          io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[0]
            & io_commonIn_wakeUpFromWB_1_bits_rfWen & io_commonIn_wakeUpFromWB_1_valid,
          io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[0]
            & io_commonIn_wakeUpFromWB_0_bits_rfWen & io_commonIn_wakeUpFromWB_0_valid})
       | (|_GEN) | currentStatus_srcStatus_0_srcState);
  wire        _entryUpdate_status_srcStatus_0_dataSources_value_T =
    currentStatus_srcStatus_0_dataSources_value == 4'h2;
  wire        origExuOH_0 =
    (|_GEN)
      ? hasWakeupIQ_srcWakeupByIQ_0_0
      : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_0;
  wire        origExuOH_2 =
    (|_GEN)
      ? hasWakeupIQ_srcWakeupByIQ_0_1
      : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_2;
  wire        origExuOH_4 =
    (|_GEN)
      ? hasWakeupIQ_srcWakeupByIQ_0_2
      : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_4;
  wire        origExuOH_6 =
    (|_GEN)
      ? hasWakeupIQ_srcWakeupByIQ_0_3
      : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_6;
  wire        origExuOH_21 =
    (|_GEN) ? wakeupVec_0_4 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_21;
  wire        origExuOH_22 =
    (|_GEN) ? wakeupVec_0_5 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_22;
  wire        origExuOH_23 =
    (|_GEN) ? wakeupVec_0_6 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_23;
  wire [1:0]  _GEN_3 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0
         : 2'h0) | {1'h0, wakeupVec_0_4};
  wire [1:0]  _GEN_4 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1
         : 2'h0) | {1'h0, wakeupVec_0_5};
  wire [1:0]  _GEN_5 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2
         : 2'h0) | {1'h0, wakeupVec_0_6};
  wire        wakeupRC =
    (hasWakeupIQ_srcWakeupByIQ_0_0 | hasWakeupIQ_srcWakeupByIQ_0_1
     | hasWakeupIQ_srcWakeupByIQ_0_2 | hasWakeupIQ_srcWakeupByIQ_0_3 | wakeupVec_0_4
     | wakeupVec_0_5 | wakeupVec_0_6) & entryReg_status_srcStatus_0_srcType[0];
  wire [4:0]  wakeupRCIdx =
    (hasWakeupIQ_srcWakeupByIQ_0_0 ? io_commonIn_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1 ? io_commonIn_wakeUpFromIQ_1_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2 ? io_commonIn_wakeUpFromIQ_2_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3 ? io_commonIn_wakeUpFromIQ_3_bits_rcDest : 5'h0)
    | (wakeupVec_0_4 ? io_commonIn_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (wakeupVec_0_5 ? io_commonIn_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (wakeupVec_0_6 ? io_commonIn_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  wire        entryUpdate_status_srcStatus_0_useRegCache =
    ~cancelByLd
    & (wakeupRC
       | ~(io_commonIn_wakeUpFromIQ_0_bits_rfWen
           & io_commonIn_wakeUpFromIQ_0_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
           | io_commonIn_wakeUpFromIQ_1_bits_rfWen
           & io_commonIn_wakeUpFromIQ_1_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
           | io_commonIn_wakeUpFromIQ_2_bits_rfWen
           & io_commonIn_wakeUpFromIQ_2_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
           | io_commonIn_wakeUpFromIQ_3_bits_rfWen
           & io_commonIn_wakeUpFromIQ_3_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
           | io_commonIn_wakeUpFromIQ_4_bits_rfWen
           & io_commonIn_wakeUpFromIQ_4_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
           | io_commonIn_wakeUpFromIQ_5_bits_rfWen
           & io_commonIn_wakeUpFromIQ_5_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
           | io_commonIn_wakeUpFromIQ_6_bits_rfWen
           & io_commonIn_wakeUpFromIQ_6_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx)
       & currentStatus_srcStatus_0_useRegCache);
  wire        entryUpdate_status_issued =
    ~(cancelByLd
      | (|{wakeupVec_0_3 & io_commonIn_og0Cancel_6,
           wakeupVec_0_2 & io_commonIn_og0Cancel_4,
           wakeupVec_0_1 & cancelSel_1,
           wakeupVec_0_0 & cancelSel_0}) | io_commonIn_issueResp_valid
      & io_commonIn_issueResp_bits_resp == 2'h0)
    & (io_commonIn_deqSel | currentStatus_srcStatus_0_srcState & entryReg_status_issued);
  wire [1:0]  _entryUpdate_status_issueTimer_T_1 = 2'(entryReg_status_issueTimer + 2'h1);
  wire [6:0]  _GEN_6 =
    {wakeupVec_0_6,
     wakeupVec_0_5,
     wakeupVec_0_4,
     wakeupVec_0_3,
     wakeupVec_0_2,
     wakeupVec_0_1,
     wakeupVec_0_0};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      validReg_last_REG <= 1'h0;
      enqDelayValidReg_last_REG <= 1'h0;
    end
    else begin
      validReg_last_REG <=
        enqDelayValidRegNext
        | ~(common_flushed | io_commonIn_issueResp_valid
            & (&io_commonIn_issueResp_bits_resp) & ~common_srcLoadCancelVec_0
            | io_commonIn_transSel) & validReg_last_REG;
      enqDelayValidReg_last_REG <= enqDelayValidRegNext;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (enqDelayValidRegNext) begin
      entryReg_status_robIdx_flag <= io_commonIn_enq_bits_status_robIdx_flag;
      entryReg_status_robIdx_value <= io_commonIn_enq_bits_status_robIdx_value;
      entryReg_status_fuType_16 <= io_commonIn_enq_bits_status_fuType_16;
      entryReg_status_fuType_17 <= io_commonIn_enq_bits_status_fuType_17;
      entryReg_status_srcStatus_0_psrc <= io_commonIn_enq_bits_status_srcStatus_0_psrc;
      entryReg_status_srcStatus_0_srcType <=
        io_commonIn_enq_bits_status_srcStatus_0_srcType;
      entryReg_status_srcStatus_0_srcState <=
        io_commonIn_enq_bits_status_srcStatus_0_srcState;
      entryReg_status_srcStatus_0_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_dataSources_value;
      entryReg_status_srcStatus_0_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0;
      entryReg_status_srcStatus_0_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1;
      entryReg_status_srcStatus_0_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2;
      entryReg_status_srcStatus_0_useRegCache <=
        io_commonIn_enq_bits_status_srcStatus_0_useRegCache;
      entryReg_status_srcStatus_0_regCacheIdx <=
        io_commonIn_enq_bits_status_srcStatus_0_regCacheIdx;
      entryReg_status_issueTimer <= 2'h3;
      entryReg_imm <= io_commonIn_enq_bits_imm;
      entryReg_payload_fuOpType <= io_commonIn_enq_bits_payload_fuOpType;
      entryReg_payload_rfWen <= io_commonIn_enq_bits_payload_rfWen;
      entryReg_payload_selImm <= io_commonIn_enq_bits_payload_selImm;
      entryReg_payload_pdest <= io_commonIn_enq_bits_payload_pdest;
      entryReg_payload_sqIdx_flag <= io_commonIn_enq_bits_payload_sqIdx_flag;
      entryReg_payload_sqIdx_value <= io_commonIn_enq_bits_payload_sqIdx_value;
    end
    else begin
      entryReg_status_srcStatus_0_srcState <= entryUpdate_status_srcStatus_0_srcState;
      if (|_wakeupByIQ_T) begin
        entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <= _GEN_3;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <= _GEN_4;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <= _GEN_5;
      end
      else begin
        if (_entryUpdate_status_srcStatus_0_dataSources_value_T)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h8;
        else if (_GEN_0)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <=
          common_srcLoadDependencyNext_0_0;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <=
          common_srcLoadDependencyNext_0_1;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <=
          common_srcLoadDependencyNext_0_2;
      end
      entryReg_status_srcStatus_0_useRegCache <=
        entryUpdate_status_srcStatus_0_useRegCache;
      if (wakeupRC)
        entryReg_status_srcStatus_0_regCacheIdx <= wakeupRCIdx;
      else if (_GEN_2)
        entryReg_status_srcStatus_0_regCacheIdx <= enqDelay1WakeupRCIdx;
      if (io_commonIn_deqSel)
        entryReg_status_issueTimer <= 2'h0;
      else if (entryReg_status_issued) begin
        if (~(&entryReg_status_issueTimer))
          entryReg_status_issueTimer <= _entryUpdate_status_issueTimer_T_1;
      end
      else
        entryReg_status_issueTimer <= 2'h3;
    end
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_0 <= ~enqDelayValidRegNext & origExuOH_0;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_2 <= ~enqDelayValidRegNext & origExuOH_2;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_4 <= ~enqDelayValidRegNext & origExuOH_4;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_6 <= ~enqDelayValidRegNext & origExuOH_6;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_21 <=
      ~enqDelayValidRegNext & origExuOH_21;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_22 <=
      ~enqDelayValidRegNext & origExuOH_22;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_23 <=
      ~enqDelayValidRegNext & origExuOH_23;
    entryReg_status_issued <= ~enqDelayValidRegNext & entryUpdate_status_issued;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:42];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2B; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validReg_last_REG = _RANDOM[6'h0][0];
        entryReg_status_robIdx_flag = _RANDOM[6'h0][1];
        entryReg_status_robIdx_value = _RANDOM[6'h0][9:2];
        entryReg_status_fuType_16 = _RANDOM[6'h0][26];
        entryReg_status_fuType_17 = _RANDOM[6'h0][27];
        entryReg_status_srcStatus_0_psrc = _RANDOM[6'h1][20:13];
        entryReg_status_srcStatus_0_srcType = _RANDOM[6'h1][24:21];
        entryReg_status_srcStatus_0_srcState = _RANDOM[6'h1][25];
        entryReg_status_srcStatus_0_dataSources_value = _RANDOM[6'h1][29:26];
        entryReg_status_srcStatus_0_srcLoadDependency_0 = _RANDOM[6'h1][31:30];
        entryReg_status_srcStatus_0_srcLoadDependency_1 = _RANDOM[6'h2][1:0];
        entryReg_status_srcStatus_0_srcLoadDependency_2 = _RANDOM[6'h2][3:2];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_0 = _RANDOM[6'h2][4];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_2 = _RANDOM[6'h2][6];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_4 = _RANDOM[6'h2][8];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_6 = _RANDOM[6'h2][10];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_21 = _RANDOM[6'h2][25];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_22 = _RANDOM[6'h2][26];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_23 = _RANDOM[6'h2][27];
        entryReg_status_srcStatus_0_useRegCache = _RANDOM[6'h3][0];
        entryReg_status_srcStatus_0_regCacheIdx = _RANDOM[6'h3][5:1];
        entryReg_status_issued = _RANDOM[6'h3][7];
        entryReg_status_issueTimer = _RANDOM[6'h3][10:9];
        entryReg_imm = _RANDOM[6'h3][23:12];
        entryReg_payload_fuOpType = _RANDOM[6'hA][12:4];
        entryReg_payload_rfWen = _RANDOM[6'hA][13];
        entryReg_payload_selImm = _RANDOM[6'hA][26:23];
        entryReg_payload_pdest = {_RANDOM[6'h15][31:25], _RANDOM[6'h16][0]};
        entryReg_payload_sqIdx_flag = _RANDOM[6'h29][23];
        entryReg_payload_sqIdx_value = _RANDOM[6'h29][29:24];
        enqDelayValidReg_last_REG = _RANDOM[6'h2A][5];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        validReg_last_REG = 1'h0;
        enqDelayValidReg_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_commonOut_valid = validReg_last_REG;
  assign io_commonOut_issued = entryReg_status_issued;
  assign io_commonOut_canIssue =
    (validReg_last_REG & currentStatus_srcStatus_0_srcState & ~entryReg_status_issued
     | validReg_last_REG & ~entryReg_status_issued
     & ((|{wakeupVec_0_6,
           wakeupVec_0_5,
           wakeupVec_0_4,
           wakeupVec_0_3,
           wakeupVec_0_2,
           wakeupVec_0_1,
           wakeupVec_0_0}) | currentStatus_srcStatus_0_srcState)) & ~common_flushed;
  assign io_commonOut_fuType =
    {17'h0, entryReg_status_fuType_17, entryReg_status_fuType_16, 16'h0};
  assign io_commonOut_dataSource_0_value =
    (|{wakeupVec_0_6,
       wakeupVec_0_5,
       wakeupVec_0_4,
       wakeupVec_0_3,
       wakeupVec_0_2,
       wakeupVec_0_1,
       wakeupVec_0_0})
      ? 4'h1
      : currentStatus_srcStatus_0_useRegCache
        & currentStatus_srcStatus_0_dataSources_value[3]
          ? 4'h6
          : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_srcWakeUpL1ExuOH_0_0 =
    (|_GEN_6) ? wakeupVec_0_0 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_0;
  assign io_commonOut_srcWakeUpL1ExuOH_0_2 =
    (|_GEN_6) ? wakeupVec_0_1 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_2;
  assign io_commonOut_srcWakeUpL1ExuOH_0_4 =
    (|_GEN_6) ? wakeupVec_0_2 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_4;
  assign io_commonOut_srcWakeUpL1ExuOH_0_6 =
    (|_GEN_6) ? wakeupVec_0_3 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_6;
  assign io_commonOut_srcWakeUpL1ExuOH_0_21 =
    (|_GEN_6) ? wakeupVec_0_4 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_21;
  assign io_commonOut_srcWakeUpL1ExuOH_0_22 =
    (|_GEN_6) ? wakeupVec_0_5 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_22;
  assign io_commonOut_srcWakeUpL1ExuOH_0_23 =
    (|_GEN_6) ? wakeupVec_0_6 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_23;
  assign io_commonOut_entry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_entry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_entry_bits_status_fuType_16 = entryReg_status_fuType_16;
  assign io_commonOut_entry_bits_status_fuType_17 = entryReg_status_fuType_17;
  assign io_commonOut_entry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0 =
    (|_GEN_6)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0)
        | {1'h0, wakeupVec_0_4}
      : common_srcLoadDependencyNext_0_0;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1 =
    (|_GEN_6)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0)
        | {1'h0, wakeupVec_0_5}
      : common_srcLoadDependencyNext_0_1;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2 =
    (|_GEN_6)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0)
        | {1'h0, wakeupVec_0_6}
      : common_srcLoadDependencyNext_0_2;
  assign io_commonOut_entry_bits_status_srcStatus_0_regCacheIdx =
    currentStatus_srcStatus_0_regCacheIdx;
  assign io_commonOut_entry_bits_imm = entryReg_imm;
  assign io_commonOut_entry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_entry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_entry_bits_payload_selImm = entryReg_payload_selImm;
  assign io_commonOut_entry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_entry_bits_payload_sqIdx_flag = entryReg_payload_sqIdx_flag;
  assign io_commonOut_entry_bits_payload_sqIdx_value = entryReg_payload_sqIdx_value;
  assign io_commonOut_cancelBypass =
    io_commonIn_ldCancel_0_ld2Cancel
    & ((|_GEN_6)
         ? wakeupVec_0_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | wakeupVec_0_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | wakeupVec_0_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | wakeupVec_0_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
         : currentStatus_srcStatus_0_srcLoadDependency_0[1])
    | io_commonIn_ldCancel_1_ld2Cancel
    & ((|_GEN_6)
         ? wakeupVec_0_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | wakeupVec_0_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | wakeupVec_0_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | wakeupVec_0_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
         : currentStatus_srcStatus_0_srcLoadDependency_1[1])
    | io_commonIn_ldCancel_2_ld2Cancel
    & ((|_GEN_6)
         ? wakeupVec_0_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]
           | wakeupVec_0_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]
           | wakeupVec_0_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]
           | wakeupVec_0_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]
         : currentStatus_srcStatus_0_srcLoadDependency_2[1]);
  assign io_commonOut_issueTimerRead = entryReg_status_issueTimer;
  assign io_commonOut_transEntry_valid =
    validReg_last_REG & ~common_flushed & ~entryReg_status_issued;
  assign io_commonOut_transEntry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_transEntry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_transEntry_bits_status_fuType_16 = entryReg_status_fuType_16;
  assign io_commonOut_transEntry_bits_status_fuType_17 = entryReg_status_fuType_17;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcType =
    entryReg_status_srcStatus_0_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcState =
    entryUpdate_status_srcStatus_0_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value =
    (|_wakeupByIQ_T)
      ? 4'h2
      : _entryUpdate_status_srcStatus_0_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0 =
    (|_wakeupByIQ_T) ? _GEN_3 : common_srcLoadDependencyNext_0_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1 =
    (|_wakeupByIQ_T) ? _GEN_4 : common_srcLoadDependencyNext_0_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2 =
    (|_wakeupByIQ_T) ? _GEN_5 : common_srcLoadDependencyNext_0_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_0 = origExuOH_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_2 = origExuOH_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_4 = origExuOH_4;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_6 = origExuOH_6;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_21 =
    origExuOH_21;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_22 =
    origExuOH_22;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_23 =
    origExuOH_23;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_useRegCache =
    entryUpdate_status_srcStatus_0_useRegCache;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_regCacheIdx =
    wakeupRC ? wakeupRCIdx : currentStatus_srcStatus_0_regCacheIdx;
  assign io_commonOut_transEntry_bits_status_issued = entryUpdate_status_issued;
  assign io_commonOut_transEntry_bits_status_issueTimer =
    io_commonIn_deqSel
      ? 2'h0
      : entryReg_status_issued
          ? ((&entryReg_status_issueTimer)
               ? entryReg_status_issueTimer
               : _entryUpdate_status_issueTimer_T_1)
          : 2'h3;
  assign io_commonOut_transEntry_bits_imm = entryReg_imm;
  assign io_commonOut_transEntry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_transEntry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_transEntry_bits_payload_selImm = entryReg_payload_selImm;
  assign io_commonOut_transEntry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_transEntry_bits_payload_sqIdx_flag = entryReg_payload_sqIdx_flag;
  assign io_commonOut_transEntry_bits_payload_sqIdx_value = entryReg_payload_sqIdx_value;
endmodule

