#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b8e0f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b5c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b636b0 .functor NOT 1, L_0x1bba8f0, C4<0>, C4<0>, C4<0>;
L_0x1bba6d0 .functor XOR 2, L_0x1bba570, L_0x1bba630, C4<00>, C4<00>;
L_0x1bba7e0 .functor XOR 2, L_0x1bba6d0, L_0x1bba740, C4<00>, C4<00>;
v0x1bb6cf0_0 .net *"_ivl_10", 1 0, L_0x1bba740;  1 drivers
v0x1bb6df0_0 .net *"_ivl_12", 1 0, L_0x1bba7e0;  1 drivers
v0x1bb6ed0_0 .net *"_ivl_2", 1 0, L_0x1bba4b0;  1 drivers
v0x1bb6f90_0 .net *"_ivl_4", 1 0, L_0x1bba570;  1 drivers
v0x1bb7070_0 .net *"_ivl_6", 1 0, L_0x1bba630;  1 drivers
v0x1bb71a0_0 .net *"_ivl_8", 1 0, L_0x1bba6d0;  1 drivers
v0x1bb7280_0 .net "a", 0 0, v0x1bb4950_0;  1 drivers
v0x1bb7320_0 .net "b", 0 0, v0x1bb49f0_0;  1 drivers
v0x1bb73c0_0 .net "c", 0 0, v0x1bb4a90_0;  1 drivers
v0x1bb7460_0 .var "clk", 0 0;
v0x1bb7500_0 .net "d", 0 0, v0x1bb4bd0_0;  1 drivers
v0x1bb75a0_0 .net "out_pos_dut", 0 0, L_0x1bba320;  1 drivers
v0x1bb7640_0 .net "out_pos_ref", 0 0, L_0x1bb8c80;  1 drivers
v0x1bb76e0_0 .net "out_sop_dut", 0 0, L_0x1bb94f0;  1 drivers
v0x1bb7780_0 .net "out_sop_ref", 0 0, L_0x1b8f600;  1 drivers
v0x1bb7820_0 .var/2u "stats1", 223 0;
v0x1bb78c0_0 .var/2u "strobe", 0 0;
v0x1bb7a70_0 .net "tb_match", 0 0, L_0x1bba8f0;  1 drivers
v0x1bb7b40_0 .net "tb_mismatch", 0 0, L_0x1b636b0;  1 drivers
v0x1bb7be0_0 .net "wavedrom_enable", 0 0, v0x1bb4ea0_0;  1 drivers
v0x1bb7cb0_0 .net "wavedrom_title", 511 0, v0x1bb4f40_0;  1 drivers
L_0x1bba4b0 .concat [ 1 1 0 0], L_0x1bb8c80, L_0x1b8f600;
L_0x1bba570 .concat [ 1 1 0 0], L_0x1bb8c80, L_0x1b8f600;
L_0x1bba630 .concat [ 1 1 0 0], L_0x1bba320, L_0x1bb94f0;
L_0x1bba740 .concat [ 1 1 0 0], L_0x1bb8c80, L_0x1b8f600;
L_0x1bba8f0 .cmp/eeq 2, L_0x1bba4b0, L_0x1bba7e0;
S_0x1b603e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b5c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b63a90 .functor AND 1, v0x1bb4a90_0, v0x1bb4bd0_0, C4<1>, C4<1>;
L_0x1b63e70 .functor NOT 1, v0x1bb4950_0, C4<0>, C4<0>, C4<0>;
L_0x1b64250 .functor NOT 1, v0x1bb49f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b644d0 .functor AND 1, L_0x1b63e70, L_0x1b64250, C4<1>, C4<1>;
L_0x1b7b4c0 .functor AND 1, L_0x1b644d0, v0x1bb4a90_0, C4<1>, C4<1>;
L_0x1b8f600 .functor OR 1, L_0x1b63a90, L_0x1b7b4c0, C4<0>, C4<0>;
L_0x1bb8100 .functor NOT 1, v0x1bb49f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8170 .functor OR 1, L_0x1bb8100, v0x1bb4bd0_0, C4<0>, C4<0>;
L_0x1bb8280 .functor AND 1, v0x1bb4a90_0, L_0x1bb8170, C4<1>, C4<1>;
L_0x1bb8340 .functor NOT 1, v0x1bb4950_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8410 .functor OR 1, L_0x1bb8340, v0x1bb49f0_0, C4<0>, C4<0>;
L_0x1bb8480 .functor AND 1, L_0x1bb8280, L_0x1bb8410, C4<1>, C4<1>;
L_0x1bb8600 .functor NOT 1, v0x1bb49f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8670 .functor OR 1, L_0x1bb8600, v0x1bb4bd0_0, C4<0>, C4<0>;
L_0x1bb8590 .functor AND 1, v0x1bb4a90_0, L_0x1bb8670, C4<1>, C4<1>;
L_0x1bb8800 .functor NOT 1, v0x1bb4950_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8900 .functor OR 1, L_0x1bb8800, v0x1bb4bd0_0, C4<0>, C4<0>;
L_0x1bb89c0 .functor AND 1, L_0x1bb8590, L_0x1bb8900, C4<1>, C4<1>;
L_0x1bb8b70 .functor XNOR 1, L_0x1bb8480, L_0x1bb89c0, C4<0>, C4<0>;
v0x1b62fe0_0 .net *"_ivl_0", 0 0, L_0x1b63a90;  1 drivers
v0x1b633e0_0 .net *"_ivl_12", 0 0, L_0x1bb8100;  1 drivers
v0x1b637c0_0 .net *"_ivl_14", 0 0, L_0x1bb8170;  1 drivers
v0x1b63ba0_0 .net *"_ivl_16", 0 0, L_0x1bb8280;  1 drivers
v0x1b63f80_0 .net *"_ivl_18", 0 0, L_0x1bb8340;  1 drivers
v0x1b64360_0 .net *"_ivl_2", 0 0, L_0x1b63e70;  1 drivers
v0x1b645e0_0 .net *"_ivl_20", 0 0, L_0x1bb8410;  1 drivers
v0x1bb2ec0_0 .net *"_ivl_24", 0 0, L_0x1bb8600;  1 drivers
v0x1bb2fa0_0 .net *"_ivl_26", 0 0, L_0x1bb8670;  1 drivers
v0x1bb3080_0 .net *"_ivl_28", 0 0, L_0x1bb8590;  1 drivers
v0x1bb3160_0 .net *"_ivl_30", 0 0, L_0x1bb8800;  1 drivers
v0x1bb3240_0 .net *"_ivl_32", 0 0, L_0x1bb8900;  1 drivers
v0x1bb3320_0 .net *"_ivl_36", 0 0, L_0x1bb8b70;  1 drivers
L_0x7fd17c520018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bb33e0_0 .net *"_ivl_38", 0 0, L_0x7fd17c520018;  1 drivers
v0x1bb34c0_0 .net *"_ivl_4", 0 0, L_0x1b64250;  1 drivers
v0x1bb35a0_0 .net *"_ivl_6", 0 0, L_0x1b644d0;  1 drivers
v0x1bb3680_0 .net *"_ivl_8", 0 0, L_0x1b7b4c0;  1 drivers
v0x1bb3760_0 .net "a", 0 0, v0x1bb4950_0;  alias, 1 drivers
v0x1bb3820_0 .net "b", 0 0, v0x1bb49f0_0;  alias, 1 drivers
v0x1bb38e0_0 .net "c", 0 0, v0x1bb4a90_0;  alias, 1 drivers
v0x1bb39a0_0 .net "d", 0 0, v0x1bb4bd0_0;  alias, 1 drivers
v0x1bb3a60_0 .net "out_pos", 0 0, L_0x1bb8c80;  alias, 1 drivers
v0x1bb3b20_0 .net "out_sop", 0 0, L_0x1b8f600;  alias, 1 drivers
v0x1bb3be0_0 .net "pos0", 0 0, L_0x1bb8480;  1 drivers
v0x1bb3ca0_0 .net "pos1", 0 0, L_0x1bb89c0;  1 drivers
L_0x1bb8c80 .functor MUXZ 1, L_0x7fd17c520018, L_0x1bb8480, L_0x1bb8b70, C4<>;
S_0x1bb3e20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b5c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bb4950_0 .var "a", 0 0;
v0x1bb49f0_0 .var "b", 0 0;
v0x1bb4a90_0 .var "c", 0 0;
v0x1bb4b30_0 .net "clk", 0 0, v0x1bb7460_0;  1 drivers
v0x1bb4bd0_0 .var "d", 0 0;
v0x1bb4cc0_0 .var/2u "fail", 0 0;
v0x1bb4d60_0 .var/2u "fail1", 0 0;
v0x1bb4e00_0 .net "tb_match", 0 0, L_0x1bba8f0;  alias, 1 drivers
v0x1bb4ea0_0 .var "wavedrom_enable", 0 0;
v0x1bb4f40_0 .var "wavedrom_title", 511 0;
E_0x1b6efd0/0 .event negedge, v0x1bb4b30_0;
E_0x1b6efd0/1 .event posedge, v0x1bb4b30_0;
E_0x1b6efd0 .event/or E_0x1b6efd0/0, E_0x1b6efd0/1;
S_0x1bb4150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bb3e20;
 .timescale -12 -12;
v0x1bb4390_0 .var/2s "i", 31 0;
E_0x1b6ee70 .event posedge, v0x1bb4b30_0;
S_0x1bb4490 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bb3e20;
 .timescale -12 -12;
v0x1bb4690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bb4770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bb3e20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bb5120 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b5c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bb8e30 .functor AND 1, v0x1bb4a90_0, v0x1bb4bd0_0, C4<1>, C4<1>;
L_0x1bb90e0 .functor NOT 1, v0x1bb4950_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9170 .functor NOT 1, v0x1bb49f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb92f0 .functor AND 1, L_0x1bb90e0, L_0x1bb9170, C4<1>, C4<1>;
L_0x1bb9430 .functor AND 1, L_0x1bb92f0, v0x1bb4a90_0, C4<1>, C4<1>;
L_0x1bb94f0 .functor OR 1, L_0x1bb8e30, L_0x1bb9430, C4<0>, C4<0>;
L_0x1bb9690 .functor NOT 1, v0x1bb49f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9700 .functor OR 1, L_0x1bb9690, v0x1bb4bd0_0, C4<0>, C4<0>;
L_0x1bb9810 .functor AND 1, v0x1bb4a90_0, L_0x1bb9700, C4<1>, C4<1>;
L_0x1bb98d0 .functor NOT 1, v0x1bb4950_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9ab0 .functor OR 1, L_0x1bb98d0, v0x1bb49f0_0, C4<0>, C4<0>;
L_0x1bb9b20 .functor AND 1, L_0x1bb9810, L_0x1bb9ab0, C4<1>, C4<1>;
L_0x1bb9ca0 .functor NOT 1, v0x1bb49f0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9d10 .functor OR 1, L_0x1bb9ca0, v0x1bb4bd0_0, C4<0>, C4<0>;
L_0x1bb9c30 .functor AND 1, v0x1bb4a90_0, L_0x1bb9d10, C4<1>, C4<1>;
L_0x1bb9ea0 .functor NOT 1, v0x1bb4950_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9fa0 .functor OR 1, L_0x1bb9ea0, v0x1bb4bd0_0, C4<0>, C4<0>;
L_0x1bba060 .functor AND 1, L_0x1bb9c30, L_0x1bb9fa0, C4<1>, C4<1>;
L_0x1bba210 .functor XNOR 1, L_0x1bb9b20, L_0x1bba060, C4<0>, C4<0>;
v0x1bb52e0_0 .net *"_ivl_0", 0 0, L_0x1bb8e30;  1 drivers
v0x1bb53c0_0 .net *"_ivl_12", 0 0, L_0x1bb9690;  1 drivers
v0x1bb54a0_0 .net *"_ivl_14", 0 0, L_0x1bb9700;  1 drivers
v0x1bb5590_0 .net *"_ivl_16", 0 0, L_0x1bb9810;  1 drivers
v0x1bb5670_0 .net *"_ivl_18", 0 0, L_0x1bb98d0;  1 drivers
v0x1bb57a0_0 .net *"_ivl_2", 0 0, L_0x1bb90e0;  1 drivers
v0x1bb5880_0 .net *"_ivl_20", 0 0, L_0x1bb9ab0;  1 drivers
v0x1bb5960_0 .net *"_ivl_24", 0 0, L_0x1bb9ca0;  1 drivers
v0x1bb5a40_0 .net *"_ivl_26", 0 0, L_0x1bb9d10;  1 drivers
v0x1bb5bb0_0 .net *"_ivl_28", 0 0, L_0x1bb9c30;  1 drivers
v0x1bb5c90_0 .net *"_ivl_30", 0 0, L_0x1bb9ea0;  1 drivers
v0x1bb5d70_0 .net *"_ivl_32", 0 0, L_0x1bb9fa0;  1 drivers
v0x1bb5e50_0 .net *"_ivl_36", 0 0, L_0x1bba210;  1 drivers
L_0x7fd17c520060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bb5f10_0 .net *"_ivl_38", 0 0, L_0x7fd17c520060;  1 drivers
v0x1bb5ff0_0 .net *"_ivl_4", 0 0, L_0x1bb9170;  1 drivers
v0x1bb60d0_0 .net *"_ivl_6", 0 0, L_0x1bb92f0;  1 drivers
v0x1bb61b0_0 .net *"_ivl_8", 0 0, L_0x1bb9430;  1 drivers
v0x1bb63a0_0 .net "a", 0 0, v0x1bb4950_0;  alias, 1 drivers
v0x1bb6440_0 .net "b", 0 0, v0x1bb49f0_0;  alias, 1 drivers
v0x1bb6530_0 .net "c", 0 0, v0x1bb4a90_0;  alias, 1 drivers
v0x1bb6620_0 .net "d", 0 0, v0x1bb4bd0_0;  alias, 1 drivers
v0x1bb6710_0 .net "out_pos", 0 0, L_0x1bba320;  alias, 1 drivers
v0x1bb67d0_0 .net "out_sop", 0 0, L_0x1bb94f0;  alias, 1 drivers
v0x1bb6890_0 .net "pos0", 0 0, L_0x1bb9b20;  1 drivers
v0x1bb6950_0 .net "pos1", 0 0, L_0x1bba060;  1 drivers
L_0x1bba320 .functor MUXZ 1, L_0x7fd17c520060, L_0x1bb9b20, L_0x1bba210, C4<>;
S_0x1bb6ad0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b5c320;
 .timescale -12 -12;
E_0x1b589f0 .event anyedge, v0x1bb78c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bb78c0_0;
    %nor/r;
    %assign/vec4 v0x1bb78c0_0, 0;
    %wait E_0x1b589f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bb3e20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb4cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb4d60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bb3e20;
T_4 ;
    %wait E_0x1b6efd0;
    %load/vec4 v0x1bb4e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bb4cc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bb3e20;
T_5 ;
    %wait E_0x1b6ee70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %wait E_0x1b6ee70;
    %load/vec4 v0x1bb4cc0_0;
    %store/vec4 v0x1bb4d60_0, 0, 1;
    %fork t_1, S_0x1bb4150;
    %jmp t_0;
    .scope S_0x1bb4150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bb4390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bb4390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b6ee70;
    %load/vec4 v0x1bb4390_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb4390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bb4390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bb3e20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6efd0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb4a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb49f0_0, 0;
    %assign/vec4 v0x1bb4950_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bb4cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bb4d60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b5c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb7460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb78c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b5c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bb7460_0;
    %inv;
    %store/vec4 v0x1bb7460_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b5c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bb4b30_0, v0x1bb7b40_0, v0x1bb7280_0, v0x1bb7320_0, v0x1bb73c0_0, v0x1bb7500_0, v0x1bb7780_0, v0x1bb76e0_0, v0x1bb7640_0, v0x1bb75a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b5c320;
T_9 ;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b5c320;
T_10 ;
    %wait E_0x1b6efd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb7820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
    %load/vec4 v0x1bb7a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb7820_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bb7780_0;
    %load/vec4 v0x1bb7780_0;
    %load/vec4 v0x1bb76e0_0;
    %xor;
    %load/vec4 v0x1bb7780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bb7640_0;
    %load/vec4 v0x1bb7640_0;
    %load/vec4 v0x1bb75a0_0;
    %xor;
    %load/vec4 v0x1bb7640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bb7820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb7820_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/machine/ece241_2013_q2/iter0/response0/top_module.sv";
