AMD_CG_SUPPORT_GFX_CP_LS,VAR_0
AMD_CG_SUPPORT_GFX_MGCG,VAR_1
AMD_CG_SUPPORT_GFX_MGLS,VAR_2
AMD_CG_SUPPORT_GFX_RLC_LS,VAR_3
CHIP_VEGA12,VAR_4
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK,VAR_5
GC,VAR_6
RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK,VAR_7
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK,VAR_8
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK,VAR_9
RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK,VAR_10
RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK,VAR_11
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK,VAR_12
RREG32_SOC15,FUNC_0
WREG32_SOC15,FUNC_1
amdgpu_gfx_rlc_enter_safe_mode,FUNC_2
amdgpu_gfx_rlc_exit_safe_mode,FUNC_3
mmCP_MEM_SLP_CNTL,VAR_13
mmRLC_CGTT_MGCG_OVERRIDE,VAR_14
mmRLC_MEM_SLP_CNTL,VAR_15
gfx_v9_0_update_medium_grain_clock_gating,FUNC_4
adev,VAR_16
enable,VAR_17
data,VAR_18
def,VAR_19
