--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Encoder.twx Encoder.ncd -o Encoder.twr Encoder.pcf -ucf
UCF.ucf

Design file:              Encoder.ncd
Physical constraint file: Encoder.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 409 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.424ns.
--------------------------------------------------------------------------------

Paths for end point CD/OUT (SLICE_X21Y32.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_2 (FF)
  Destination:          CD/OUT (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.610 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_2 to CD/OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   CD/Counter<2>
                                                       CD/Counter_2
    SLICE_X19Y31.A1      net (fanout=2)        0.797   CD/Counter<2>
    SLICE_X19Y31.A       Tilo                  0.259   CD/Counter[15]_IN[15]_equal_1_o<15>1
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>2
    SLICE_X17Y31.A5      net (fanout=1)        0.373   CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X21Y32.D3      net (fanout=17)       0.969   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X21Y32.CLK     Tas                   0.322   CD/OUT
                                                       CD/OUT_rstpot
                                                       CD/OUT
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.231ns logic, 2.139ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_4 (FF)
  Destination:          CD/OUT (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.610 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_4 to CD/OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BQ      Tcko                  0.391   CD/Counter<6>
                                                       CD/Counter_4
    SLICE_X18Y30.A2      net (fanout=2)        0.759   CD/Counter<4>
    SLICE_X18Y30.A       Tilo                  0.205   CD/Counter[15]_IN[15]_equal_1_o<15>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A6      net (fanout=1)        0.328   CD/Counter[15]_IN[15]_equal_1_o<15>
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X21Y32.D3      net (fanout=17)       0.969   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X21Y32.CLK     Tas                   0.322   CD/OUT
                                                       CD/OUT_rstpot
                                                       CD/OUT
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.177ns logic, 2.056ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_7 (FF)
  Destination:          CD/OUT (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.610 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_7 to CD/OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.408   CD/Counter<10>
                                                       CD/Counter_7
    SLICE_X18Y30.A1      net (fanout=2)        0.621   CD/Counter<7>
    SLICE_X18Y30.A       Tilo                  0.205   CD/Counter[15]_IN[15]_equal_1_o<15>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A6      net (fanout=1)        0.328   CD/Counter[15]_IN[15]_equal_1_o<15>
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X21Y32.D3      net (fanout=17)       0.969   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X21Y32.CLK     Tas                   0.322   CD/OUT
                                                       CD/OUT_rstpot
                                                       CD/OUT
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.194ns logic, 1.918ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point CD/Counter_9 (SLICE_X18Y31.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_2 (FF)
  Destination:          CD/Counter_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_2 to CD/Counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   CD/Counter<2>
                                                       CD/Counter_2
    SLICE_X19Y31.A1      net (fanout=2)        0.797   CD/Counter<2>
    SLICE_X19Y31.A       Tilo                  0.259   CD/Counter[15]_IN[15]_equal_1_o<15>1
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>2
    SLICE_X17Y31.A5      net (fanout=1)        0.373   CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X18Y31.C4      net (fanout=17)       0.585   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X18Y31.CLK     Tas                   0.341   CD/Counter<10>
                                                       CD/Mcount_Counter_eqn_91
                                                       CD/Counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.250ns logic, 1.755ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_4 (FF)
  Destination:          CD/Counter_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_4 to CD/Counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BQ      Tcko                  0.391   CD/Counter<6>
                                                       CD/Counter_4
    SLICE_X18Y30.A2      net (fanout=2)        0.759   CD/Counter<4>
    SLICE_X18Y30.A       Tilo                  0.205   CD/Counter[15]_IN[15]_equal_1_o<15>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A6      net (fanout=1)        0.328   CD/Counter[15]_IN[15]_equal_1_o<15>
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X18Y31.C4      net (fanout=17)       0.585   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X18Y31.CLK     Tas                   0.341   CD/Counter<10>
                                                       CD/Mcount_Counter_eqn_91
                                                       CD/Counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.196ns logic, 1.672ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_7 (FF)
  Destination:          CD/Counter_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.747ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_7 to CD/Counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.408   CD/Counter<10>
                                                       CD/Counter_7
    SLICE_X18Y30.A1      net (fanout=2)        0.621   CD/Counter<7>
    SLICE_X18Y30.A       Tilo                  0.205   CD/Counter[15]_IN[15]_equal_1_o<15>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A6      net (fanout=1)        0.328   CD/Counter[15]_IN[15]_equal_1_o<15>
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X18Y31.C4      net (fanout=17)       0.585   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X18Y31.CLK     Tas                   0.341   CD/Counter<10>
                                                       CD/Mcount_Counter_eqn_91
                                                       CD/Counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.213ns logic, 1.534ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point CD/Counter_14 (SLICE_X17Y32.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_2 (FF)
  Destination:          CD/Counter_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.605 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_2 to CD/Counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   CD/Counter<2>
                                                       CD/Counter_2
    SLICE_X19Y31.A1      net (fanout=2)        0.797   CD/Counter<2>
    SLICE_X19Y31.A       Tilo                  0.259   CD/Counter[15]_IN[15]_equal_1_o<15>1
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>2
    SLICE_X17Y31.A5      net (fanout=1)        0.373   CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X17Y32.D3      net (fanout=17)       0.560   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X17Y32.CLK     Tas                   0.322   CD/Counter<14>
                                                       CD/Mcount_Counter_eqn_141
                                                       CD/Counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.231ns logic, 1.730ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_4 (FF)
  Destination:          CD/Counter_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.605 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_4 to CD/Counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.BQ      Tcko                  0.391   CD/Counter<6>
                                                       CD/Counter_4
    SLICE_X18Y30.A2      net (fanout=2)        0.759   CD/Counter<4>
    SLICE_X18Y30.A       Tilo                  0.205   CD/Counter[15]_IN[15]_equal_1_o<15>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A6      net (fanout=1)        0.328   CD/Counter[15]_IN[15]_equal_1_o<15>
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X17Y32.D3      net (fanout=17)       0.560   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X17Y32.CLK     Tas                   0.322   CD/Counter<14>
                                                       CD/Mcount_Counter_eqn_141
                                                       CD/Counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (1.177ns logic, 1.647ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/Counter_7 (FF)
  Destination:          CD/Counter_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.605 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/Counter_7 to CD/Counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.408   CD/Counter<10>
                                                       CD/Counter_7
    SLICE_X18Y30.A1      net (fanout=2)        0.621   CD/Counter<7>
    SLICE_X18Y30.A       Tilo                  0.205   CD/Counter[15]_IN[15]_equal_1_o<15>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>1
    SLICE_X17Y31.A6      net (fanout=1)        0.328   CD/Counter[15]_IN[15]_equal_1_o<15>
    SLICE_X17Y31.A       Tilo                  0.259   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X17Y32.D3      net (fanout=17)       0.560   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X17Y32.CLK     Tas                   0.322   CD/Counter<14>
                                                       CD/Mcount_Counter_eqn_141
                                                       CD/Counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.194ns logic, 1.509ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CD/OUT (SLICE_X21Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/OUT (FF)
  Destination:          CD/OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/OUT to CD/OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.DQ      Tcko                  0.198   CD/OUT
                                                       CD/OUT
    SLICE_X21Y32.D6      net (fanout=7)        0.034   CD/OUT
    SLICE_X21Y32.CLK     Tah         (-Th)    -0.215   CD/OUT
                                                       CD/OUT_rstpot
                                                       CD/OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point CD/Counter_0 (SLICE_X17Y31.B6), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/Counter_13 (FF)
  Destination:          CD/Counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.329 - 0.321)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/Counter_13 to CD/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.198   CD/Counter<14>
                                                       CD/Counter_13
    SLICE_X17Y31.A4      net (fanout=2)        0.238   CD/Counter<13>
    SLICE_X17Y31.A       Tilo                  0.156   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X17Y31.B6      net (fanout=17)       0.045   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   CD/Counter<2>
                                                       CD/Mcount_Counter_eqn_01
                                                       CD/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.569ns logic, 0.283ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/Counter_14 (FF)
  Destination:          CD/Counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.329 - 0.321)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/Counter_14 to CD/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.198   CD/Counter<14>
                                                       CD/Counter_14
    SLICE_X17Y31.A3      net (fanout=2)        0.287   CD/Counter<14>
    SLICE_X17Y31.A       Tilo                  0.156   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X17Y31.B6      net (fanout=17)       0.045   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   CD/Counter<2>
                                                       CD/Mcount_Counter_eqn_01
                                                       CD/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.569ns logic, 0.332ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/Counter_12 (FF)
  Destination:          CD/Counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.329 - 0.321)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/Counter_12 to CD/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.BQ      Tcko                  0.198   CD/Counter<14>
                                                       CD/Counter_12
    SLICE_X17Y31.A2      net (fanout=2)        0.394   CD/Counter<12>
    SLICE_X17Y31.A       Tilo                  0.156   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X17Y31.B6      net (fanout=17)       0.045   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   CD/Counter<2>
                                                       CD/Mcount_Counter_eqn_01
                                                       CD/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.569ns logic, 0.439ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point CD/Counter_7 (SLICE_X18Y31.A5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/Counter_13 (FF)
  Destination:          CD/Counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.329 - 0.321)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/Counter_13 to CD/Counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.198   CD/Counter<14>
                                                       CD/Counter_13
    SLICE_X17Y31.A4      net (fanout=2)        0.238   CD/Counter<13>
    SLICE_X17Y31.A       Tilo                  0.156   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X18Y31.A5      net (fanout=17)       0.200   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.190   CD/Counter<10>
                                                       CD/Mcount_Counter_eqn_71
                                                       CD/Counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.544ns logic, 0.438ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/Counter_14 (FF)
  Destination:          CD/Counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.329 - 0.321)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/Counter_14 to CD/Counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.198   CD/Counter<14>
                                                       CD/Counter_14
    SLICE_X17Y31.A3      net (fanout=2)        0.287   CD/Counter<14>
    SLICE_X17Y31.A       Tilo                  0.156   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X18Y31.A5      net (fanout=17)       0.200   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.190   CD/Counter<10>
                                                       CD/Mcount_Counter_eqn_71
                                                       CD/Counter_7
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.544ns logic, 0.487ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/Counter_12 (FF)
  Destination:          CD/Counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.329 - 0.321)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/Counter_12 to CD/Counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.BQ      Tcko                  0.198   CD/Counter<14>
                                                       CD/Counter_12
    SLICE_X17Y31.A2      net (fanout=2)        0.394   CD/Counter<12>
    SLICE_X17Y31.A       Tilo                  0.156   CD/Counter<2>
                                                       CD/Counter[15]_IN[15]_equal_1_o<15>3
    SLICE_X18Y31.A5      net (fanout=17)       0.200   CD/Counter[15]_IN[15]_equal_1_o
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.190   CD/Counter<10>
                                                       CD/Mcount_Counter_eqn_71
                                                       CD/Counter_7
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.544ns logic, 0.594ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 81.603ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 82.903ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CD/Counter<10>/CLK
  Logical resource: CD/Counter_7/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.903ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CD/Counter<10>/CLK
  Logical resource: CD/Counter_8/CK
  Location pin: SLICE_X18Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.424|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 409 paths, 0 nets, and 78 connections

Design statistics:
   Minimum period:   3.424ns{1}   (Maximum frequency: 292.056MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 22 20:54:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



