{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561169900386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561169900386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 04:18:20 2019 " "Processing started: Sat Jun 22 04:18:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561169900386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561169900386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR " "Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561169900387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561169900814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edoardo/desktop/lfsr_writetestablefile/lfsr_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/edoardo/desktop/lfsr_writetestablefile/lfsr_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_16_BIT-BHV " "Found design unit 1: LFSR_16_BIT-BHV" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561169901353 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_16_BIT " "Found entity 1: LFSR_16_BIT" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561169901353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561169901353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR_16_BIT " "Elaborating entity \"LFSR_16_BIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561169901392 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_value LFSR_16_BIT.vhd(33) " "VHDL Process Statement warning at LFSR_16_BIT.vhd(33): signal \"next_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561169901393 "|LFSR_16_BIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "actual_value LFSR_16_BIT.vhd(28) " "VHDL Process Statement warning at LFSR_16_BIT.vhd(28): inferring latch(es) for signal or variable \"actual_value\", which holds its previous value in one or more paths through the process" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561169901394 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[0\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[0\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901394 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[1\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[1\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901394 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[2\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[2\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[3\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[3\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[4\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[4\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[5\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[5\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[6\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[6\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[7\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[7\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[8\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[8\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[9\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[9\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[10\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[10\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[11\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[11\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[12\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[12\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901395 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[13\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[13\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901396 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[14\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[14\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901396 "|LFSR_16_BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_value\[15\] LFSR_16_BIT.vhd(28) " "Inferred latch for \"actual_value\[15\]\" at LFSR_16_BIT.vhd(28)" {  } { { "../LFSR_16_BIT.vhd" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/LFSR_16_BIT.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561169901396 "|LFSR_16_BIT"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561169901931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561169901931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561169901962 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561169901962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561169901962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561169901962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561169901980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 04:18:21 2019 " "Processing ended: Sat Jun 22 04:18:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561169901980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561169901980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561169901980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561169901980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561169903182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561169903183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 04:18:22 2019 " "Processing started: Sat Jun 22 04:18:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561169903183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561169903183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LFSR -c LFSR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561169903183 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561169903292 ""}
{ "Info" "0" "" "Project  = LFSR" {  } {  } 0 0 "Project  = LFSR" 0 0 "Fitter" 0 0 1561169903292 ""}
{ "Info" "0" "" "Revision = LFSR" {  } {  } 0 0 "Revision = LFSR" 0 0 "Fitter" 0 0 1561169903292 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1561169903373 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LFSR EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"LFSR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561169903379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561169903407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561169903407 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561169903456 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561169903468 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561169903674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561169903674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561169903674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561169903674 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561169903675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561169903675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561169903675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561169903675 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561169903786 ""}
{ "Info" "ISTA_SDC_FOUND" "LFSR.sdc " "Reading SDC File: 'LFSR.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561169903787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LFSR.sdc 26 Time value \"3000000.000us\" is not valid " "Ignored create_clock at LFSR.sdc(26): Time value \"3000000.000us\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk\" -period 3000000.000us \[get_ports \{clock_btn\}\] " "create_clock -name \"clk\" -period 3000000.000us \[get_ports \{clock_btn\}\]" {  } { { "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1561169903789 ""}  } { { "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561169903789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LFSR.sdc 26 Option -period: Invalid clock period " "Ignored create_clock at LFSR.sdc(26): Option -period: Invalid clock period" {  } { { "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561169903789 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561169903800 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561169903802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561169903808 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561169903809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561169903809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561169903809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561169903810 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561169903810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561169903810 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561169903810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561169903811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561169903811 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561169903811 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561169903818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561169904194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561169904229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561169904236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561169904373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561169904373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561169904426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561169904745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561169904745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561169904850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561169904852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561169904852 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561169904857 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561169904860 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[0\] 0 " "Pin \"output_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[1\] 0 " "Pin \"output_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[2\] 0 " "Pin \"output_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[3\] 0 " "Pin \"output_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[4\] 0 " "Pin \"output_value\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[5\] 0 " "Pin \"output_value\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[6\] 0 " "Pin \"output_value\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[7\] 0 " "Pin \"output_value\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[8\] 0 " "Pin \"output_value\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[9\] 0 " "Pin \"output_value\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[10\] 0 " "Pin \"output_value\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[11\] 0 " "Pin \"output_value\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[12\] 0 " "Pin \"output_value\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[13\] 0 " "Pin \"output_value\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[14\] 0 " "Pin \"output_value\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_value\[15\] 0 " "Pin \"output_value\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561169904863 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1561169904863 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561169904920 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561169904931 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561169904979 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561169905076 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1561169905099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/output_files/LFSR.fit.smsg " "Generated suppressed messages file C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/output_files/LFSR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561169905146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561169905325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 04:18:25 2019 " "Processing ended: Sat Jun 22 04:18:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561169905325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561169905325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561169905325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561169905325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561169906355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561169906355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 04:18:26 2019 " "Processing started: Sat Jun 22 04:18:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561169906355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561169906355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LFSR -c LFSR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561169906355 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561169906805 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561169906816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561169907093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 04:18:27 2019 " "Processing ended: Sat Jun 22 04:18:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561169907093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561169907093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561169907093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561169907093 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561169907704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561169908232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 04:18:27 2019 " "Processing started: Sat Jun 22 04:18:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561169908233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561169908233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LFSR -c LFSR " "Command: quartus_sta LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561169908233 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561169908348 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561169908482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561169908514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561169908515 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1561169908564 ""}
{ "Info" "ISTA_SDC_FOUND" "LFSR.sdc " "Reading SDC File: 'LFSR.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1561169908573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LFSR.sdc 26 Time value \"3000000.000us\" is not valid " "Ignored create_clock at LFSR.sdc(26): Time value \"3000000.000us\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk\" -period 3000000.000us \[get_ports \{clock_btn\}\] " "create_clock -name \"clk\" -period 3000000.000us \[get_ports \{clock_btn\}\]" {  } { { "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908575 ""}  } { { "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1561169908575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LFSR.sdc 26 Option -period: Invalid clock period " "Ignored create_clock at LFSR.sdc(26): Option -period: Invalid clock period" {  } { { "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" "" { Text "C:/Users/edoardo/Desktop/LFSR_writeTestableFile/Altera/LFSR.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1561169908576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561169908577 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_btn clock_btn " "create_clock -period 1.000 -name clock_btn clock_btn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908578 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908578 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561169908579 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1561169908588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561169908592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.872 " "Worst-case setup slack is -1.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872       -18.373 clock_btn  " "   -1.872       -18.373 clock_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561169908595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.731 " "Worst-case hold slack is 0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731         0.000 clock_btn  " "    0.731         0.000 clock_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561169908597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561169908599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561169908605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 clock_btn  " "   -1.777        -1.777 clock_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561169908610 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561169908647 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1561169908649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.157 " "Worst-case setup slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 clock_btn  " "    0.157         0.000 clock_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561169908675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207         0.000 clock_btn  " "    0.207         0.000 clock_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561169908684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561169908691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561169908698 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561169908698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 clock_btn  " "   -1.222        -1.222 clock_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561169908706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561169908706 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561169908753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561169908780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561169908781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4530 " "Peak virtual memory: 4530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561169908819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 04:18:28 2019 " "Processing ended: Sat Jun 22 04:18:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561169908819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561169908819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561169908819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561169908819 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561169909449 ""}
