
Button_traffic_FSM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000274c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002858  08002858  00003858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800287c  0800287c  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  0800287c  0800287c  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800287c  0800287c  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800287c  0800287c  0000387c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002880  08002880  00003880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002884  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  2000005c  080028e0  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  080028e0  00004120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008302  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae2  00000000  00000000  0000c387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0000de70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a9  00000000  00000000  0000e880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cba  00000000  00000000  0000f029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c086  00000000  00000000  00025ce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008246c  00000000  00000000  00031d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b41d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d4  00000000  00000000  000b4218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000b69ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002840 	.word	0x08002840

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002840 	.word	0x08002840

0800014c <automatic_run>:
int count_green2 = 2;
int count_amber2 =1;
void init_automatic(){

}
void automatic_run(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(status){
 8000150:	4b97      	ldr	r3, [pc, #604]	@ (80003b0 <automatic_run+0x264>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b04      	cmp	r3, #4
 8000158:	f200 8122 	bhi.w	80003a0 <automatic_run+0x254>
 800015c:	a201      	add	r2, pc, #4	@ (adr r2, 8000164 <automatic_run+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000179 	.word	0x08000179
 8000168:	08000191 	.word	0x08000191
 800016c:	0800021f 	.word	0x0800021f
 8000170:	080002a1 	.word	0x080002a1
 8000174:	08000321 	.word	0x08000321
	case INIT:
		if(1){
		status = GREEN_RED;
 8000178:	4b8d      	ldr	r3, [pc, #564]	@ (80003b0 <automatic_run+0x264>)
 800017a:	2202      	movs	r2, #2
 800017c:	601a      	str	r2, [r3, #0]
		setTimer(3000,0);
 800017e:	2100      	movs	r1, #0
 8000180:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000184:	f000 fec2 	bl	8000f0c <setTimer>
		timer_flag[1] = 1;
 8000188:	4b8a      	ldr	r3, [pc, #552]	@ (80003b4 <automatic_run+0x268>)
 800018a:	2201      	movs	r2, #1
 800018c:	605a      	str	r2, [r3, #4]
		}
	break;
 800018e:	e120      	b.n	80003d2 <automatic_run+0x286>

	case GREEN_RED:
		traffic_green_red();
 8000190:	f000 ff9e 	bl	80010d0 <traffic_green_red>
		if(timer_flag[1] == 1 && timer_flag[0] == 0){
 8000194:	4b87      	ldr	r3, [pc, #540]	@ (80003b4 <automatic_run+0x268>)
 8000196:	685b      	ldr	r3, [r3, #4]
 8000198:	2b01      	cmp	r3, #1
 800019a:	d11c      	bne.n	80001d6 <automatic_run+0x8a>
 800019c:	4b85      	ldr	r3, [pc, #532]	@ (80003b4 <automatic_run+0x268>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	2b00      	cmp	r3, #0
 80001a2:	d118      	bne.n	80001d6 <automatic_run+0x8a>
			//update display (7seg)
			display7seg(count_green1);
 80001a4:	4b84      	ldr	r3, [pc, #528]	@ (80003b8 <automatic_run+0x26c>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	4618      	mov	r0, r3
 80001aa:	f000 fb49 	bl	8000840 <display7seg>
			display7seg2(count_red2);
 80001ae:	4b83      	ldr	r3, [pc, #524]	@ (80003bc <automatic_run+0x270>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 fcd2 	bl	8000b5c <display7seg2>
			count_green1--;
 80001b8:	4b7f      	ldr	r3, [pc, #508]	@ (80003b8 <automatic_run+0x26c>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	3b01      	subs	r3, #1
 80001be:	4a7e      	ldr	r2, [pc, #504]	@ (80003b8 <automatic_run+0x26c>)
 80001c0:	6013      	str	r3, [r2, #0]
			count_red2--;
 80001c2:	4b7e      	ldr	r3, [pc, #504]	@ (80003bc <automatic_run+0x270>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	3b01      	subs	r3, #1
 80001c8:	4a7c      	ldr	r2, [pc, #496]	@ (80003bc <automatic_run+0x270>)
 80001ca:	6013      	str	r3, [r2, #0]
			setTimer(1000,1);
 80001cc:	2101      	movs	r1, #1
 80001ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001d2:	f000 fe9b 	bl	8000f0c <setTimer>
		}
		if(timer_flag[0] == 1){
 80001d6:	4b77      	ldr	r3, [pc, #476]	@ (80003b4 <automatic_run+0x268>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	2b01      	cmp	r3, #1
 80001dc:	d10a      	bne.n	80001f4 <automatic_run+0xa8>
			status = AMBER_RED;
 80001de:	4b74      	ldr	r3, [pc, #464]	@ (80003b0 <automatic_run+0x264>)
 80001e0:	2203      	movs	r2, #3
 80001e2:	601a      	str	r2, [r3, #0]
			timer_flag[1] = 1;
 80001e4:	4b73      	ldr	r3, [pc, #460]	@ (80003b4 <automatic_run+0x268>)
 80001e6:	2201      	movs	r2, #1
 80001e8:	605a      	str	r2, [r3, #4]
			setTimer(2000,0);
 80001ea:	2100      	movs	r1, #0
 80001ec:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80001f0:	f000 fe8c 	bl	8000f0c <setTimer>
		}
		if(isButtonPressed() == 1){
 80001f4:	f000 f926 	bl	8000444 <isButtonPressed>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b01      	cmp	r3, #1
 80001fc:	f040 80d2 	bne.w	80003a4 <automatic_run+0x258>
			status = MAN_GREEN_RED;
 8000200:	4b6b      	ldr	r3, [pc, #428]	@ (80003b0 <automatic_run+0x264>)
 8000202:	220c      	movs	r2, #12
 8000204:	601a      	str	r2, [r3, #0]
			display7seg(2);
 8000206:	2002      	movs	r0, #2
 8000208:	f000 fb1a 	bl	8000840 <display7seg>
			display7seg2(4);
 800020c:	2004      	movs	r0, #4
 800020e:	f000 fca5 	bl	8000b5c <display7seg2>
			setTimer(10000,1);
 8000212:	2101      	movs	r1, #1
 8000214:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000218:	f000 fe78 	bl	8000f0c <setTimer>
		}
		break;
 800021c:	e0c2      	b.n	80003a4 <automatic_run+0x258>

	case AMBER_RED:
			traffic_amber_red();
 800021e:	f000 ff7b 	bl	8001118 <traffic_amber_red>
			if(timer_flag[1] == 1 && timer_flag[0] == 0){
 8000222:	4b64      	ldr	r3, [pc, #400]	@ (80003b4 <automatic_run+0x268>)
 8000224:	685b      	ldr	r3, [r3, #4]
 8000226:	2b01      	cmp	r3, #1
 8000228:	d11c      	bne.n	8000264 <automatic_run+0x118>
 800022a:	4b62      	ldr	r3, [pc, #392]	@ (80003b4 <automatic_run+0x268>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	2b00      	cmp	r3, #0
 8000230:	d118      	bne.n	8000264 <automatic_run+0x118>
				//update display (7seg)
				display7seg(count_amber1);
 8000232:	4b63      	ldr	r3, [pc, #396]	@ (80003c0 <automatic_run+0x274>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4618      	mov	r0, r3
 8000238:	f000 fb02 	bl	8000840 <display7seg>
			    display7seg2(count_red2);
 800023c:	4b5f      	ldr	r3, [pc, #380]	@ (80003bc <automatic_run+0x270>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4618      	mov	r0, r3
 8000242:	f000 fc8b 	bl	8000b5c <display7seg2>
			    count_amber1--;
 8000246:	4b5e      	ldr	r3, [pc, #376]	@ (80003c0 <automatic_run+0x274>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	3b01      	subs	r3, #1
 800024c:	4a5c      	ldr	r2, [pc, #368]	@ (80003c0 <automatic_run+0x274>)
 800024e:	6013      	str	r3, [r2, #0]
			    count_red2--;
 8000250:	4b5a      	ldr	r3, [pc, #360]	@ (80003bc <automatic_run+0x270>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	3b01      	subs	r3, #1
 8000256:	4a59      	ldr	r2, [pc, #356]	@ (80003bc <automatic_run+0x270>)
 8000258:	6013      	str	r3, [r2, #0]
				setTimer(1000,1);
 800025a:	2101      	movs	r1, #1
 800025c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000260:	f000 fe54 	bl	8000f0c <setTimer>
			}
			if(timer_flag[0] == 1){
 8000264:	4b53      	ldr	r3, [pc, #332]	@ (80003b4 <automatic_run+0x268>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	2b01      	cmp	r3, #1
 800026a:	d10a      	bne.n	8000282 <automatic_run+0x136>
				status = RED_GREEN;
 800026c:	4b50      	ldr	r3, [pc, #320]	@ (80003b0 <automatic_run+0x264>)
 800026e:	2204      	movs	r2, #4
 8000270:	601a      	str	r2, [r3, #0]
				timer_flag[1] = 1;
 8000272:	4b50      	ldr	r3, [pc, #320]	@ (80003b4 <automatic_run+0x268>)
 8000274:	2201      	movs	r2, #1
 8000276:	605a      	str	r2, [r3, #4]
				setTimer(3000,0);
 8000278:	2100      	movs	r1, #0
 800027a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800027e:	f000 fe45 	bl	8000f0c <setTimer>
			}
			if(isButtonPressed() == 1){
 8000282:	f000 f8df 	bl	8000444 <isButtonPressed>
 8000286:	4603      	mov	r3, r0
 8000288:	2b01      	cmp	r3, #1
 800028a:	f040 808d 	bne.w	80003a8 <automatic_run+0x25c>
				status = MAN_AMBER_RED;
 800028e:	4b48      	ldr	r3, [pc, #288]	@ (80003b0 <automatic_run+0x264>)
 8000290:	220d      	movs	r2, #13
 8000292:	601a      	str	r2, [r3, #0]
				setTimer(10000,1);
 8000294:	2101      	movs	r1, #1
 8000296:	f242 7010 	movw	r0, #10000	@ 0x2710
 800029a:	f000 fe37 	bl	8000f0c <setTimer>
			}
			break;
 800029e:	e083      	b.n	80003a8 <automatic_run+0x25c>

	case RED_GREEN:

			traffic_red_green();
 80002a0:	f000 ff5e 	bl	8001160 <traffic_red_green>
			if(timer_flag[1] == 1&& timer_flag[0] == 0){
 80002a4:	4b43      	ldr	r3, [pc, #268]	@ (80003b4 <automatic_run+0x268>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d11c      	bne.n	80002e6 <automatic_run+0x19a>
 80002ac:	4b41      	ldr	r3, [pc, #260]	@ (80003b4 <automatic_run+0x268>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d118      	bne.n	80002e6 <automatic_run+0x19a>
				//update display (7seg)
				display7seg(count_red1);
 80002b4:	4b43      	ldr	r3, [pc, #268]	@ (80003c4 <automatic_run+0x278>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 fac1 	bl	8000840 <display7seg>
				display7seg2(count_green2);
 80002be:	4b42      	ldr	r3, [pc, #264]	@ (80003c8 <automatic_run+0x27c>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 fc4a 	bl	8000b5c <display7seg2>
				count_red1--;
 80002c8:	4b3e      	ldr	r3, [pc, #248]	@ (80003c4 <automatic_run+0x278>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	3b01      	subs	r3, #1
 80002ce:	4a3d      	ldr	r2, [pc, #244]	@ (80003c4 <automatic_run+0x278>)
 80002d0:	6013      	str	r3, [r2, #0]
				count_green2--;
 80002d2:	4b3d      	ldr	r3, [pc, #244]	@ (80003c8 <automatic_run+0x27c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	3b01      	subs	r3, #1
 80002d8:	4a3b      	ldr	r2, [pc, #236]	@ (80003c8 <automatic_run+0x27c>)
 80002da:	6013      	str	r3, [r2, #0]
				setTimer(1000,1);
 80002dc:	2101      	movs	r1, #1
 80002de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002e2:	f000 fe13 	bl	8000f0c <setTimer>
			}
			if(timer_flag[0] == 1){
 80002e6:	4b33      	ldr	r3, [pc, #204]	@ (80003b4 <automatic_run+0x268>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d10a      	bne.n	8000304 <automatic_run+0x1b8>
				status = RED_AMBER;
 80002ee:	4b30      	ldr	r3, [pc, #192]	@ (80003b0 <automatic_run+0x264>)
 80002f0:	2205      	movs	r2, #5
 80002f2:	601a      	str	r2, [r3, #0]
				timer_flag[1] = 1;
 80002f4:	4b2f      	ldr	r3, [pc, #188]	@ (80003b4 <automatic_run+0x268>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	605a      	str	r2, [r3, #4]
				setTimer(2000,0);
 80002fa:	2100      	movs	r1, #0
 80002fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000300:	f000 fe04 	bl	8000f0c <setTimer>
			}
			if(isButtonPressed() == 1){
 8000304:	f000 f89e 	bl	8000444 <isButtonPressed>
 8000308:	4603      	mov	r3, r0
 800030a:	2b01      	cmp	r3, #1
 800030c:	d14e      	bne.n	80003ac <automatic_run+0x260>
				status = MAN_RED_GREEN;
 800030e:	4b28      	ldr	r3, [pc, #160]	@ (80003b0 <automatic_run+0x264>)
 8000310:	220e      	movs	r2, #14
 8000312:	601a      	str	r2, [r3, #0]
				setTimer(10000,1);
 8000314:	2101      	movs	r1, #1
 8000316:	f242 7010 	movw	r0, #10000	@ 0x2710
 800031a:	f000 fdf7 	bl	8000f0c <setTimer>
			}
			break;
 800031e:	e045      	b.n	80003ac <automatic_run+0x260>

	case RED_AMBER:
			traffic_red_amber();
 8000320:	f000 ff42 	bl	80011a8 <traffic_red_amber>
			if(timer_flag[1] == 1&& timer_flag[0] == 0){
 8000324:	4b23      	ldr	r3, [pc, #140]	@ (80003b4 <automatic_run+0x268>)
 8000326:	685b      	ldr	r3, [r3, #4]
 8000328:	2b01      	cmp	r3, #1
 800032a:	d11c      	bne.n	8000366 <automatic_run+0x21a>
 800032c:	4b21      	ldr	r3, [pc, #132]	@ (80003b4 <automatic_run+0x268>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	2b00      	cmp	r3, #0
 8000332:	d118      	bne.n	8000366 <automatic_run+0x21a>
				//update display (7seg)
				display7seg(count_red1);
 8000334:	4b23      	ldr	r3, [pc, #140]	@ (80003c4 <automatic_run+0x278>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4618      	mov	r0, r3
 800033a:	f000 fa81 	bl	8000840 <display7seg>
				display7seg2(count_amber2);
 800033e:	4b23      	ldr	r3, [pc, #140]	@ (80003cc <automatic_run+0x280>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4618      	mov	r0, r3
 8000344:	f000 fc0a 	bl	8000b5c <display7seg2>
				count_red1--;
 8000348:	4b1e      	ldr	r3, [pc, #120]	@ (80003c4 <automatic_run+0x278>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	3b01      	subs	r3, #1
 800034e:	4a1d      	ldr	r2, [pc, #116]	@ (80003c4 <automatic_run+0x278>)
 8000350:	6013      	str	r3, [r2, #0]
				count_amber2--;
 8000352:	4b1e      	ldr	r3, [pc, #120]	@ (80003cc <automatic_run+0x280>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	3b01      	subs	r3, #1
 8000358:	4a1c      	ldr	r2, [pc, #112]	@ (80003cc <automatic_run+0x280>)
 800035a:	6013      	str	r3, [r2, #0]
				setTimer(1000,1);
 800035c:	2101      	movs	r1, #1
 800035e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000362:	f000 fdd3 	bl	8000f0c <setTimer>
			}
			if(timer_flag[0] == 1){
 8000366:	4b13      	ldr	r3, [pc, #76]	@ (80003b4 <automatic_run+0x268>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	2b01      	cmp	r3, #1
 800036c:	d10a      	bne.n	8000384 <automatic_run+0x238>
				status = GREEN_RED;
 800036e:	4b10      	ldr	r3, [pc, #64]	@ (80003b0 <automatic_run+0x264>)
 8000370:	2202      	movs	r2, #2
 8000372:	601a      	str	r2, [r3, #0]
				timer_flag[1] = 1;
 8000374:	4b0f      	ldr	r3, [pc, #60]	@ (80003b4 <automatic_run+0x268>)
 8000376:	2201      	movs	r2, #1
 8000378:	605a      	str	r2, [r3, #4]
				setTimer(3000,0);
 800037a:	2100      	movs	r1, #0
 800037c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000380:	f000 fdc4 	bl	8000f0c <setTimer>
			}
			if(isButtonPressed() == 1){
 8000384:	f000 f85e 	bl	8000444 <isButtonPressed>
 8000388:	4603      	mov	r3, r0
 800038a:	2b01      	cmp	r3, #1
 800038c:	d120      	bne.n	80003d0 <automatic_run+0x284>
				status = MAN_RED_AMBER;
 800038e:	4b08      	ldr	r3, [pc, #32]	@ (80003b0 <automatic_run+0x264>)
 8000390:	220f      	movs	r2, #15
 8000392:	601a      	str	r2, [r3, #0]
				setTimer(10000,1);
 8000394:	2101      	movs	r1, #1
 8000396:	f242 7010 	movw	r0, #10000	@ 0x2710
 800039a:	f000 fdb7 	bl	8000f0c <setTimer>
			}
			break;
 800039e:	e017      	b.n	80003d0 <automatic_run+0x284>


	default:
		break;
 80003a0:	bf00      	nop
 80003a2:	e016      	b.n	80003d2 <automatic_run+0x286>
		break;
 80003a4:	bf00      	nop
 80003a6:	e014      	b.n	80003d2 <automatic_run+0x286>
			break;
 80003a8:	bf00      	nop
 80003aa:	e012      	b.n	80003d2 <automatic_run+0x286>
			break;
 80003ac:	bf00      	nop
 80003ae:	e010      	b.n	80003d2 <automatic_run+0x286>
 80003b0:	20000000 	.word	0x20000000
 80003b4:	200000f4 	.word	0x200000f4
 80003b8:	20000008 	.word	0x20000008
 80003bc:	20000010 	.word	0x20000010
 80003c0:	2000000c 	.word	0x2000000c
 80003c4:	20000004 	.word	0x20000004
 80003c8:	20000014 	.word	0x20000014
 80003cc:	20000018 	.word	0x20000018
			break;
 80003d0:	bf00      	nop
	}

	if (count_red1 < 0 && count_green1 < 0 && count_amber1 < 0 &&
 80003d2:	4b16      	ldr	r3, [pc, #88]	@ (800042c <automatic_run+0x2e0>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	da25      	bge.n	8000426 <automatic_run+0x2da>
 80003da:	4b15      	ldr	r3, [pc, #84]	@ (8000430 <automatic_run+0x2e4>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	da21      	bge.n	8000426 <automatic_run+0x2da>
 80003e2:	4b14      	ldr	r3, [pc, #80]	@ (8000434 <automatic_run+0x2e8>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	da1d      	bge.n	8000426 <automatic_run+0x2da>
	    count_red2 < 0 && count_green2 < 0 && count_amber2 < 0) {
 80003ea:	4b13      	ldr	r3, [pc, #76]	@ (8000438 <automatic_run+0x2ec>)
 80003ec:	681b      	ldr	r3, [r3, #0]
	if (count_red1 < 0 && count_green1 < 0 && count_amber1 < 0 &&
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	da19      	bge.n	8000426 <automatic_run+0x2da>
	    count_red2 < 0 && count_green2 < 0 && count_amber2 < 0) {
 80003f2:	4b12      	ldr	r3, [pc, #72]	@ (800043c <automatic_run+0x2f0>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	da15      	bge.n	8000426 <automatic_run+0x2da>
 80003fa:	4b11      	ldr	r3, [pc, #68]	@ (8000440 <automatic_run+0x2f4>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	da11      	bge.n	8000426 <automatic_run+0x2da>
	    count_red1 = 4;
 8000402:	4b0a      	ldr	r3, [pc, #40]	@ (800042c <automatic_run+0x2e0>)
 8000404:	2204      	movs	r2, #4
 8000406:	601a      	str	r2, [r3, #0]
	    count_green1 = 2;
 8000408:	4b09      	ldr	r3, [pc, #36]	@ (8000430 <automatic_run+0x2e4>)
 800040a:	2202      	movs	r2, #2
 800040c:	601a      	str	r2, [r3, #0]
	    count_amber1 = 1;
 800040e:	4b09      	ldr	r3, [pc, #36]	@ (8000434 <automatic_run+0x2e8>)
 8000410:	2201      	movs	r2, #1
 8000412:	601a      	str	r2, [r3, #0]
	    count_red2 = 4;
 8000414:	4b08      	ldr	r3, [pc, #32]	@ (8000438 <automatic_run+0x2ec>)
 8000416:	2204      	movs	r2, #4
 8000418:	601a      	str	r2, [r3, #0]
	    count_green2 = 2;
 800041a:	4b08      	ldr	r3, [pc, #32]	@ (800043c <automatic_run+0x2f0>)
 800041c:	2202      	movs	r2, #2
 800041e:	601a      	str	r2, [r3, #0]
	    count_amber2 = 1;
 8000420:	4b07      	ldr	r3, [pc, #28]	@ (8000440 <automatic_run+0x2f4>)
 8000422:	2201      	movs	r2, #1
 8000424:	601a      	str	r2, [r3, #0]
	}

}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000004 	.word	0x20000004
 8000430:	20000008 	.word	0x20000008
 8000434:	2000000c 	.word	0x2000000c
 8000438:	20000010 	.word	0x20000010
 800043c:	20000014 	.word	0x20000014
 8000440:	20000018 	.word	0x20000018

08000444 <isButtonPressed>:
int keyReg1[3] = {NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int keyReg2[3] = {NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int keyReg3[3] = {NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int TimerForKeyPressed = 200; //nhan de 2s moi xu li

int isButtonPressed(){
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
	for(int i = 0; i<3; i++){
 800044a:	2300      	movs	r3, #0
 800044c:	607b      	str	r3, [r7, #4]
 800044e:	e00f      	b.n	8000470 <isButtonPressed+0x2c>
		if(button_flag[i] == 1){
 8000450:	4a0c      	ldr	r2, [pc, #48]	@ (8000484 <isButtonPressed+0x40>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000458:	2b01      	cmp	r3, #1
 800045a:	d106      	bne.n	800046a <isButtonPressed+0x26>
			button_flag[i] = 0;
 800045c:	4a09      	ldr	r2, [pc, #36]	@ (8000484 <isButtonPressed+0x40>)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	2100      	movs	r1, #0
 8000462:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 8000466:	2301      	movs	r3, #1
 8000468:	e006      	b.n	8000478 <isButtonPressed+0x34>
	for(int i = 0; i<3; i++){
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	3301      	adds	r3, #1
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2b02      	cmp	r3, #2
 8000474:	ddec      	ble.n	8000450 <isButtonPressed+0xc>
		}
	}
		return 0;
 8000476:	2300      	movs	r3, #0
}
 8000478:	4618      	mov	r0, r3
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	20000078 	.word	0x20000078

08000488 <subKeyProcess>:
void subKeyProcess(int i){
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
	button_flag[i] = 1;
 8000490:	4a04      	ldr	r2, [pc, #16]	@ (80004a4 <subKeyProcess+0x1c>)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2101      	movs	r1, #1
 8000496:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr
 80004a4:	20000078 	.word	0x20000078

080004a8 <getKeyInput>:
void getKeyInput(){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
	for(int i = 0; i<3;i++){
 80004ae:	2300      	movs	r3, #0
 80004b0:	607b      	str	r3, [r7, #4]
 80004b2:	e085      	b.n	80005c0 <getKeyInput+0x118>
 keyReg0[i] = keyReg1[i];
 80004b4:	4a47      	ldr	r2, [pc, #284]	@ (80005d4 <getKeyInput+0x12c>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004bc:	4946      	ldr	r1, [pc, #280]	@ (80005d8 <getKeyInput+0x130>)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 keyReg1[i] = keyReg2[i];
 80004c4:	4a45      	ldr	r2, [pc, #276]	@ (80005dc <getKeyInput+0x134>)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004cc:	4941      	ldr	r1, [pc, #260]	@ (80005d4 <getKeyInput+0x12c>)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 switch (i){
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2b02      	cmp	r3, #2
 80004d8:	d01d      	beq.n	8000516 <getKeyInput+0x6e>
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	2b02      	cmp	r3, #2
 80004de:	dc24      	bgt.n	800052a <getKeyInput+0x82>
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d003      	beq.n	80004ee <getKeyInput+0x46>
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d00a      	beq.n	8000502 <getKeyInput+0x5a>
 80004ec:	e01d      	b.n	800052a <getKeyInput+0x82>
	 case 0: keyReg2[0] = HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin);
 80004ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f2:	483b      	ldr	r0, [pc, #236]	@ (80005e0 <getKeyInput+0x138>)
 80004f4:	f001 f98e 	bl	8001814 <HAL_GPIO_ReadPin>
 80004f8:	4603      	mov	r3, r0
 80004fa:	461a      	mov	r2, r3
 80004fc:	4b37      	ldr	r3, [pc, #220]	@ (80005dc <getKeyInput+0x134>)
 80004fe:	601a      	str	r2, [r3, #0]
		 break;
 8000500:	e013      	b.n	800052a <getKeyInput+0x82>
	 case 1: keyReg2[1] = HAL_GPIO_ReadPin(b1_GPIO_Port,b1_Pin);
 8000502:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000506:	4837      	ldr	r0, [pc, #220]	@ (80005e4 <getKeyInput+0x13c>)
 8000508:	f001 f984 	bl	8001814 <HAL_GPIO_ReadPin>
 800050c:	4603      	mov	r3, r0
 800050e:	461a      	mov	r2, r3
 8000510:	4b32      	ldr	r3, [pc, #200]	@ (80005dc <getKeyInput+0x134>)
 8000512:	605a      	str	r2, [r3, #4]
		 break;
 8000514:	e009      	b.n	800052a <getKeyInput+0x82>
	 case 2: keyReg2[2] = HAL_GPIO_ReadPin(b2_GPIO_Port, b2_Pin);
 8000516:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800051a:	4832      	ldr	r0, [pc, #200]	@ (80005e4 <getKeyInput+0x13c>)
 800051c:	f001 f97a 	bl	8001814 <HAL_GPIO_ReadPin>
 8000520:	4603      	mov	r3, r0
 8000522:	461a      	mov	r2, r3
 8000524:	4b2d      	ldr	r3, [pc, #180]	@ (80005dc <getKeyInput+0x134>)
 8000526:	609a      	str	r2, [r3, #8]
		 break;
 8000528:	bf00      	nop
 }
 if((keyReg0[i] == keyReg1[i])&&(keyReg1[i] == keyReg2[i])){
 800052a:	4a2b      	ldr	r2, [pc, #172]	@ (80005d8 <getKeyInput+0x130>)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000532:	4928      	ldr	r1, [pc, #160]	@ (80005d4 <getKeyInput+0x12c>)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800053a:	429a      	cmp	r2, r3
 800053c:	d13d      	bne.n	80005ba <getKeyInput+0x112>
 800053e:	4a25      	ldr	r2, [pc, #148]	@ (80005d4 <getKeyInput+0x12c>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000546:	4925      	ldr	r1, [pc, #148]	@ (80005dc <getKeyInput+0x134>)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800054e:	429a      	cmp	r2, r3
 8000550:	d133      	bne.n	80005ba <getKeyInput+0x112>
	 if(keyReg3[i] != keyReg2[i]){
 8000552:	4a25      	ldr	r2, [pc, #148]	@ (80005e8 <getKeyInput+0x140>)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800055a:	4920      	ldr	r1, [pc, #128]	@ (80005dc <getKeyInput+0x134>)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000562:	429a      	cmp	r2, r3
 8000564:	d014      	beq.n	8000590 <getKeyInput+0xe8>
		 keyReg3[i] = keyReg2[i];
 8000566:	4a1d      	ldr	r2, [pc, #116]	@ (80005dc <getKeyInput+0x134>)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800056e:	491e      	ldr	r1, [pc, #120]	@ (80005e8 <getKeyInput+0x140>)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 if(keyReg2[i] == PRESSED_STATE){
 8000576:	4a19      	ldr	r2, [pc, #100]	@ (80005dc <getKeyInput+0x134>)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d11b      	bne.n	80005ba <getKeyInput+0x112>
			 //TODO
			 subKeyProcess(i);
 8000582:	6878      	ldr	r0, [r7, #4]
 8000584:	f7ff ff80 	bl	8000488 <subKeyProcess>
			 TimerForKeyPressed = 200;
 8000588:	4b18      	ldr	r3, [pc, #96]	@ (80005ec <getKeyInput+0x144>)
 800058a:	22c8      	movs	r2, #200	@ 0xc8
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	e014      	b.n	80005ba <getKeyInput+0x112>
		 }
	 }else{
		 TimerForKeyPressed--;
 8000590:	4b16      	ldr	r3, [pc, #88]	@ (80005ec <getKeyInput+0x144>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	3b01      	subs	r3, #1
 8000596:	4a15      	ldr	r2, [pc, #84]	@ (80005ec <getKeyInput+0x144>)
 8000598:	6013      	str	r3, [r2, #0]
		 if(TimerForKeyPressed == 0){
 800059a:	4b14      	ldr	r3, [pc, #80]	@ (80005ec <getKeyInput+0x144>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d10b      	bne.n	80005ba <getKeyInput+0x112>
			 //TODO
			if(keyReg2[i] == PRESSED_STATE){
 80005a2:	4a0e      	ldr	r2, [pc, #56]	@ (80005dc <getKeyInput+0x134>)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d102      	bne.n	80005b4 <getKeyInput+0x10c>
			 subKeyProcess(i);
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f7ff ff6a 	bl	8000488 <subKeyProcess>
			}
			 TimerForKeyPressed = 200;
 80005b4:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <getKeyInput+0x144>)
 80005b6:	22c8      	movs	r2, #200	@ 0xc8
 80005b8:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<3;i++){
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	3301      	adds	r3, #1
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	f77f af76 	ble.w	80004b4 <getKeyInput+0xc>
		 }
	 }
 }
	}
}
 80005c8:	bf00      	nop
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000028 	.word	0x20000028
 80005d8:	2000001c 	.word	0x2000001c
 80005dc:	20000034 	.word	0x20000034
 80005e0:	40011000 	.word	0x40011000
 80005e4:	40010c00 	.word	0x40010c00
 80005e8:	20000040 	.word	0x20000040
 80005ec:	2000004c 	.word	0x2000004c

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f4:	f000 fe22 	bl	800123c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f8:	f000 f80c 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fc:	f000 f892 	bl	8000724 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000600:	f000 f844 	bl	800068c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim2);
 8000604:	4802      	ldr	r0, [pc, #8]	@ (8000610 <main+0x20>)
 8000606:	f001 fd63 	bl	80020d0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  automatic_run();
 800060a:	f7ff fd9f 	bl	800014c <automatic_run>
 800060e:	e7fc      	b.n	800060a <main+0x1a>
 8000610:	20000084 	.word	0x20000084

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b090      	sub	sp, #64	@ 0x40
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 0318 	add.w	r3, r7, #24
 800061e:	2228      	movs	r2, #40	@ 0x28
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f002 f8e0 	bl	80027e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]
 8000634:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000636:	2302      	movs	r3, #2
 8000638:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063a:	2301      	movs	r3, #1
 800063c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800063e:	2310      	movs	r3, #16
 8000640:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000642:	2300      	movs	r3, #0
 8000644:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000646:	f107 0318 	add.w	r3, r7, #24
 800064a:	4618      	mov	r0, r3
 800064c:	f001 f912 	bl	8001874 <HAL_RCC_OscConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000656:	f000 f8ed 	bl	8000834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065a:	230f      	movs	r3, #15
 800065c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f001 fb80 	bl	8001d78 <HAL_RCC_ClockConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800067e:	f000 f8d9 	bl	8000834 <Error_Handler>
  }
}
 8000682:	bf00      	nop
 8000684:	3740      	adds	r7, #64	@ 0x40
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
	...

0800068c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000692:	f107 0308 	add.w	r3, r7, #8
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006a0:	463b      	mov	r3, r7
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80006b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006b2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80006b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b8:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80006be:	4b18      	ldr	r3, [pc, #96]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006c0:	2209      	movs	r2, #9
 80006c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c4:	4b16      	ldr	r3, [pc, #88]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ca:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006d0:	4813      	ldr	r0, [pc, #76]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006d2:	f001 fcad 	bl	8002030 <HAL_TIM_Base_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80006dc:	f000 f8aa 	bl	8000834 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006e6:	f107 0308 	add.w	r3, r7, #8
 80006ea:	4619      	mov	r1, r3
 80006ec:	480c      	ldr	r0, [pc, #48]	@ (8000720 <MX_TIM2_Init+0x94>)
 80006ee:	f001 fe2b 	bl	8002348 <HAL_TIM_ConfigClockSource>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80006f8:	f000 f89c 	bl	8000834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006fc:	2300      	movs	r3, #0
 80006fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000704:	463b      	mov	r3, r7
 8000706:	4619      	mov	r1, r3
 8000708:	4805      	ldr	r0, [pc, #20]	@ (8000720 <MX_TIM2_Init+0x94>)
 800070a:	f002 f803 	bl	8002714 <HAL_TIMEx_MasterConfigSynchronization>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000714:	f000 f88e 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000718:	bf00      	nop
 800071a:	3718      	adds	r7, #24
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000084 	.word	0x20000084

08000724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b088      	sub	sp, #32
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	f107 0310 	add.w	r3, r7, #16
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000738:	4b34      	ldr	r3, [pc, #208]	@ (800080c <MX_GPIO_Init+0xe8>)
 800073a:	699b      	ldr	r3, [r3, #24]
 800073c:	4a33      	ldr	r2, [pc, #204]	@ (800080c <MX_GPIO_Init+0xe8>)
 800073e:	f043 0310 	orr.w	r3, r3, #16
 8000742:	6193      	str	r3, [r2, #24]
 8000744:	4b31      	ldr	r3, [pc, #196]	@ (800080c <MX_GPIO_Init+0xe8>)
 8000746:	699b      	ldr	r3, [r3, #24]
 8000748:	f003 0310 	and.w	r3, r3, #16
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000750:	4b2e      	ldr	r3, [pc, #184]	@ (800080c <MX_GPIO_Init+0xe8>)
 8000752:	699b      	ldr	r3, [r3, #24]
 8000754:	4a2d      	ldr	r2, [pc, #180]	@ (800080c <MX_GPIO_Init+0xe8>)
 8000756:	f043 0304 	orr.w	r3, r3, #4
 800075a:	6193      	str	r3, [r2, #24]
 800075c:	4b2b      	ldr	r3, [pc, #172]	@ (800080c <MX_GPIO_Init+0xe8>)
 800075e:	699b      	ldr	r3, [r3, #24]
 8000760:	f003 0304 	and.w	r3, r3, #4
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000768:	4b28      	ldr	r3, [pc, #160]	@ (800080c <MX_GPIO_Init+0xe8>)
 800076a:	699b      	ldr	r3, [r3, #24]
 800076c:	4a27      	ldr	r2, [pc, #156]	@ (800080c <MX_GPIO_Init+0xe8>)
 800076e:	f043 0308 	orr.w	r3, r3, #8
 8000772:	6193      	str	r3, [r2, #24]
 8000774:	4b25      	ldr	r3, [pc, #148]	@ (800080c <MX_GPIO_Init+0xe8>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	f003 0308 	and.w	r3, r3, #8
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, S1_Pin|S2_Pin|S3_Pin|S4_Pin
 8000780:	2200      	movs	r2, #0
 8000782:	f647 71fe 	movw	r1, #32766	@ 0x7ffe
 8000786:	4822      	ldr	r0, [pc, #136]	@ (8000810 <MX_GPIO_Init+0xec>)
 8000788:	f001 f85b 	bl	8001842 <HAL_GPIO_WritePin>
                          |S5_Pin|S6_Pin|S7_Pin|S8_Pin
                          |S9_Pin|S10_Pin|S11_Pin|S12_Pin
                          |S13_Pin|S14_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_Pin|G_Pin|Y_Pin|R1_Pin
 800078c:	2200      	movs	r2, #0
 800078e:	213f      	movs	r1, #63	@ 0x3f
 8000790:	4820      	ldr	r0, [pc, #128]	@ (8000814 <MX_GPIO_Init+0xf0>)
 8000792:	f001 f856 	bl	8001842 <HAL_GPIO_WritePin>
                          |G1_Pin|Y1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 8000796:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800079a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007a0:	2301      	movs	r3, #1
 80007a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 80007a4:	f107 0310 	add.w	r3, r7, #16
 80007a8:	4619      	mov	r1, r3
 80007aa:	481b      	ldr	r0, [pc, #108]	@ (8000818 <MX_GPIO_Init+0xf4>)
 80007ac:	f000 feb6 	bl	800151c <HAL_GPIO_Init>

  /*Configure GPIO pins : S1_Pin S2_Pin S3_Pin S4_Pin
                           S5_Pin S6_Pin S7_Pin S8_Pin
                           S9_Pin S10_Pin S11_Pin S12_Pin
                           S13_Pin S14_Pin */
  GPIO_InitStruct.Pin = S1_Pin|S2_Pin|S3_Pin|S4_Pin
 80007b0:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 80007b4:	613b      	str	r3, [r7, #16]
                          |S5_Pin|S6_Pin|S7_Pin|S8_Pin
                          |S9_Pin|S10_Pin|S11_Pin|S12_Pin
                          |S13_Pin|S14_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b6:	2301      	movs	r3, #1
 80007b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007be:	2302      	movs	r3, #2
 80007c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	f107 0310 	add.w	r3, r7, #16
 80007c6:	4619      	mov	r1, r3
 80007c8:	4811      	ldr	r0, [pc, #68]	@ (8000810 <MX_GPIO_Init+0xec>)
 80007ca:	f000 fea7 	bl	800151c <HAL_GPIO_Init>

  /*Configure GPIO pins : R_Pin G_Pin Y_Pin R1_Pin
                           G1_Pin Y1_Pin */
  GPIO_InitStruct.Pin = R_Pin|G_Pin|Y_Pin|R1_Pin
 80007ce:	233f      	movs	r3, #63	@ 0x3f
 80007d0:	613b      	str	r3, [r7, #16]
                          |G1_Pin|Y1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d2:	2301      	movs	r3, #1
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007da:	2302      	movs	r3, #2
 80007dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	4619      	mov	r1, r3
 80007e4:	480b      	ldr	r0, [pc, #44]	@ (8000814 <MX_GPIO_Init+0xf0>)
 80007e6:	f000 fe99 	bl	800151c <HAL_GPIO_Init>

  /*Configure GPIO pins : b1_Pin b2_Pin */
  GPIO_InitStruct.Pin = b1_Pin|b2_Pin;
 80007ea:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80007ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	f107 0310 	add.w	r3, r7, #16
 80007fc:	4619      	mov	r1, r3
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_GPIO_Init+0xf0>)
 8000800:	f000 fe8c 	bl	800151c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000804:	bf00      	nop
 8000806:	3720      	adds	r7, #32
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40021000 	.word	0x40021000
 8000810:	40010800 	.word	0x40010800
 8000814:	40010c00 	.word	0x40010c00
 8000818:	40011000 	.word	0x40011000

0800081c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	getKeyInput();
 8000824:	f7ff fe40 	bl	80004a8 <getKeyInput>
	timerRun();
 8000828:	f000 fb90 	bl	8000f4c <timerRun>

}
 800082c:	bf00      	nop
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <Error_Handler+0x8>

08000840 <display7seg>:
 *
 *  Created on: Sep 24, 2024
 *      Author: 84859
 */
#include "seven_seg.h"
void display7seg(int num){
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	switch(num){
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b09      	cmp	r3, #9
 800084c:	f200 8180 	bhi.w	8000b50 <display7seg+0x310>
 8000850:	a201      	add	r2, pc, #4	@ (adr r2, 8000858 <display7seg+0x18>)
 8000852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000856:	bf00      	nop
 8000858:	08000881 	.word	0x08000881
 800085c:	080008c9 	.word	0x080008c9
 8000860:	08000911 	.word	0x08000911
 8000864:	08000959 	.word	0x08000959
 8000868:	080009a1 	.word	0x080009a1
 800086c:	080009e9 	.word	0x080009e9
 8000870:	08000a31 	.word	0x08000a31
 8000874:	08000a79 	.word	0x08000a79
 8000878:	08000ac1 	.word	0x08000ac1
 800087c:	08000b09 	.word	0x08000b09
		 case 0:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	2102      	movs	r1, #2
 8000884:	48b4      	ldr	r0, [pc, #720]	@ (8000b58 <display7seg+0x318>)
 8000886:	f000 ffdc 	bl	8001842 <HAL_GPIO_WritePin>
			   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2104      	movs	r1, #4
 800088e:	48b2      	ldr	r0, [pc, #712]	@ (8000b58 <display7seg+0x318>)
 8000890:	f000 ffd7 	bl	8001842 <HAL_GPIO_WritePin>
			   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	2108      	movs	r1, #8
 8000898:	48af      	ldr	r0, [pc, #700]	@ (8000b58 <display7seg+0x318>)
 800089a:	f000 ffd2 	bl	8001842 <HAL_GPIO_WritePin>
			   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2110      	movs	r1, #16
 80008a2:	48ad      	ldr	r0, [pc, #692]	@ (8000b58 <display7seg+0x318>)
 80008a4:	f000 ffcd 	bl	8001842 <HAL_GPIO_WritePin>
			   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2120      	movs	r1, #32
 80008ac:	48aa      	ldr	r0, [pc, #680]	@ (8000b58 <display7seg+0x318>)
 80008ae:	f000 ffc8 	bl	8001842 <HAL_GPIO_WritePin>
			   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2140      	movs	r1, #64	@ 0x40
 80008b6:	48a8      	ldr	r0, [pc, #672]	@ (8000b58 <display7seg+0x318>)
 80008b8:	f000 ffc3 	bl	8001842 <HAL_GPIO_WritePin>
			   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_SET);
 80008bc:	2201      	movs	r2, #1
 80008be:	2180      	movs	r1, #128	@ 0x80
 80008c0:	48a5      	ldr	r0, [pc, #660]	@ (8000b58 <display7seg+0x318>)
 80008c2:	f000 ffbe 	bl	8001842 <HAL_GPIO_WritePin>

			   break;
 80008c6:	e143      	b.n	8000b50 <display7seg+0x310>

		 case 1:
			 HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	2104      	movs	r1, #4
 80008cc:	48a2      	ldr	r0, [pc, #648]	@ (8000b58 <display7seg+0x318>)
 80008ce:	f000 ffb8 	bl	8001842 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2108      	movs	r1, #8
 80008d6:	48a0      	ldr	r0, [pc, #640]	@ (8000b58 <display7seg+0x318>)
 80008d8:	f000 ffb3 	bl	8001842 <HAL_GPIO_WritePin>


			HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	2102      	movs	r1, #2
 80008e0:	489d      	ldr	r0, [pc, #628]	@ (8000b58 <display7seg+0x318>)
 80008e2:	f000 ffae 	bl	8001842 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2110      	movs	r1, #16
 80008ea:	489b      	ldr	r0, [pc, #620]	@ (8000b58 <display7seg+0x318>)
 80008ec:	f000 ffa9 	bl	8001842 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	2120      	movs	r1, #32
 80008f4:	4898      	ldr	r0, [pc, #608]	@ (8000b58 <display7seg+0x318>)
 80008f6:	f000 ffa4 	bl	8001842 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2140      	movs	r1, #64	@ 0x40
 80008fe:	4896      	ldr	r0, [pc, #600]	@ (8000b58 <display7seg+0x318>)
 8000900:	f000 ff9f 	bl	8001842 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_SET);
 8000904:	2201      	movs	r2, #1
 8000906:	2180      	movs	r1, #128	@ 0x80
 8000908:	4893      	ldr	r0, [pc, #588]	@ (8000b58 <display7seg+0x318>)
 800090a:	f000 ff9a 	bl	8001842 <HAL_GPIO_WritePin>

			  break;
 800090e:	e11f      	b.n	8000b50 <display7seg+0x310>


		 case 2:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2102      	movs	r1, #2
 8000914:	4890      	ldr	r0, [pc, #576]	@ (8000b58 <display7seg+0x318>)
 8000916:	f000 ff94 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	2104      	movs	r1, #4
 800091e:	488e      	ldr	r0, [pc, #568]	@ (8000b58 <display7seg+0x318>)
 8000920:	f000 ff8f 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	2110      	movs	r1, #16
 8000928:	488b      	ldr	r0, [pc, #556]	@ (8000b58 <display7seg+0x318>)
 800092a:	f000 ff8a 	bl	8001842 <HAL_GPIO_WritePin>
					  		   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_RESET);
 800092e:	2200      	movs	r2, #0
 8000930:	2120      	movs	r1, #32
 8000932:	4889      	ldr	r0, [pc, #548]	@ (8000b58 <display7seg+0x318>)
 8000934:	f000 ff85 	bl	8001842 <HAL_GPIO_WritePin>
					  		 HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 8000938:	2200      	movs	r2, #0
 800093a:	2180      	movs	r1, #128	@ 0x80
 800093c:	4886      	ldr	r0, [pc, #536]	@ (8000b58 <display7seg+0x318>)
 800093e:	f000 ff80 	bl	8001842 <HAL_GPIO_WritePin>



					  		  HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_SET);
 8000942:	2201      	movs	r2, #1
 8000944:	2108      	movs	r1, #8
 8000946:	4884      	ldr	r0, [pc, #528]	@ (8000b58 <display7seg+0x318>)
 8000948:	f000 ff7b 	bl	8001842 <HAL_GPIO_WritePin>
					  		  HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_SET);
 800094c:	2201      	movs	r2, #1
 800094e:	2140      	movs	r1, #64	@ 0x40
 8000950:	4881      	ldr	r0, [pc, #516]	@ (8000b58 <display7seg+0x318>)
 8000952:	f000 ff76 	bl	8001842 <HAL_GPIO_WritePin>
					  		  break;
 8000956:	e0fb      	b.n	8000b50 <display7seg+0x310>

		 case 3:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	2102      	movs	r1, #2
 800095c:	487e      	ldr	r0, [pc, #504]	@ (8000b58 <display7seg+0x318>)
 800095e:	f000 ff70 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	2104      	movs	r1, #4
 8000966:	487c      	ldr	r0, [pc, #496]	@ (8000b58 <display7seg+0x318>)
 8000968:	f000 ff6b 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	2108      	movs	r1, #8
 8000970:	4879      	ldr	r0, [pc, #484]	@ (8000b58 <display7seg+0x318>)
 8000972:	f000 ff66 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	2110      	movs	r1, #16
 800097a:	4877      	ldr	r0, [pc, #476]	@ (8000b58 <display7seg+0x318>)
 800097c:	f000 ff61 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	2120      	movs	r1, #32
 8000984:	4874      	ldr	r0, [pc, #464]	@ (8000b58 <display7seg+0x318>)
 8000986:	f000 ff5c 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_SET);
 800098a:	2201      	movs	r2, #1
 800098c:	2140      	movs	r1, #64	@ 0x40
 800098e:	4872      	ldr	r0, [pc, #456]	@ (8000b58 <display7seg+0x318>)
 8000990:	f000 ff57 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	2180      	movs	r1, #128	@ 0x80
 8000998:	486f      	ldr	r0, [pc, #444]	@ (8000b58 <display7seg+0x318>)
 800099a:	f000 ff52 	bl	8001842 <HAL_GPIO_WritePin>
					   break;
 800099e:	e0d7      	b.n	8000b50 <display7seg+0x310>


		 case 4:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_SET);
 80009a0:	2201      	movs	r2, #1
 80009a2:	2102      	movs	r1, #2
 80009a4:	486c      	ldr	r0, [pc, #432]	@ (8000b58 <display7seg+0x318>)
 80009a6:	f000 ff4c 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2104      	movs	r1, #4
 80009ae:	486a      	ldr	r0, [pc, #424]	@ (8000b58 <display7seg+0x318>)
 80009b0:	f000 ff47 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2108      	movs	r1, #8
 80009b8:	4867      	ldr	r0, [pc, #412]	@ (8000b58 <display7seg+0x318>)
 80009ba:	f000 ff42 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_SET);
 80009be:	2201      	movs	r2, #1
 80009c0:	2110      	movs	r1, #16
 80009c2:	4865      	ldr	r0, [pc, #404]	@ (8000b58 <display7seg+0x318>)
 80009c4:	f000 ff3d 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_SET);
 80009c8:	2201      	movs	r2, #1
 80009ca:	2120      	movs	r1, #32
 80009cc:	4862      	ldr	r0, [pc, #392]	@ (8000b58 <display7seg+0x318>)
 80009ce:	f000 ff38 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2140      	movs	r1, #64	@ 0x40
 80009d6:	4860      	ldr	r0, [pc, #384]	@ (8000b58 <display7seg+0x318>)
 80009d8:	f000 ff33 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2180      	movs	r1, #128	@ 0x80
 80009e0:	485d      	ldr	r0, [pc, #372]	@ (8000b58 <display7seg+0x318>)
 80009e2:	f000 ff2e 	bl	8001842 <HAL_GPIO_WritePin>

					   break;
 80009e6:	e0b3      	b.n	8000b50 <display7seg+0x310>


		 case 5:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2102      	movs	r1, #2
 80009ec:	485a      	ldr	r0, [pc, #360]	@ (8000b58 <display7seg+0x318>)
 80009ee:	f000 ff28 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_SET);
 80009f2:	2201      	movs	r2, #1
 80009f4:	2104      	movs	r1, #4
 80009f6:	4858      	ldr	r0, [pc, #352]	@ (8000b58 <display7seg+0x318>)
 80009f8:	f000 ff23 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2108      	movs	r1, #8
 8000a00:	4855      	ldr	r0, [pc, #340]	@ (8000b58 <display7seg+0x318>)
 8000a02:	f000 ff1e 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2110      	movs	r1, #16
 8000a0a:	4853      	ldr	r0, [pc, #332]	@ (8000b58 <display7seg+0x318>)
 8000a0c:	f000 ff19 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_SET);
 8000a10:	2201      	movs	r2, #1
 8000a12:	2120      	movs	r1, #32
 8000a14:	4850      	ldr	r0, [pc, #320]	@ (8000b58 <display7seg+0x318>)
 8000a16:	f000 ff14 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2140      	movs	r1, #64	@ 0x40
 8000a1e:	484e      	ldr	r0, [pc, #312]	@ (8000b58 <display7seg+0x318>)
 8000a20:	f000 ff0f 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2180      	movs	r1, #128	@ 0x80
 8000a28:	484b      	ldr	r0, [pc, #300]	@ (8000b58 <display7seg+0x318>)
 8000a2a:	f000 ff0a 	bl	8001842 <HAL_GPIO_WritePin>
					   break;
 8000a2e:	e08f      	b.n	8000b50 <display7seg+0x310>


		 case 6:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2102      	movs	r1, #2
 8000a34:	4848      	ldr	r0, [pc, #288]	@ (8000b58 <display7seg+0x318>)
 8000a36:	f000 ff04 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_SET);
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	2104      	movs	r1, #4
 8000a3e:	4846      	ldr	r0, [pc, #280]	@ (8000b58 <display7seg+0x318>)
 8000a40:	f000 feff 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2108      	movs	r1, #8
 8000a48:	4843      	ldr	r0, [pc, #268]	@ (8000b58 <display7seg+0x318>)
 8000a4a:	f000 fefa 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2110      	movs	r1, #16
 8000a52:	4841      	ldr	r0, [pc, #260]	@ (8000b58 <display7seg+0x318>)
 8000a54:	f000 fef5 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2120      	movs	r1, #32
 8000a5c:	483e      	ldr	r0, [pc, #248]	@ (8000b58 <display7seg+0x318>)
 8000a5e:	f000 fef0 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2140      	movs	r1, #64	@ 0x40
 8000a66:	483c      	ldr	r0, [pc, #240]	@ (8000b58 <display7seg+0x318>)
 8000a68:	f000 feeb 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2180      	movs	r1, #128	@ 0x80
 8000a70:	4839      	ldr	r0, [pc, #228]	@ (8000b58 <display7seg+0x318>)
 8000a72:	f000 fee6 	bl	8001842 <HAL_GPIO_WritePin>
					   break;
 8000a76:	e06b      	b.n	8000b50 <display7seg+0x310>


		 case 7:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2102      	movs	r1, #2
 8000a7c:	4836      	ldr	r0, [pc, #216]	@ (8000b58 <display7seg+0x318>)
 8000a7e:	f000 fee0 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2104      	movs	r1, #4
 8000a86:	4834      	ldr	r0, [pc, #208]	@ (8000b58 <display7seg+0x318>)
 8000a88:	f000 fedb 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2108      	movs	r1, #8
 8000a90:	4831      	ldr	r0, [pc, #196]	@ (8000b58 <display7seg+0x318>)
 8000a92:	f000 fed6 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_SET);
 8000a96:	2201      	movs	r2, #1
 8000a98:	2110      	movs	r1, #16
 8000a9a:	482f      	ldr	r0, [pc, #188]	@ (8000b58 <display7seg+0x318>)
 8000a9c:	f000 fed1 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_SET);
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	2120      	movs	r1, #32
 8000aa4:	482c      	ldr	r0, [pc, #176]	@ (8000b58 <display7seg+0x318>)
 8000aa6:	f000 fecc 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_SET);
 8000aaa:	2201      	movs	r2, #1
 8000aac:	2140      	movs	r1, #64	@ 0x40
 8000aae:	482a      	ldr	r0, [pc, #168]	@ (8000b58 <display7seg+0x318>)
 8000ab0:	f000 fec7 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2180      	movs	r1, #128	@ 0x80
 8000ab8:	4827      	ldr	r0, [pc, #156]	@ (8000b58 <display7seg+0x318>)
 8000aba:	f000 fec2 	bl	8001842 <HAL_GPIO_WritePin>
					   break;
 8000abe:	e047      	b.n	8000b50 <display7seg+0x310>

		 case 8:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2102      	movs	r1, #2
 8000ac4:	4824      	ldr	r0, [pc, #144]	@ (8000b58 <display7seg+0x318>)
 8000ac6:	f000 febc 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2104      	movs	r1, #4
 8000ace:	4822      	ldr	r0, [pc, #136]	@ (8000b58 <display7seg+0x318>)
 8000ad0:	f000 feb7 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2108      	movs	r1, #8
 8000ad8:	481f      	ldr	r0, [pc, #124]	@ (8000b58 <display7seg+0x318>)
 8000ada:	f000 feb2 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2110      	movs	r1, #16
 8000ae2:	481d      	ldr	r0, [pc, #116]	@ (8000b58 <display7seg+0x318>)
 8000ae4:	f000 fead 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2120      	movs	r1, #32
 8000aec:	481a      	ldr	r0, [pc, #104]	@ (8000b58 <display7seg+0x318>)
 8000aee:	f000 fea8 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2140      	movs	r1, #64	@ 0x40
 8000af6:	4818      	ldr	r0, [pc, #96]	@ (8000b58 <display7seg+0x318>)
 8000af8:	f000 fea3 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2180      	movs	r1, #128	@ 0x80
 8000b00:	4815      	ldr	r0, [pc, #84]	@ (8000b58 <display7seg+0x318>)
 8000b02:	f000 fe9e 	bl	8001842 <HAL_GPIO_WritePin>
					   break;
 8000b06:	e023      	b.n	8000b50 <display7seg+0x310>

		 case 9:
			 HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2102      	movs	r1, #2
 8000b0c:	4812      	ldr	r0, [pc, #72]	@ (8000b58 <display7seg+0x318>)
 8000b0e:	f000 fe98 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, GPIO_PIN_RESET);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2104      	movs	r1, #4
 8000b16:	4810      	ldr	r0, [pc, #64]	@ (8000b58 <display7seg+0x318>)
 8000b18:	f000 fe93 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2108      	movs	r1, #8
 8000b20:	480d      	ldr	r0, [pc, #52]	@ (8000b58 <display7seg+0x318>)
 8000b22:	f000 fe8e 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2110      	movs	r1, #16
 8000b2a:	480b      	ldr	r0, [pc, #44]	@ (8000b58 <display7seg+0x318>)
 8000b2c:	f000 fe89 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2120      	movs	r1, #32
 8000b34:	4808      	ldr	r0, [pc, #32]	@ (8000b58 <display7seg+0x318>)
 8000b36:	f000 fe84 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2140      	movs	r1, #64	@ 0x40
 8000b3e:	4806      	ldr	r0, [pc, #24]	@ (8000b58 <display7seg+0x318>)
 8000b40:	f000 fe7f 	bl	8001842 <HAL_GPIO_WritePin>
					   HAL_GPIO_WritePin(S7_GPIO_Port, S7_Pin, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2180      	movs	r1, #128	@ 0x80
 8000b48:	4803      	ldr	r0, [pc, #12]	@ (8000b58 <display7seg+0x318>)
 8000b4a:	f000 fe7a 	bl	8001842 <HAL_GPIO_WritePin>
					   break;
 8000b4e:	bf00      	nop


		 }

	 }
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40010800 	.word	0x40010800

08000b5c <display7seg2>:


void display7seg2(int num){
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	switch(num){
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2b09      	cmp	r3, #9
 8000b68:	f200 81c9 	bhi.w	8000efe <display7seg2+0x3a2>
 8000b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b74 <display7seg2+0x18>)
 8000b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b72:	bf00      	nop
 8000b74:	08000b9d 	.word	0x08000b9d
 8000b78:	08000bf3 	.word	0x08000bf3
 8000b7c:	08000c49 	.word	0x08000c49
 8000b80:	08000c9f 	.word	0x08000c9f
 8000b84:	08000cf5 	.word	0x08000cf5
 8000b88:	08000d4b 	.word	0x08000d4b
 8000b8c:	08000da1 	.word	0x08000da1
 8000b90:	08000df7 	.word	0x08000df7
 8000b94:	08000e4d 	.word	0x08000e4d
 8000b98:	08000ea9 	.word	0x08000ea9
			 case 0:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ba2:	48c0      	ldr	r0, [pc, #768]	@ (8000ea4 <display7seg2+0x348>)
 8000ba4:	f000 fe4d 	bl	8001842 <HAL_GPIO_WritePin>
				   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bae:	48bd      	ldr	r0, [pc, #756]	@ (8000ea4 <display7seg2+0x348>)
 8000bb0:	f000 fe47 	bl	8001842 <HAL_GPIO_WritePin>
				   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bba:	48ba      	ldr	r0, [pc, #744]	@ (8000ea4 <display7seg2+0x348>)
 8000bbc:	f000 fe41 	bl	8001842 <HAL_GPIO_WritePin>
				   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bc6:	48b7      	ldr	r0, [pc, #732]	@ (8000ea4 <display7seg2+0x348>)
 8000bc8:	f000 fe3b 	bl	8001842 <HAL_GPIO_WritePin>
				   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bd2:	48b4      	ldr	r0, [pc, #720]	@ (8000ea4 <display7seg2+0x348>)
 8000bd4:	f000 fe35 	bl	8001842 <HAL_GPIO_WritePin>
				   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bde:	48b1      	ldr	r0, [pc, #708]	@ (8000ea4 <display7seg2+0x348>)
 8000be0:	f000 fe2f 	bl	8001842 <HAL_GPIO_WritePin>
				   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_SET);
 8000be4:	2201      	movs	r2, #1
 8000be6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bea:	48ae      	ldr	r0, [pc, #696]	@ (8000ea4 <display7seg2+0x348>)
 8000bec:	f000 fe29 	bl	8001842 <HAL_GPIO_WritePin>

				   break;
 8000bf0:	e185      	b.n	8000efe <display7seg2+0x3a2>

			 case 1:
				 HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bf8:	48aa      	ldr	r0, [pc, #680]	@ (8000ea4 <display7seg2+0x348>)
 8000bfa:	f000 fe22 	bl	8001842 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c04:	48a7      	ldr	r0, [pc, #668]	@ (8000ea4 <display7seg2+0x348>)
 8000c06:	f000 fe1c 	bl	8001842 <HAL_GPIO_WritePin>


				HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_SET);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c10:	48a4      	ldr	r0, [pc, #656]	@ (8000ea4 <display7seg2+0x348>)
 8000c12:	f000 fe16 	bl	8001842 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_SET);
 8000c16:	2201      	movs	r2, #1
 8000c18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c1c:	48a1      	ldr	r0, [pc, #644]	@ (8000ea4 <display7seg2+0x348>)
 8000c1e:	f000 fe10 	bl	8001842 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_SET);
 8000c22:	2201      	movs	r2, #1
 8000c24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c28:	489e      	ldr	r0, [pc, #632]	@ (8000ea4 <display7seg2+0x348>)
 8000c2a:	f000 fe0a 	bl	8001842 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c34:	489b      	ldr	r0, [pc, #620]	@ (8000ea4 <display7seg2+0x348>)
 8000c36:	f000 fe04 	bl	8001842 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_SET);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c40:	4898      	ldr	r0, [pc, #608]	@ (8000ea4 <display7seg2+0x348>)
 8000c42:	f000 fdfe 	bl	8001842 <HAL_GPIO_WritePin>

				  break;
 8000c46:	e15a      	b.n	8000efe <display7seg2+0x3a2>


			 case 2:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c4e:	4895      	ldr	r0, [pc, #596]	@ (8000ea4 <display7seg2+0x348>)
 8000c50:	f000 fdf7 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c5a:	4892      	ldr	r0, [pc, #584]	@ (8000ea4 <display7seg2+0x348>)
 8000c5c:	f000 fdf1 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c66:	488f      	ldr	r0, [pc, #572]	@ (8000ea4 <display7seg2+0x348>)
 8000c68:	f000 fdeb 	bl	8001842 <HAL_GPIO_WritePin>
						  		   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c72:	488c      	ldr	r0, [pc, #560]	@ (8000ea4 <display7seg2+0x348>)
 8000c74:	f000 fde5 	bl	8001842 <HAL_GPIO_WritePin>
						  		 HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c7e:	4889      	ldr	r0, [pc, #548]	@ (8000ea4 <display7seg2+0x348>)
 8000c80:	f000 fddf 	bl	8001842 <HAL_GPIO_WritePin>



						  		  HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c8a:	4886      	ldr	r0, [pc, #536]	@ (8000ea4 <display7seg2+0x348>)
 8000c8c:	f000 fdd9 	bl	8001842 <HAL_GPIO_WritePin>
						  		  HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c96:	4883      	ldr	r0, [pc, #524]	@ (8000ea4 <display7seg2+0x348>)
 8000c98:	f000 fdd3 	bl	8001842 <HAL_GPIO_WritePin>
						  		  break;
 8000c9c:	e12f      	b.n	8000efe <display7seg2+0x3a2>

			 case 3:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ca4:	487f      	ldr	r0, [pc, #508]	@ (8000ea4 <display7seg2+0x348>)
 8000ca6:	f000 fdcc 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cb0:	487c      	ldr	r0, [pc, #496]	@ (8000ea4 <display7seg2+0x348>)
 8000cb2:	f000 fdc6 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cbc:	4879      	ldr	r0, [pc, #484]	@ (8000ea4 <display7seg2+0x348>)
 8000cbe:	f000 fdc0 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cc8:	4876      	ldr	r0, [pc, #472]	@ (8000ea4 <display7seg2+0x348>)
 8000cca:	f000 fdba 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_SET);
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cd4:	4873      	ldr	r0, [pc, #460]	@ (8000ea4 <display7seg2+0x348>)
 8000cd6:	f000 fdb4 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_SET);
 8000cda:	2201      	movs	r2, #1
 8000cdc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ce0:	4870      	ldr	r0, [pc, #448]	@ (8000ea4 <display7seg2+0x348>)
 8000ce2:	f000 fdae 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cec:	486d      	ldr	r0, [pc, #436]	@ (8000ea4 <display7seg2+0x348>)
 8000cee:	f000 fda8 	bl	8001842 <HAL_GPIO_WritePin>
						   break;
 8000cf2:	e104      	b.n	8000efe <display7seg2+0x3a2>


			 case 4:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_SET);
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cfa:	486a      	ldr	r0, [pc, #424]	@ (8000ea4 <display7seg2+0x348>)
 8000cfc:	f000 fda1 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000d00:	2200      	movs	r2, #0
 8000d02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d06:	4867      	ldr	r0, [pc, #412]	@ (8000ea4 <display7seg2+0x348>)
 8000d08:	f000 fd9b 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d12:	4864      	ldr	r0, [pc, #400]	@ (8000ea4 <display7seg2+0x348>)
 8000d14:	f000 fd95 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d1e:	4861      	ldr	r0, [pc, #388]	@ (8000ea4 <display7seg2+0x348>)
 8000d20:	f000 fd8f 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_SET);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d2a:	485e      	ldr	r0, [pc, #376]	@ (8000ea4 <display7seg2+0x348>)
 8000d2c:	f000 fd89 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d36:	485b      	ldr	r0, [pc, #364]	@ (8000ea4 <display7seg2+0x348>)
 8000d38:	f000 fd83 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d42:	4858      	ldr	r0, [pc, #352]	@ (8000ea4 <display7seg2+0x348>)
 8000d44:	f000 fd7d 	bl	8001842 <HAL_GPIO_WritePin>

						   break;
 8000d48:	e0d9      	b.n	8000efe <display7seg2+0x3a2>


			 case 5:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d50:	4854      	ldr	r0, [pc, #336]	@ (8000ea4 <display7seg2+0x348>)
 8000d52:	f000 fd76 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d5c:	4851      	ldr	r0, [pc, #324]	@ (8000ea4 <display7seg2+0x348>)
 8000d5e:	f000 fd70 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d68:	484e      	ldr	r0, [pc, #312]	@ (8000ea4 <display7seg2+0x348>)
 8000d6a:	f000 fd6a 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d74:	484b      	ldr	r0, [pc, #300]	@ (8000ea4 <display7seg2+0x348>)
 8000d76:	f000 fd64 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_SET);
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d80:	4848      	ldr	r0, [pc, #288]	@ (8000ea4 <display7seg2+0x348>)
 8000d82:	f000 fd5e 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d8c:	4845      	ldr	r0, [pc, #276]	@ (8000ea4 <display7seg2+0x348>)
 8000d8e:	f000 fd58 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d98:	4842      	ldr	r0, [pc, #264]	@ (8000ea4 <display7seg2+0x348>)
 8000d9a:	f000 fd52 	bl	8001842 <HAL_GPIO_WritePin>
						   break;
 8000d9e:	e0ae      	b.n	8000efe <display7seg2+0x3a2>


			 case 6:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000da6:	483f      	ldr	r0, [pc, #252]	@ (8000ea4 <display7seg2+0x348>)
 8000da8:	f000 fd4b 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000db2:	483c      	ldr	r0, [pc, #240]	@ (8000ea4 <display7seg2+0x348>)
 8000db4:	f000 fd45 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dbe:	4839      	ldr	r0, [pc, #228]	@ (8000ea4 <display7seg2+0x348>)
 8000dc0:	f000 fd3f 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dca:	4836      	ldr	r0, [pc, #216]	@ (8000ea4 <display7seg2+0x348>)
 8000dcc:	f000 fd39 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dd6:	4833      	ldr	r0, [pc, #204]	@ (8000ea4 <display7seg2+0x348>)
 8000dd8:	f000 fd33 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000de2:	4830      	ldr	r0, [pc, #192]	@ (8000ea4 <display7seg2+0x348>)
 8000de4:	f000 fd2d 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dee:	482d      	ldr	r0, [pc, #180]	@ (8000ea4 <display7seg2+0x348>)
 8000df0:	f000 fd27 	bl	8001842 <HAL_GPIO_WritePin>
						   break;
 8000df4:	e083      	b.n	8000efe <display7seg2+0x3a2>


			 case 7:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dfc:	4829      	ldr	r0, [pc, #164]	@ (8000ea4 <display7seg2+0x348>)
 8000dfe:	f000 fd20 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e08:	4826      	ldr	r0, [pc, #152]	@ (8000ea4 <display7seg2+0x348>)
 8000e0a:	f000 fd1a 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e14:	4823      	ldr	r0, [pc, #140]	@ (8000ea4 <display7seg2+0x348>)
 8000e16:	f000 fd14 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_SET);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e20:	4820      	ldr	r0, [pc, #128]	@ (8000ea4 <display7seg2+0x348>)
 8000e22:	f000 fd0e 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_SET);
 8000e26:	2201      	movs	r2, #1
 8000e28:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e2c:	481d      	ldr	r0, [pc, #116]	@ (8000ea4 <display7seg2+0x348>)
 8000e2e:	f000 fd08 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e38:	481a      	ldr	r0, [pc, #104]	@ (8000ea4 <display7seg2+0x348>)
 8000e3a:	f000 fd02 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_SET);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e44:	4817      	ldr	r0, [pc, #92]	@ (8000ea4 <display7seg2+0x348>)
 8000e46:	f000 fcfc 	bl	8001842 <HAL_GPIO_WritePin>
						   break;
 8000e4a:	e058      	b.n	8000efe <display7seg2+0x3a2>

			 case 8:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e52:	4814      	ldr	r0, [pc, #80]	@ (8000ea4 <display7seg2+0x348>)
 8000e54:	f000 fcf5 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e5e:	4811      	ldr	r0, [pc, #68]	@ (8000ea4 <display7seg2+0x348>)
 8000e60:	f000 fcef 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e6a:	480e      	ldr	r0, [pc, #56]	@ (8000ea4 <display7seg2+0x348>)
 8000e6c:	f000 fce9 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e76:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <display7seg2+0x348>)
 8000e78:	f000 fce3 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e82:	4808      	ldr	r0, [pc, #32]	@ (8000ea4 <display7seg2+0x348>)
 8000e84:	f000 fcdd 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e8e:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <display7seg2+0x348>)
 8000e90:	f000 fcd7 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e9a:	4802      	ldr	r0, [pc, #8]	@ (8000ea4 <display7seg2+0x348>)
 8000e9c:	f000 fcd1 	bl	8001842 <HAL_GPIO_WritePin>
						   break;
 8000ea0:	e02d      	b.n	8000efe <display7seg2+0x3a2>
 8000ea2:	bf00      	nop
 8000ea4:	40010800 	.word	0x40010800

			 case 9:
				 HAL_GPIO_WritePin(S8_GPIO_Port, S8_Pin, GPIO_PIN_RESET);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eae:	4816      	ldr	r0, [pc, #88]	@ (8000f08 <display7seg2+0x3ac>)
 8000eb0:	f000 fcc7 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S9_GPIO_Port, S9_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eba:	4813      	ldr	r0, [pc, #76]	@ (8000f08 <display7seg2+0x3ac>)
 8000ebc:	f000 fcc1 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S10_GPIO_Port, S10_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ec6:	4810      	ldr	r0, [pc, #64]	@ (8000f08 <display7seg2+0x3ac>)
 8000ec8:	f000 fcbb 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S11_GPIO_Port, S11_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ed2:	480d      	ldr	r0, [pc, #52]	@ (8000f08 <display7seg2+0x3ac>)
 8000ed4:	f000 fcb5 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S12_GPIO_Port, S12_Pin, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ede:	480a      	ldr	r0, [pc, #40]	@ (8000f08 <display7seg2+0x3ac>)
 8000ee0:	f000 fcaf 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S13_GPIO_Port, S13_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eea:	4807      	ldr	r0, [pc, #28]	@ (8000f08 <display7seg2+0x3ac>)
 8000eec:	f000 fca9 	bl	8001842 <HAL_GPIO_WritePin>
						   HAL_GPIO_WritePin(S14_GPIO_Port, S14_Pin, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ef6:	4804      	ldr	r0, [pc, #16]	@ (8000f08 <display7seg2+0x3ac>)
 8000ef8:	f000 fca3 	bl	8001842 <HAL_GPIO_WritePin>
						   break;
 8000efc:	bf00      	nop


			 }
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40010800 	.word	0x40010800

08000f0c <setTimer>:
 */
#include "software_timer.h"
int timer_counter[10];
int timer_flag[10];

void setTimer(int duration, int index){
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration/10;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a09      	ldr	r2, [pc, #36]	@ (8000f40 <setTimer+0x34>)
 8000f1a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f1e:	1092      	asrs	r2, r2, #2
 8000f20:	17db      	asrs	r3, r3, #31
 8000f22:	1ad2      	subs	r2, r2, r3
 8000f24:	4907      	ldr	r1, [pc, #28]	@ (8000f44 <setTimer+0x38>)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8000f2c:	4a06      	ldr	r2, [pc, #24]	@ (8000f48 <setTimer+0x3c>)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	2100      	movs	r1, #0
 8000f32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	66666667 	.word	0x66666667
 8000f44:	200000cc 	.word	0x200000cc
 8000f48:	200000f4 	.word	0x200000f4

08000f4c <timerRun>:

void timerRun(){
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
	for(int i = 0; i<10; i++){ //TOI UU HOA ----> O(1)
 8000f52:	2300      	movs	r3, #0
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	e01c      	b.n	8000f92 <timerRun+0x46>
	if(timer_counter[i] > 0){
 8000f58:	4a12      	ldr	r2, [pc, #72]	@ (8000fa4 <timerRun+0x58>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	dd13      	ble.n	8000f8c <timerRun+0x40>
		timer_counter[i]--;
 8000f64:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa4 <timerRun+0x58>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6c:	1e5a      	subs	r2, r3, #1
 8000f6e:	490d      	ldr	r1, [pc, #52]	@ (8000fa4 <timerRun+0x58>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[i] == 0){
 8000f76:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa4 <timerRun+0x58>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d104      	bne.n	8000f8c <timerRun+0x40>
			timer_flag[i] = 1;
 8000f82:	4a09      	ldr	r2, [pc, #36]	@ (8000fa8 <timerRun+0x5c>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2101      	movs	r1, #1
 8000f88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<10; i++){ //TOI UU HOA ----> O(1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b09      	cmp	r3, #9
 8000f96:	dddf      	ble.n	8000f58 <timerRun+0xc>
		}
	}
}
}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	200000cc 	.word	0x200000cc
 8000fa8:	200000f4 	.word	0x200000f4

08000fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <HAL_MspInit+0x5c>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	4a14      	ldr	r2, [pc, #80]	@ (8001008 <HAL_MspInit+0x5c>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6193      	str	r3, [r2, #24]
 8000fbe:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <HAL_MspInit+0x5c>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fca:	4b0f      	ldr	r3, [pc, #60]	@ (8001008 <HAL_MspInit+0x5c>)
 8000fcc:	69db      	ldr	r3, [r3, #28]
 8000fce:	4a0e      	ldr	r2, [pc, #56]	@ (8001008 <HAL_MspInit+0x5c>)
 8000fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd4:	61d3      	str	r3, [r2, #28]
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <HAL_MspInit+0x5c>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <HAL_MspInit+0x60>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <HAL_MspInit+0x60>)
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr
 8001008:	40021000 	.word	0x40021000
 800100c:	40010000 	.word	0x40010000

08001010 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001020:	d113      	bne.n	800104a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001022:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <HAL_TIM_Base_MspInit+0x44>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	4a0b      	ldr	r2, [pc, #44]	@ (8001054 <HAL_TIM_Base_MspInit+0x44>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	61d3      	str	r3, [r2, #28]
 800102e:	4b09      	ldr	r3, [pc, #36]	@ (8001054 <HAL_TIM_Base_MspInit+0x44>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	201c      	movs	r0, #28
 8001040:	f000 fa35 	bl	80014ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001044:	201c      	movs	r0, #28
 8001046:	f000 fa4e 	bl	80014e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40021000 	.word	0x40021000

08001058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800105c:	bf00      	nop
 800105e:	e7fd      	b.n	800105c <NMI_Handler+0x4>

08001060 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <HardFault_Handler+0x4>

08001068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <MemManage_Handler+0x4>

08001070 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <BusFault_Handler+0x4>

08001078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <UsageFault_Handler+0x4>

08001080 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr

0800108c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001090:	bf00      	nop
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr

08001098 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a8:	f000 f90e 	bl	80012c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010b4:	4802      	ldr	r0, [pc, #8]	@ (80010c0 <TIM2_IRQHandler+0x10>)
 80010b6:	f001 f857 	bl	8002168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000084 	.word	0x20000084

080010c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <traffic_green_red>:
 *
 *  Created on: Sep 24, 2024
 *      Author: 84859
 */
#include "traffic_led.h"
void traffic_green_red(){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
 HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2108      	movs	r1, #8
 80010d8:	480e      	ldr	r0, [pc, #56]	@ (8001114 <traffic_green_red+0x44>)
 80010da:	f000 fbb2 	bl	8001842 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET); //ON
 80010de:	2201      	movs	r2, #1
 80010e0:	2110      	movs	r1, #16
 80010e2:	480c      	ldr	r0, [pc, #48]	@ (8001114 <traffic_green_red+0x44>)
 80010e4:	f000 fbad 	bl	8001842 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2120      	movs	r1, #32
 80010ec:	4809      	ldr	r0, [pc, #36]	@ (8001114 <traffic_green_red+0x44>)
 80010ee:	f000 fba8 	bl	8001842 <HAL_GPIO_WritePin>

 HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, SET); //ON
 80010f2:	2201      	movs	r2, #1
 80010f4:	2101      	movs	r1, #1
 80010f6:	4807      	ldr	r0, [pc, #28]	@ (8001114 <traffic_green_red+0x44>)
 80010f8:	f000 fba3 	bl	8001842 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2102      	movs	r1, #2
 8001100:	4804      	ldr	r0, [pc, #16]	@ (8001114 <traffic_green_red+0x44>)
 8001102:	f000 fb9e 	bl	8001842 <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(Y_GPIO_Port, Y_Pin, RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	2104      	movs	r1, #4
 800110a:	4802      	ldr	r0, [pc, #8]	@ (8001114 <traffic_green_red+0x44>)
 800110c:	f000 fb99 	bl	8001842 <HAL_GPIO_WritePin>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40010c00 	.word	0x40010c00

08001118 <traffic_amber_red>:
void traffic_amber_red(){
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	2108      	movs	r1, #8
 8001120:	480e      	ldr	r0, [pc, #56]	@ (800115c <traffic_amber_red+0x44>)
 8001122:	f000 fb8e 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2110      	movs	r1, #16
 800112a:	480c      	ldr	r0, [pc, #48]	@ (800115c <traffic_amber_red+0x44>)
 800112c:	f000 fb89 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET); //ON
 8001130:	2201      	movs	r2, #1
 8001132:	2120      	movs	r1, #32
 8001134:	4809      	ldr	r0, [pc, #36]	@ (800115c <traffic_amber_red+0x44>)
 8001136:	f000 fb84 	bl	8001842 <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, SET); //ON
 800113a:	2201      	movs	r2, #1
 800113c:	2101      	movs	r1, #1
 800113e:	4807      	ldr	r0, [pc, #28]	@ (800115c <traffic_amber_red+0x44>)
 8001140:	f000 fb7f 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, RESET);
 8001144:	2200      	movs	r2, #0
 8001146:	2102      	movs	r1, #2
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <traffic_amber_red+0x44>)
 800114a:	f000 fb7a 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(Y_GPIO_Port, Y_Pin, RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	2104      	movs	r1, #4
 8001152:	4802      	ldr	r0, [pc, #8]	@ (800115c <traffic_amber_red+0x44>)
 8001154:	f000 fb75 	bl	8001842 <HAL_GPIO_WritePin>

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40010c00 	.word	0x40010c00

08001160 <traffic_red_green>:
void traffic_red_green(){
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET); //ON
 8001164:	2201      	movs	r2, #1
 8001166:	2108      	movs	r1, #8
 8001168:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <traffic_red_green+0x44>)
 800116a:	f000 fb6a 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2110      	movs	r1, #16
 8001172:	480c      	ldr	r0, [pc, #48]	@ (80011a4 <traffic_red_green+0x44>)
 8001174:	f000 fb65 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2120      	movs	r1, #32
 800117c:	4809      	ldr	r0, [pc, #36]	@ (80011a4 <traffic_red_green+0x44>)
 800117e:	f000 fb60 	bl	8001842 <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2101      	movs	r1, #1
 8001186:	4807      	ldr	r0, [pc, #28]	@ (80011a4 <traffic_red_green+0x44>)
 8001188:	f000 fb5b 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, SET); //ON
 800118c:	2201      	movs	r2, #1
 800118e:	2102      	movs	r1, #2
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <traffic_red_green+0x44>)
 8001192:	f000 fb56 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(Y_GPIO_Port, Y_Pin, RESET);
 8001196:	2200      	movs	r2, #0
 8001198:	2104      	movs	r1, #4
 800119a:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <traffic_red_green+0x44>)
 800119c:	f000 fb51 	bl	8001842 <HAL_GPIO_WritePin>

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40010c00 	.word	0x40010c00

080011a8 <traffic_red_amber>:
void traffic_red_amber(){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET); //ON
 80011ac:	2201      	movs	r2, #1
 80011ae:	2108      	movs	r1, #8
 80011b0:	480e      	ldr	r0, [pc, #56]	@ (80011ec <traffic_red_amber+0x44>)
 80011b2:	f000 fb46 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2110      	movs	r1, #16
 80011ba:	480c      	ldr	r0, [pc, #48]	@ (80011ec <traffic_red_amber+0x44>)
 80011bc:	f000 fb41 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2120      	movs	r1, #32
 80011c4:	4809      	ldr	r0, [pc, #36]	@ (80011ec <traffic_red_amber+0x44>)
 80011c6:	f000 fb3c 	bl	8001842 <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2101      	movs	r1, #1
 80011ce:	4807      	ldr	r0, [pc, #28]	@ (80011ec <traffic_red_amber+0x44>)
 80011d0:	f000 fb37 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2102      	movs	r1, #2
 80011d8:	4804      	ldr	r0, [pc, #16]	@ (80011ec <traffic_red_amber+0x44>)
 80011da:	f000 fb32 	bl	8001842 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(Y_GPIO_Port, Y_Pin, SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2104      	movs	r1, #4
 80011e2:	4802      	ldr	r0, [pc, #8]	@ (80011ec <traffic_red_amber+0x44>)
 80011e4:	f000 fb2d 	bl	8001842 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40010c00 	.word	0x40010c00

080011f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011f0:	f7ff ff68 	bl	80010c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f4:	480b      	ldr	r0, [pc, #44]	@ (8001224 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011f6:	490c      	ldr	r1, [pc, #48]	@ (8001228 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011f8:	4a0c      	ldr	r2, [pc, #48]	@ (800122c <LoopFillZerobss+0x16>)
  movs r3, #0
 80011fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011fc:	e002      	b.n	8001204 <LoopCopyDataInit>

080011fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001202:	3304      	adds	r3, #4

08001204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001208:	d3f9      	bcc.n	80011fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120a:	4a09      	ldr	r2, [pc, #36]	@ (8001230 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800120c:	4c09      	ldr	r4, [pc, #36]	@ (8001234 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001210:	e001      	b.n	8001216 <LoopFillZerobss>

08001212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001214:	3204      	adds	r2, #4

08001216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001218:	d3fb      	bcc.n	8001212 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800121a:	f001 faed 	bl	80027f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800121e:	f7ff f9e7 	bl	80005f0 <main>
  bx lr
 8001222:	4770      	bx	lr
  ldr r0, =_sdata
 8001224:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001228:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800122c:	08002884 	.word	0x08002884
  ldr r2, =_sbss
 8001230:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001234:	20000120 	.word	0x20000120

08001238 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001238:	e7fe      	b.n	8001238 <ADC1_2_IRQHandler>
	...

0800123c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001240:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_Init+0x28>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a07      	ldr	r2, [pc, #28]	@ (8001264 <HAL_Init+0x28>)
 8001246:	f043 0310 	orr.w	r3, r3, #16
 800124a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800124c:	2003      	movs	r0, #3
 800124e:	f000 f923 	bl	8001498 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001252:	200f      	movs	r0, #15
 8001254:	f000 f808 	bl	8001268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001258:	f7ff fea8 	bl	8000fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40022000 	.word	0x40022000

08001268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_InitTick+0x54>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <HAL_InitTick+0x58>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	4619      	mov	r1, r3
 800127a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800127e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001282:	fbb2 f3f3 	udiv	r3, r2, r3
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f93b 	bl	8001502 <HAL_SYSTICK_Config>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e00e      	b.n	80012b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b0f      	cmp	r3, #15
 800129a:	d80a      	bhi.n	80012b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800129c:	2200      	movs	r2, #0
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	f04f 30ff 	mov.w	r0, #4294967295
 80012a4:	f000 f903 	bl	80014ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a8:	4a06      	ldr	r2, [pc, #24]	@ (80012c4 <HAL_InitTick+0x5c>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e000      	b.n	80012b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000050 	.word	0x20000050
 80012c0:	20000058 	.word	0x20000058
 80012c4:	20000054 	.word	0x20000054

080012c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012cc:	4b05      	ldr	r3, [pc, #20]	@ (80012e4 <HAL_IncTick+0x1c>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b05      	ldr	r3, [pc, #20]	@ (80012e8 <HAL_IncTick+0x20>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4413      	add	r3, r2
 80012d8:	4a03      	ldr	r2, [pc, #12]	@ (80012e8 <HAL_IncTick+0x20>)
 80012da:	6013      	str	r3, [r2, #0]
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	20000058 	.word	0x20000058
 80012e8:	2000011c 	.word	0x2000011c

080012ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  return uwTick;
 80012f0:	4b02      	ldr	r3, [pc, #8]	@ (80012fc <HAL_GetTick+0x10>)
 80012f2:	681b      	ldr	r3, [r3, #0]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr
 80012fc:	2000011c 	.word	0x2000011c

08001300 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800131c:	4013      	ands	r3, r2
 800131e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001328:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800132c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001332:	4a04      	ldr	r2, [pc, #16]	@ (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	60d3      	str	r3, [r2, #12]
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800134c:	4b04      	ldr	r3, [pc, #16]	@ (8001360 <__NVIC_GetPriorityGrouping+0x18>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	f003 0307 	and.w	r3, r3, #7
}
 8001356:	4618      	mov	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	db0b      	blt.n	800138e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	f003 021f 	and.w	r2, r3, #31
 800137c:	4906      	ldr	r1, [pc, #24]	@ (8001398 <__NVIC_EnableIRQ+0x34>)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	095b      	lsrs	r3, r3, #5
 8001384:	2001      	movs	r0, #1
 8001386:	fa00 f202 	lsl.w	r2, r0, r2
 800138a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr
 8001398:	e000e100 	.word	0xe000e100

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	db0a      	blt.n	80013c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	490c      	ldr	r1, [pc, #48]	@ (80013e8 <__NVIC_SetPriority+0x4c>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c4:	e00a      	b.n	80013dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4908      	ldr	r1, [pc, #32]	@ (80013ec <__NVIC_SetPriority+0x50>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	3b04      	subs	r3, #4
 80013d4:	0112      	lsls	r2, r2, #4
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	440b      	add	r3, r1
 80013da:	761a      	strb	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b089      	sub	sp, #36	@ 0x24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f1c3 0307 	rsb	r3, r3, #7
 800140a:	2b04      	cmp	r3, #4
 800140c:	bf28      	it	cs
 800140e:	2304      	movcs	r3, #4
 8001410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3304      	adds	r3, #4
 8001416:	2b06      	cmp	r3, #6
 8001418:	d902      	bls.n	8001420 <NVIC_EncodePriority+0x30>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3b03      	subs	r3, #3
 800141e:	e000      	b.n	8001422 <NVIC_EncodePriority+0x32>
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	401a      	ands	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001438:	f04f 31ff 	mov.w	r1, #4294967295
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43d9      	mvns	r1, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	4313      	orrs	r3, r2
         );
}
 800144a:	4618      	mov	r0, r3
 800144c:	3724      	adds	r7, #36	@ 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3b01      	subs	r3, #1
 8001460:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001464:	d301      	bcc.n	800146a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001466:	2301      	movs	r3, #1
 8001468:	e00f      	b.n	800148a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146a:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <SysTick_Config+0x40>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3b01      	subs	r3, #1
 8001470:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001472:	210f      	movs	r1, #15
 8001474:	f04f 30ff 	mov.w	r0, #4294967295
 8001478:	f7ff ff90 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800147c:	4b05      	ldr	r3, [pc, #20]	@ (8001494 <SysTick_Config+0x40>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001482:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <SysTick_Config+0x40>)
 8001484:	2207      	movs	r2, #7
 8001486:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	e000e010 	.word	0xe000e010

08001498 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff ff2d 	bl	8001300 <__NVIC_SetPriorityGrouping>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b086      	sub	sp, #24
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	4603      	mov	r3, r0
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c0:	f7ff ff42 	bl	8001348 <__NVIC_GetPriorityGrouping>
 80014c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	68b9      	ldr	r1, [r7, #8]
 80014ca:	6978      	ldr	r0, [r7, #20]
 80014cc:	f7ff ff90 	bl	80013f0 <NVIC_EncodePriority>
 80014d0:	4602      	mov	r2, r0
 80014d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d6:	4611      	mov	r1, r2
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff5f 	bl	800139c <__NVIC_SetPriority>
}
 80014de:	bf00      	nop
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	4603      	mov	r3, r0
 80014ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff35 	bl	8001364 <__NVIC_EnableIRQ>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f7ff ffa2 	bl	8001454 <SysTick_Config>
 8001510:	4603      	mov	r3, r0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800151c:	b480      	push	{r7}
 800151e:	b08b      	sub	sp, #44	@ 0x2c
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001526:	2300      	movs	r3, #0
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800152a:	2300      	movs	r3, #0
 800152c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800152e:	e161      	b.n	80017f4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001530:	2201      	movs	r2, #1
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	69fa      	ldr	r2, [r7, #28]
 8001540:	4013      	ands	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	429a      	cmp	r2, r3
 800154a:	f040 8150 	bne.w	80017ee <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	4a97      	ldr	r2, [pc, #604]	@ (80017b0 <HAL_GPIO_Init+0x294>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d05e      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001558:	4a95      	ldr	r2, [pc, #596]	@ (80017b0 <HAL_GPIO_Init+0x294>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d875      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 800155e:	4a95      	ldr	r2, [pc, #596]	@ (80017b4 <HAL_GPIO_Init+0x298>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d058      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001564:	4a93      	ldr	r2, [pc, #588]	@ (80017b4 <HAL_GPIO_Init+0x298>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d86f      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 800156a:	4a93      	ldr	r2, [pc, #588]	@ (80017b8 <HAL_GPIO_Init+0x29c>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d052      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001570:	4a91      	ldr	r2, [pc, #580]	@ (80017b8 <HAL_GPIO_Init+0x29c>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d869      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 8001576:	4a91      	ldr	r2, [pc, #580]	@ (80017bc <HAL_GPIO_Init+0x2a0>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d04c      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 800157c:	4a8f      	ldr	r2, [pc, #572]	@ (80017bc <HAL_GPIO_Init+0x2a0>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d863      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 8001582:	4a8f      	ldr	r2, [pc, #572]	@ (80017c0 <HAL_GPIO_Init+0x2a4>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d046      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001588:	4a8d      	ldr	r2, [pc, #564]	@ (80017c0 <HAL_GPIO_Init+0x2a4>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d85d      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 800158e:	2b12      	cmp	r3, #18
 8001590:	d82a      	bhi.n	80015e8 <HAL_GPIO_Init+0xcc>
 8001592:	2b12      	cmp	r3, #18
 8001594:	d859      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 8001596:	a201      	add	r2, pc, #4	@ (adr r2, 800159c <HAL_GPIO_Init+0x80>)
 8001598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159c:	08001617 	.word	0x08001617
 80015a0:	080015f1 	.word	0x080015f1
 80015a4:	08001603 	.word	0x08001603
 80015a8:	08001645 	.word	0x08001645
 80015ac:	0800164b 	.word	0x0800164b
 80015b0:	0800164b 	.word	0x0800164b
 80015b4:	0800164b 	.word	0x0800164b
 80015b8:	0800164b 	.word	0x0800164b
 80015bc:	0800164b 	.word	0x0800164b
 80015c0:	0800164b 	.word	0x0800164b
 80015c4:	0800164b 	.word	0x0800164b
 80015c8:	0800164b 	.word	0x0800164b
 80015cc:	0800164b 	.word	0x0800164b
 80015d0:	0800164b 	.word	0x0800164b
 80015d4:	0800164b 	.word	0x0800164b
 80015d8:	0800164b 	.word	0x0800164b
 80015dc:	0800164b 	.word	0x0800164b
 80015e0:	080015f9 	.word	0x080015f9
 80015e4:	0800160d 	.word	0x0800160d
 80015e8:	4a76      	ldr	r2, [pc, #472]	@ (80017c4 <HAL_GPIO_Init+0x2a8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d013      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015ee:	e02c      	b.n	800164a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	623b      	str	r3, [r7, #32]
          break;
 80015f6:	e029      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	3304      	adds	r3, #4
 80015fe:	623b      	str	r3, [r7, #32]
          break;
 8001600:	e024      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	3308      	adds	r3, #8
 8001608:	623b      	str	r3, [r7, #32]
          break;
 800160a:	e01f      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	330c      	adds	r3, #12
 8001612:	623b      	str	r3, [r7, #32]
          break;
 8001614:	e01a      	b.n	800164c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d102      	bne.n	8001624 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800161e:	2304      	movs	r3, #4
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e013      	b.n	800164c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d105      	bne.n	8001638 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800162c:	2308      	movs	r3, #8
 800162e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	69fa      	ldr	r2, [r7, #28]
 8001634:	611a      	str	r2, [r3, #16]
          break;
 8001636:	e009      	b.n	800164c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001638:	2308      	movs	r3, #8
 800163a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	69fa      	ldr	r2, [r7, #28]
 8001640:	615a      	str	r2, [r3, #20]
          break;
 8001642:	e003      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001644:	2300      	movs	r3, #0
 8001646:	623b      	str	r3, [r7, #32]
          break;
 8001648:	e000      	b.n	800164c <HAL_GPIO_Init+0x130>
          break;
 800164a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2bff      	cmp	r3, #255	@ 0xff
 8001650:	d801      	bhi.n	8001656 <HAL_GPIO_Init+0x13a>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	e001      	b.n	800165a <HAL_GPIO_Init+0x13e>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	3304      	adds	r3, #4
 800165a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	2bff      	cmp	r3, #255	@ 0xff
 8001660:	d802      	bhi.n	8001668 <HAL_GPIO_Init+0x14c>
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	e002      	b.n	800166e <HAL_GPIO_Init+0x152>
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	3b08      	subs	r3, #8
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	210f      	movs	r1, #15
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	401a      	ands	r2, r3
 8001680:	6a39      	ldr	r1, [r7, #32]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	fa01 f303 	lsl.w	r3, r1, r3
 8001688:	431a      	orrs	r2, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 80a9 	beq.w	80017ee <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800169c:	4b4a      	ldr	r3, [pc, #296]	@ (80017c8 <HAL_GPIO_Init+0x2ac>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a49      	ldr	r2, [pc, #292]	@ (80017c8 <HAL_GPIO_Init+0x2ac>)
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b47      	ldr	r3, [pc, #284]	@ (80017c8 <HAL_GPIO_Init+0x2ac>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016b4:	4a45      	ldr	r2, [pc, #276]	@ (80017cc <HAL_GPIO_Init+0x2b0>)
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	089b      	lsrs	r3, r3, #2
 80016ba:	3302      	adds	r3, #2
 80016bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	220f      	movs	r2, #15
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	4013      	ands	r3, r2
 80016d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a3d      	ldr	r2, [pc, #244]	@ (80017d0 <HAL_GPIO_Init+0x2b4>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d00d      	beq.n	80016fc <HAL_GPIO_Init+0x1e0>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4a3c      	ldr	r2, [pc, #240]	@ (80017d4 <HAL_GPIO_Init+0x2b8>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d007      	beq.n	80016f8 <HAL_GPIO_Init+0x1dc>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a3b      	ldr	r2, [pc, #236]	@ (80017d8 <HAL_GPIO_Init+0x2bc>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d101      	bne.n	80016f4 <HAL_GPIO_Init+0x1d8>
 80016f0:	2302      	movs	r3, #2
 80016f2:	e004      	b.n	80016fe <HAL_GPIO_Init+0x1e2>
 80016f4:	2303      	movs	r3, #3
 80016f6:	e002      	b.n	80016fe <HAL_GPIO_Init+0x1e2>
 80016f8:	2301      	movs	r3, #1
 80016fa:	e000      	b.n	80016fe <HAL_GPIO_Init+0x1e2>
 80016fc:	2300      	movs	r3, #0
 80016fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001700:	f002 0203 	and.w	r2, r2, #3
 8001704:	0092      	lsls	r2, r2, #2
 8001706:	4093      	lsls	r3, r2
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	4313      	orrs	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800170e:	492f      	ldr	r1, [pc, #188]	@ (80017cc <HAL_GPIO_Init+0x2b0>)
 8001710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001712:	089b      	lsrs	r3, r3, #2
 8001714:	3302      	adds	r3, #2
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001724:	2b00      	cmp	r3, #0
 8001726:	d006      	beq.n	8001736 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001728:	4b2c      	ldr	r3, [pc, #176]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	492b      	ldr	r1, [pc, #172]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	608b      	str	r3, [r1, #8]
 8001734:	e006      	b.n	8001744 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001736:	4b29      	ldr	r3, [pc, #164]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001738:	689a      	ldr	r2, [r3, #8]
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	43db      	mvns	r3, r3
 800173e:	4927      	ldr	r1, [pc, #156]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001740:	4013      	ands	r3, r2
 8001742:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d006      	beq.n	800175e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001750:	4b22      	ldr	r3, [pc, #136]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001752:	68da      	ldr	r2, [r3, #12]
 8001754:	4921      	ldr	r1, [pc, #132]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	4313      	orrs	r3, r2
 800175a:	60cb      	str	r3, [r1, #12]
 800175c:	e006      	b.n	800176c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800175e:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	43db      	mvns	r3, r3
 8001766:	491d      	ldr	r1, [pc, #116]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001768:	4013      	ands	r3, r2
 800176a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d006      	beq.n	8001786 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001778:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	4917      	ldr	r1, [pc, #92]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	4313      	orrs	r3, r2
 8001782:	604b      	str	r3, [r1, #4]
 8001784:	e006      	b.n	8001794 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	43db      	mvns	r3, r3
 800178e:	4913      	ldr	r1, [pc, #76]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 8001790:	4013      	ands	r3, r2
 8001792:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d01f      	beq.n	80017e0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	490d      	ldr	r1, [pc, #52]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	600b      	str	r3, [r1, #0]
 80017ac:	e01f      	b.n	80017ee <HAL_GPIO_Init+0x2d2>
 80017ae:	bf00      	nop
 80017b0:	10320000 	.word	0x10320000
 80017b4:	10310000 	.word	0x10310000
 80017b8:	10220000 	.word	0x10220000
 80017bc:	10210000 	.word	0x10210000
 80017c0:	10120000 	.word	0x10120000
 80017c4:	10110000 	.word	0x10110000
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40010000 	.word	0x40010000
 80017d0:	40010800 	.word	0x40010800
 80017d4:	40010c00 	.word	0x40010c00
 80017d8:	40011000 	.word	0x40011000
 80017dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_GPIO_Init+0x2f4>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	43db      	mvns	r3, r3
 80017e8:	4909      	ldr	r1, [pc, #36]	@ (8001810 <HAL_GPIO_Init+0x2f4>)
 80017ea:	4013      	ands	r3, r2
 80017ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	3301      	adds	r3, #1
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fa:	fa22 f303 	lsr.w	r3, r2, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f47f ae96 	bne.w	8001530 <HAL_GPIO_Init+0x14>
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	372c      	adds	r7, #44	@ 0x2c
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	40010400 	.word	0x40010400

08001814 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	887b      	ldrh	r3, [r7, #2]
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800182c:	2301      	movs	r3, #1
 800182e:	73fb      	strb	r3, [r7, #15]
 8001830:	e001      	b.n	8001836 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001836:	7bfb      	ldrb	r3, [r7, #15]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr

08001842 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	460b      	mov	r3, r1
 800184c:	807b      	strh	r3, [r7, #2]
 800184e:	4613      	mov	r3, r2
 8001850:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001852:	787b      	ldrb	r3, [r7, #1]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001858:	887a      	ldrh	r2, [r7, #2]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800185e:	e003      	b.n	8001868 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001860:	887b      	ldrh	r3, [r7, #2]
 8001862:	041a      	lsls	r2, r3, #16
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	611a      	str	r2, [r3, #16]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr
	...

08001874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e272      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8087 	beq.w	80019a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001894:	4b92      	ldr	r3, [pc, #584]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f003 030c 	and.w	r3, r3, #12
 800189c:	2b04      	cmp	r3, #4
 800189e:	d00c      	beq.n	80018ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018a0:	4b8f      	ldr	r3, [pc, #572]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 030c 	and.w	r3, r3, #12
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d112      	bne.n	80018d2 <HAL_RCC_OscConfig+0x5e>
 80018ac:	4b8c      	ldr	r3, [pc, #560]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b8:	d10b      	bne.n	80018d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ba:	4b89      	ldr	r3, [pc, #548]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d06c      	beq.n	80019a0 <HAL_RCC_OscConfig+0x12c>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d168      	bne.n	80019a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e24c      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018da:	d106      	bne.n	80018ea <HAL_RCC_OscConfig+0x76>
 80018dc:	4b80      	ldr	r3, [pc, #512]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a7f      	ldr	r2, [pc, #508]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	e02e      	b.n	8001948 <HAL_RCC_OscConfig+0xd4>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d10c      	bne.n	800190c <HAL_RCC_OscConfig+0x98>
 80018f2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a7a      	ldr	r2, [pc, #488]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b78      	ldr	r3, [pc, #480]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a77      	ldr	r2, [pc, #476]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001904:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	e01d      	b.n	8001948 <HAL_RCC_OscConfig+0xd4>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001914:	d10c      	bne.n	8001930 <HAL_RCC_OscConfig+0xbc>
 8001916:	4b72      	ldr	r3, [pc, #456]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a71      	ldr	r2, [pc, #452]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 800191c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a6e      	ldr	r2, [pc, #440]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	e00b      	b.n	8001948 <HAL_RCC_OscConfig+0xd4>
 8001930:	4b6b      	ldr	r3, [pc, #428]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a6a      	ldr	r2, [pc, #424]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	4b68      	ldr	r3, [pc, #416]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a67      	ldr	r2, [pc, #412]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001946:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d013      	beq.n	8001978 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001950:	f7ff fccc 	bl	80012ec <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001958:	f7ff fcc8 	bl	80012ec <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b64      	cmp	r3, #100	@ 0x64
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e200      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d0f0      	beq.n	8001958 <HAL_RCC_OscConfig+0xe4>
 8001976:	e014      	b.n	80019a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001978:	f7ff fcb8 	bl	80012ec <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800197e:	e008      	b.n	8001992 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001980:	f7ff fcb4 	bl	80012ec <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b64      	cmp	r3, #100	@ 0x64
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e1ec      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001992:	4b53      	ldr	r3, [pc, #332]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d1f0      	bne.n	8001980 <HAL_RCC_OscConfig+0x10c>
 800199e:	e000      	b.n	80019a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d063      	beq.n	8001a76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019ae:	4b4c      	ldr	r3, [pc, #304]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 030c 	and.w	r3, r3, #12
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00b      	beq.n	80019d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019ba:	4b49      	ldr	r3, [pc, #292]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 030c 	and.w	r3, r3, #12
 80019c2:	2b08      	cmp	r3, #8
 80019c4:	d11c      	bne.n	8001a00 <HAL_RCC_OscConfig+0x18c>
 80019c6:	4b46      	ldr	r3, [pc, #280]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d116      	bne.n	8001a00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d2:	4b43      	ldr	r3, [pc, #268]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d005      	beq.n	80019ea <HAL_RCC_OscConfig+0x176>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d001      	beq.n	80019ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e1c0      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4939      	ldr	r1, [pc, #228]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019fe:	e03a      	b.n	8001a76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d020      	beq.n	8001a4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a08:	4b36      	ldr	r3, [pc, #216]	@ (8001ae4 <HAL_RCC_OscConfig+0x270>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fc6d 	bl	80012ec <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a16:	f7ff fc69 	bl	80012ec <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e1a1      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	4927      	ldr	r1, [pc, #156]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	600b      	str	r3, [r1, #0]
 8001a48:	e015      	b.n	8001a76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ae4 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a50:	f7ff fc4c 	bl	80012ec <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a58:	f7ff fc48 	bl	80012ec <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e180      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1f0      	bne.n	8001a58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d03a      	beq.n	8001af8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d019      	beq.n	8001abe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a90:	f7ff fc2c 	bl	80012ec <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a98:	f7ff fc28 	bl	80012ec <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e160      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0f0      	beq.n	8001a98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f000 fa9c 	bl	8001ff4 <RCC_Delay>
 8001abc:	e01c      	b.n	8001af8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001abe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac4:	f7ff fc12 	bl	80012ec <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aca:	e00f      	b.n	8001aec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001acc:	f7ff fc0e 	bl	80012ec <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d908      	bls.n	8001aec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e146      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	42420000 	.word	0x42420000
 8001ae8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aec:	4b92      	ldr	r3, [pc, #584]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1e9      	bne.n	8001acc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f000 80a6 	beq.w	8001c52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b0a:	4b8b      	ldr	r3, [pc, #556]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10d      	bne.n	8001b32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	4b88      	ldr	r3, [pc, #544]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	4a87      	ldr	r2, [pc, #540]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b20:	61d3      	str	r3, [r2, #28]
 8001b22:	4b85      	ldr	r3, [pc, #532]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b32:	4b82      	ldr	r3, [pc, #520]	@ (8001d3c <HAL_RCC_OscConfig+0x4c8>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d118      	bne.n	8001b70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b3e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d3c <HAL_RCC_OscConfig+0x4c8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a7e      	ldr	r2, [pc, #504]	@ (8001d3c <HAL_RCC_OscConfig+0x4c8>)
 8001b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4a:	f7ff fbcf 	bl	80012ec <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b52:	f7ff fbcb 	bl	80012ec <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b64      	cmp	r3, #100	@ 0x64
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e103      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	4b75      	ldr	r3, [pc, #468]	@ (8001d3c <HAL_RCC_OscConfig+0x4c8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x312>
 8001b78:	4b6f      	ldr	r3, [pc, #444]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	4a6e      	ldr	r2, [pc, #440]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6213      	str	r3, [r2, #32]
 8001b84:	e02d      	b.n	8001be2 <HAL_RCC_OscConfig+0x36e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x334>
 8001b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	4a69      	ldr	r2, [pc, #420]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b94:	f023 0301 	bic.w	r3, r3, #1
 8001b98:	6213      	str	r3, [r2, #32]
 8001b9a:	4b67      	ldr	r3, [pc, #412]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	4a66      	ldr	r2, [pc, #408]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	f023 0304 	bic.w	r3, r3, #4
 8001ba4:	6213      	str	r3, [r2, #32]
 8001ba6:	e01c      	b.n	8001be2 <HAL_RCC_OscConfig+0x36e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	2b05      	cmp	r3, #5
 8001bae:	d10c      	bne.n	8001bca <HAL_RCC_OscConfig+0x356>
 8001bb0:	4b61      	ldr	r3, [pc, #388]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	4a60      	ldr	r2, [pc, #384]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bb6:	f043 0304 	orr.w	r3, r3, #4
 8001bba:	6213      	str	r3, [r2, #32]
 8001bbc:	4b5e      	ldr	r3, [pc, #376]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	4a5d      	ldr	r2, [pc, #372]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6213      	str	r3, [r2, #32]
 8001bc8:	e00b      	b.n	8001be2 <HAL_RCC_OscConfig+0x36e>
 8001bca:	4b5b      	ldr	r3, [pc, #364]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	4a5a      	ldr	r2, [pc, #360]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	f023 0301 	bic.w	r3, r3, #1
 8001bd4:	6213      	str	r3, [r2, #32]
 8001bd6:	4b58      	ldr	r3, [pc, #352]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	4a57      	ldr	r2, [pc, #348]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	f023 0304 	bic.w	r3, r3, #4
 8001be0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d015      	beq.n	8001c16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bea:	f7ff fb7f 	bl	80012ec <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf0:	e00a      	b.n	8001c08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf2:	f7ff fb7b 	bl	80012ec <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e0b1      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c08:	4b4b      	ldr	r3, [pc, #300]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0ee      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x37e>
 8001c14:	e014      	b.n	8001c40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c16:	f7ff fb69 	bl	80012ec <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1e:	f7ff fb65 	bl	80012ec <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e09b      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c34:	4b40      	ldr	r3, [pc, #256]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1ee      	bne.n	8001c1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c40:	7dfb      	ldrb	r3, [r7, #23]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d105      	bne.n	8001c52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c46:	4b3c      	ldr	r3, [pc, #240]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	4a3b      	ldr	r2, [pc, #236]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 8087 	beq.w	8001d6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c5c:	4b36      	ldr	r3, [pc, #216]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 030c 	and.w	r3, r3, #12
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d061      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d146      	bne.n	8001cfe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c70:	4b33      	ldr	r3, [pc, #204]	@ (8001d40 <HAL_RCC_OscConfig+0x4cc>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7ff fb39 	bl	80012ec <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7ff fb35 	bl	80012ec <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e06d      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c90:	4b29      	ldr	r3, [pc, #164]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f0      	bne.n	8001c7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ca4:	d108      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ca6:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	4921      	ldr	r1, [pc, #132]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a19      	ldr	r1, [r3, #32]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	491b      	ldr	r1, [pc, #108]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d40 <HAL_RCC_OscConfig+0x4cc>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd6:	f7ff fb09 	bl	80012ec <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cde:	f7ff fb05 	bl	80012ec <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e03d      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d0f0      	beq.n	8001cde <HAL_RCC_OscConfig+0x46a>
 8001cfc:	e035      	b.n	8001d6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <HAL_RCC_OscConfig+0x4cc>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d04:	f7ff faf2 	bl	80012ec <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d0c:	f7ff faee 	bl	80012ec <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e026      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x498>
 8001d2a:	e01e      	b.n	8001d6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d107      	bne.n	8001d44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e019      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40007000 	.word	0x40007000
 8001d40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d44:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_RCC_OscConfig+0x500>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d106      	bne.n	8001d66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d001      	beq.n	8001d6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e000      	b.n	8001d6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3718      	adds	r7, #24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40021000 	.word	0x40021000

08001d78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e0d0      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d8c:	4b6a      	ldr	r3, [pc, #424]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0307 	and.w	r3, r3, #7
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d910      	bls.n	8001dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d9a:	4b67      	ldr	r3, [pc, #412]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f023 0207 	bic.w	r2, r3, #7
 8001da2:	4965      	ldr	r1, [pc, #404]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001daa:	4b63      	ldr	r3, [pc, #396]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d001      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e0b8      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d020      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dd4:	4b59      	ldr	r3, [pc, #356]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	4a58      	ldr	r2, [pc, #352]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001dda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0308 	and.w	r3, r3, #8
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d005      	beq.n	8001df8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dec:	4b53      	ldr	r3, [pc, #332]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	4a52      	ldr	r2, [pc, #328]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001df2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001df6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df8:	4b50      	ldr	r3, [pc, #320]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	494d      	ldr	r1, [pc, #308]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d040      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d107      	bne.n	8001e2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1e:	4b47      	ldr	r3, [pc, #284]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d115      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e07f      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d107      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e36:	4b41      	ldr	r3, [pc, #260]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d109      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e073      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e46:	4b3d      	ldr	r3, [pc, #244]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e06b      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e56:	4b39      	ldr	r3, [pc, #228]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f023 0203 	bic.w	r2, r3, #3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	4936      	ldr	r1, [pc, #216]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e68:	f7ff fa40 	bl	80012ec <HAL_GetTick>
 8001e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6e:	e00a      	b.n	8001e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e70:	f7ff fa3c 	bl	80012ec <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e053      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e86:	4b2d      	ldr	r3, [pc, #180]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 020c 	and.w	r2, r3, #12
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d1eb      	bne.n	8001e70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e98:	4b27      	ldr	r3, [pc, #156]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d210      	bcs.n	8001ec8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea6:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 0207 	bic.w	r2, r3, #7
 8001eae:	4922      	ldr	r1, [pc, #136]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb6:	4b20      	ldr	r3, [pc, #128]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d001      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e032      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d008      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	4916      	ldr	r1, [pc, #88]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d009      	beq.n	8001f06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ef2:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	490e      	ldr	r1, [pc, #56]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f06:	f000 f821 	bl	8001f4c <HAL_RCC_GetSysClockFreq>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c4>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	091b      	lsrs	r3, r3, #4
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	490a      	ldr	r1, [pc, #40]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c8>)
 8001f18:	5ccb      	ldrb	r3, [r1, r3]
 8001f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1e:	4a09      	ldr	r2, [pc, #36]	@ (8001f44 <HAL_RCC_ClockConfig+0x1cc>)
 8001f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f22:	4b09      	ldr	r3, [pc, #36]	@ (8001f48 <HAL_RCC_ClockConfig+0x1d0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff f99e 	bl	8001268 <HAL_InitTick>

  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40022000 	.word	0x40022000
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	08002858 	.word	0x08002858
 8001f44:	20000050 	.word	0x20000050
 8001f48:	20000054 	.word	0x20000054

08001f4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b087      	sub	sp, #28
 8001f50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60fb      	str	r3, [r7, #12]
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f66:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d002      	beq.n	8001f7c <HAL_RCC_GetSysClockFreq+0x30>
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	d003      	beq.n	8001f82 <HAL_RCC_GetSysClockFreq+0x36>
 8001f7a:	e027      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f7c:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f7e:	613b      	str	r3, [r7, #16]
      break;
 8001f80:	e027      	b.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	0c9b      	lsrs	r3, r3, #18
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	4a17      	ldr	r2, [pc, #92]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f8c:	5cd3      	ldrb	r3, [r2, r3]
 8001f8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d010      	beq.n	8001fbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f9a:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	0c5b      	lsrs	r3, r3, #17
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	4a11      	ldr	r2, [pc, #68]	@ (8001fec <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fa6:	5cd3      	ldrb	r3, [r2, r3]
 8001fa8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fae:	fb03 f202 	mul.w	r2, r3, r2
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	e004      	b.n	8001fc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fc0:	fb02 f303 	mul.w	r3, r2, r3
 8001fc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	613b      	str	r3, [r7, #16]
      break;
 8001fca:	e002      	b.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fcc:	4b05      	ldr	r3, [pc, #20]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fce:	613b      	str	r3, [r7, #16]
      break;
 8001fd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fd2:	693b      	ldr	r3, [r7, #16]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	007a1200 	.word	0x007a1200
 8001fe8:	08002868 	.word	0x08002868
 8001fec:	08002878 	.word	0x08002878
 8001ff0:	003d0900 	.word	0x003d0900

08001ff4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <RCC_Delay+0x34>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0a      	ldr	r2, [pc, #40]	@ (800202c <RCC_Delay+0x38>)
 8002002:	fba2 2303 	umull	r2, r3, r2, r3
 8002006:	0a5b      	lsrs	r3, r3, #9
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	fb02 f303 	mul.w	r3, r2, r3
 800200e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002010:	bf00      	nop
  }
  while (Delay --);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	1e5a      	subs	r2, r3, #1
 8002016:	60fa      	str	r2, [r7, #12]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1f9      	bne.n	8002010 <RCC_Delay+0x1c>
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	20000050 	.word	0x20000050
 800202c:	10624dd3 	.word	0x10624dd3

08002030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e041      	b.n	80020c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7fe ffda 	bl	8001010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3304      	adds	r3, #4
 800206c:	4619      	mov	r1, r3
 800206e:	4610      	mov	r0, r2
 8002070:	f000 fa56 	bl	8002520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d001      	beq.n	80020e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e035      	b.n	8002154 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2202      	movs	r2, #2
 80020ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68da      	ldr	r2, [r3, #12]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 0201 	orr.w	r2, r2, #1
 80020fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a16      	ldr	r2, [pc, #88]	@ (8002160 <HAL_TIM_Base_Start_IT+0x90>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d009      	beq.n	800211e <HAL_TIM_Base_Start_IT+0x4e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002112:	d004      	beq.n	800211e <HAL_TIM_Base_Start_IT+0x4e>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a12      	ldr	r2, [pc, #72]	@ (8002164 <HAL_TIM_Base_Start_IT+0x94>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d111      	bne.n	8002142 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2b06      	cmp	r3, #6
 800212e:	d010      	beq.n	8002152 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002140:	e007      	b.n	8002152 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 0201 	orr.w	r2, r2, #1
 8002150:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40012c00 	.word	0x40012c00
 8002164:	40000400 	.word	0x40000400

08002168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d020      	beq.n	80021cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d01b      	beq.n	80021cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0202 	mvn.w	r2, #2
 800219c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2201      	movs	r2, #1
 80021a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f998 	bl	80024e8 <HAL_TIM_IC_CaptureCallback>
 80021b8:	e005      	b.n	80021c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f98b 	bl	80024d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f99a 	bl	80024fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f003 0304 	and.w	r3, r3, #4
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d020      	beq.n	8002218 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d01b      	beq.n	8002218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f06f 0204 	mvn.w	r2, #4
 80021e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2202      	movs	r2, #2
 80021ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f972 	bl	80024e8 <HAL_TIM_IC_CaptureCallback>
 8002204:	e005      	b.n	8002212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f965 	bl	80024d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f974 	bl	80024fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f003 0308 	and.w	r3, r3, #8
 800221e:	2b00      	cmp	r3, #0
 8002220:	d020      	beq.n	8002264 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b00      	cmp	r3, #0
 800222a:	d01b      	beq.n	8002264 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0208 	mvn.w	r2, #8
 8002234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2204      	movs	r2, #4
 800223a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 f94c 	bl	80024e8 <HAL_TIM_IC_CaptureCallback>
 8002250:	e005      	b.n	800225e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f93f 	bl	80024d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 f94e 	bl	80024fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	f003 0310 	and.w	r3, r3, #16
 800226a:	2b00      	cmp	r3, #0
 800226c:	d020      	beq.n	80022b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f003 0310 	and.w	r3, r3, #16
 8002274:	2b00      	cmp	r3, #0
 8002276:	d01b      	beq.n	80022b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0210 	mvn.w	r2, #16
 8002280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2208      	movs	r2, #8
 8002286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f000 f926 	bl	80024e8 <HAL_TIM_IC_CaptureCallback>
 800229c:	e005      	b.n	80022aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f000 f919 	bl	80024d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f000 f928 	bl	80024fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00c      	beq.n	80022d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d007      	beq.n	80022d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f06f 0201 	mvn.w	r2, #1
 80022cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7fe faa4 	bl	800081c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00c      	beq.n	80022f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d007      	beq.n	80022f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80022f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 fa6f 	bl	80027d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00c      	beq.n	800231c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002308:	2b00      	cmp	r3, #0
 800230a:	d007      	beq.n	800231c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f8f8 	bl	800250c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f003 0320 	and.w	r3, r3, #32
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00c      	beq.n	8002340 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f003 0320 	and.w	r3, r3, #32
 800232c:	2b00      	cmp	r3, #0
 800232e:	d007      	beq.n	8002340 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 0220 	mvn.w	r2, #32
 8002338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 fa42 	bl	80027c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002340:	bf00      	nop
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800235c:	2b01      	cmp	r3, #1
 800235e:	d101      	bne.n	8002364 <HAL_TIM_ConfigClockSource+0x1c>
 8002360:	2302      	movs	r3, #2
 8002362:	e0b4      	b.n	80024ce <HAL_TIM_ConfigClockSource+0x186>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2202      	movs	r2, #2
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800238a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800239c:	d03e      	beq.n	800241c <HAL_TIM_ConfigClockSource+0xd4>
 800239e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023a2:	f200 8087 	bhi.w	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023aa:	f000 8086 	beq.w	80024ba <HAL_TIM_ConfigClockSource+0x172>
 80023ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023b2:	d87f      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023b4:	2b70      	cmp	r3, #112	@ 0x70
 80023b6:	d01a      	beq.n	80023ee <HAL_TIM_ConfigClockSource+0xa6>
 80023b8:	2b70      	cmp	r3, #112	@ 0x70
 80023ba:	d87b      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023bc:	2b60      	cmp	r3, #96	@ 0x60
 80023be:	d050      	beq.n	8002462 <HAL_TIM_ConfigClockSource+0x11a>
 80023c0:	2b60      	cmp	r3, #96	@ 0x60
 80023c2:	d877      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023c4:	2b50      	cmp	r3, #80	@ 0x50
 80023c6:	d03c      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0xfa>
 80023c8:	2b50      	cmp	r3, #80	@ 0x50
 80023ca:	d873      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023cc:	2b40      	cmp	r3, #64	@ 0x40
 80023ce:	d058      	beq.n	8002482 <HAL_TIM_ConfigClockSource+0x13a>
 80023d0:	2b40      	cmp	r3, #64	@ 0x40
 80023d2:	d86f      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023d4:	2b30      	cmp	r3, #48	@ 0x30
 80023d6:	d064      	beq.n	80024a2 <HAL_TIM_ConfigClockSource+0x15a>
 80023d8:	2b30      	cmp	r3, #48	@ 0x30
 80023da:	d86b      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023dc:	2b20      	cmp	r3, #32
 80023de:	d060      	beq.n	80024a2 <HAL_TIM_ConfigClockSource+0x15a>
 80023e0:	2b20      	cmp	r3, #32
 80023e2:	d867      	bhi.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d05c      	beq.n	80024a2 <HAL_TIM_ConfigClockSource+0x15a>
 80023e8:	2b10      	cmp	r3, #16
 80023ea:	d05a      	beq.n	80024a2 <HAL_TIM_ConfigClockSource+0x15a>
 80023ec:	e062      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023fe:	f000 f96a 	bl	80026d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002410:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	609a      	str	r2, [r3, #8]
      break;
 800241a:	e04f      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800242c:	f000 f953 	bl	80026d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800243e:	609a      	str	r2, [r3, #8]
      break;
 8002440:	e03c      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800244e:	461a      	mov	r2, r3
 8002450:	f000 f8ca 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2150      	movs	r1, #80	@ 0x50
 800245a:	4618      	mov	r0, r3
 800245c:	f000 f921 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 8002460:	e02c      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800246e:	461a      	mov	r2, r3
 8002470:	f000 f8e8 	bl	8002644 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2160      	movs	r1, #96	@ 0x60
 800247a:	4618      	mov	r0, r3
 800247c:	f000 f911 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 8002480:	e01c      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800248e:	461a      	mov	r2, r3
 8002490:	f000 f8aa 	bl	80025e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2140      	movs	r1, #64	@ 0x40
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f901 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 80024a0:	e00c      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4619      	mov	r1, r3
 80024ac:	4610      	mov	r0, r2
 80024ae:	f000 f8f8 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 80024b2:	e003      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      break;
 80024b8:	e000      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80024ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b083      	sub	sp, #12
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr

080024fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr
	...

08002520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a2b      	ldr	r2, [pc, #172]	@ (80025e0 <TIM_Base_SetConfig+0xc0>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d007      	beq.n	8002548 <TIM_Base_SetConfig+0x28>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800253e:	d003      	beq.n	8002548 <TIM_Base_SetConfig+0x28>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a28      	ldr	r2, [pc, #160]	@ (80025e4 <TIM_Base_SetConfig+0xc4>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d108      	bne.n	800255a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800254e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	4313      	orrs	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a20      	ldr	r2, [pc, #128]	@ (80025e0 <TIM_Base_SetConfig+0xc0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d007      	beq.n	8002572 <TIM_Base_SetConfig+0x52>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002568:	d003      	beq.n	8002572 <TIM_Base_SetConfig+0x52>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a1d      	ldr	r2, [pc, #116]	@ (80025e4 <TIM_Base_SetConfig+0xc4>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d108      	bne.n	8002584 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	4313      	orrs	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68fa      	ldr	r2, [r7, #12]
 8002596:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a0d      	ldr	r2, [pc, #52]	@ (80025e0 <TIM_Base_SetConfig+0xc0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d103      	bne.n	80025b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f023 0201 	bic.w	r2, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	611a      	str	r2, [r3, #16]
  }
}
 80025d6:	bf00      	nop
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	40012c00 	.word	0x40012c00
 80025e4:	40000400 	.word	0x40000400

080025e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	f023 0201 	bic.w	r2, r3, #1
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002612:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4313      	orrs	r3, r2
 800261c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f023 030a 	bic.w	r3, r3, #10
 8002624:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	4313      	orrs	r3, r2
 800262c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	621a      	str	r2, [r3, #32]
}
 800263a:	bf00      	nop
 800263c:	371c      	adds	r7, #28
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	f023 0210 	bic.w	r2, r3, #16
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800266e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	031b      	lsls	r3, r3, #12
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002680:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4313      	orrs	r3, r2
 800268a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	621a      	str	r2, [r3, #32]
}
 8002698:	bf00      	nop
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr

080026a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b085      	sub	sp, #20
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4313      	orrs	r3, r2
 80026c0:	f043 0307 	orr.w	r3, r3, #7
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	609a      	str	r2, [r3, #8]
}
 80026cc:	bf00      	nop
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr

080026d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b087      	sub	sp, #28
 80026da:	af00      	add	r7, sp, #0
 80026dc:	60f8      	str	r0, [r7, #12]
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
 80026e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	021a      	lsls	r2, r3, #8
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	431a      	orrs	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	4313      	orrs	r3, r2
 8002702:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	609a      	str	r2, [r3, #8]
}
 800270a:	bf00      	nop
 800270c:	371c      	adds	r7, #28
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002724:	2b01      	cmp	r3, #1
 8002726:	d101      	bne.n	800272c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002728:	2302      	movs	r3, #2
 800272a:	e041      	b.n	80027b0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002752:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	4313      	orrs	r3, r2
 800275c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a14      	ldr	r2, [pc, #80]	@ (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d009      	beq.n	8002784 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002778:	d004      	beq.n	8002784 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a10      	ldr	r2, [pc, #64]	@ (80027c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d10c      	bne.n	800279e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800278a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	68ba      	ldr	r2, [r7, #8]
 8002792:	4313      	orrs	r3, r2
 8002794:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40012c00 	.word	0x40012c00
 80027c0:	40000400 	.word	0x40000400

080027c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr

080027d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <memset>:
 80027e8:	4603      	mov	r3, r0
 80027ea:	4402      	add	r2, r0
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d100      	bne.n	80027f2 <memset+0xa>
 80027f0:	4770      	bx	lr
 80027f2:	f803 1b01 	strb.w	r1, [r3], #1
 80027f6:	e7f9      	b.n	80027ec <memset+0x4>

080027f8 <__libc_init_array>:
 80027f8:	b570      	push	{r4, r5, r6, lr}
 80027fa:	2600      	movs	r6, #0
 80027fc:	4d0c      	ldr	r5, [pc, #48]	@ (8002830 <__libc_init_array+0x38>)
 80027fe:	4c0d      	ldr	r4, [pc, #52]	@ (8002834 <__libc_init_array+0x3c>)
 8002800:	1b64      	subs	r4, r4, r5
 8002802:	10a4      	asrs	r4, r4, #2
 8002804:	42a6      	cmp	r6, r4
 8002806:	d109      	bne.n	800281c <__libc_init_array+0x24>
 8002808:	f000 f81a 	bl	8002840 <_init>
 800280c:	2600      	movs	r6, #0
 800280e:	4d0a      	ldr	r5, [pc, #40]	@ (8002838 <__libc_init_array+0x40>)
 8002810:	4c0a      	ldr	r4, [pc, #40]	@ (800283c <__libc_init_array+0x44>)
 8002812:	1b64      	subs	r4, r4, r5
 8002814:	10a4      	asrs	r4, r4, #2
 8002816:	42a6      	cmp	r6, r4
 8002818:	d105      	bne.n	8002826 <__libc_init_array+0x2e>
 800281a:	bd70      	pop	{r4, r5, r6, pc}
 800281c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002820:	4798      	blx	r3
 8002822:	3601      	adds	r6, #1
 8002824:	e7ee      	b.n	8002804 <__libc_init_array+0xc>
 8002826:	f855 3b04 	ldr.w	r3, [r5], #4
 800282a:	4798      	blx	r3
 800282c:	3601      	adds	r6, #1
 800282e:	e7f2      	b.n	8002816 <__libc_init_array+0x1e>
 8002830:	0800287c 	.word	0x0800287c
 8002834:	0800287c 	.word	0x0800287c
 8002838:	0800287c 	.word	0x0800287c
 800283c:	08002880 	.word	0x08002880

08002840 <_init>:
 8002840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002842:	bf00      	nop
 8002844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002846:	bc08      	pop	{r3}
 8002848:	469e      	mov	lr, r3
 800284a:	4770      	bx	lr

0800284c <_fini>:
 800284c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800284e:	bf00      	nop
 8002850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002852:	bc08      	pop	{r3}
 8002854:	469e      	mov	lr, r3
 8002856:	4770      	bx	lr
