{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560763909077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Q1 5CGTFD9E5F35I7 " "Selected device 5CGTFD9E5F35I7 for design \"Q1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560763909343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560763909484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560763909484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560763910937 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560763911077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560763911562 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "142 142 " "No exact pin location assignment(s) for 142 pins of 142 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560763912062 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1560763935407 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560763936704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560763936814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560763936814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560763936814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560763936829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560763936829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560763936829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560763936829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560763936829 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560763936829 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560763936939 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Q1.sdc " "Synopsys Design Constraints File file not found: 'Q1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560763961282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560763961282 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[0\]~134\|combout " "Node \"inst24\|inst7\|O1\[0\]~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[0\]~132\|datab " "Node \"inst24\|inst7\|O1\[0\]~132\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[0\]~132\|combout " "Node \"inst24\|inst7\|O1\[0\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[0\]~134\|datae " "Node \"inst24\|inst7\|O1\[0\]~134\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[1\]~131\|combout " "Node \"inst24\|inst7\|O1\[1\]~131\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[1\]~131\|dataa " "Node \"inst24\|inst7\|O1\[1\]~131\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[2\]~127\|combout " "Node \"inst24\|inst7\|O1\[2\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[2\]~127\|dataa " "Node \"inst24\|inst7\|O1\[2\]~127\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[3\]~123\|combout " "Node \"inst24\|inst7\|O1\[3\]~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[3\]~123\|dataa " "Node \"inst24\|inst7\|O1\[3\]~123\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[4\]~120\|combout " "Node \"inst24\|inst7\|O1\[4\]~120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[4\]~120\|dataa " "Node \"inst24\|inst7\|O1\[4\]~120\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[5\]~117\|combout " "Node \"inst24\|inst7\|O1\[5\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[5\]~117\|dataa " "Node \"inst24\|inst7\|O1\[5\]~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[6\]~114\|combout " "Node \"inst24\|inst7\|O1\[6\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[6\]~114\|dataa " "Node \"inst24\|inst7\|O1\[6\]~114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[7\]~110\|combout " "Node \"inst24\|inst7\|O1\[7\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[7\]~110\|dataa " "Node \"inst24\|inst7\|O1\[7\]~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[8\]~107\|combout " "Node \"inst24\|inst7\|O1\[8\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[8\]~107\|dataa " "Node \"inst24\|inst7\|O1\[8\]~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[9\]~103\|combout " "Node \"inst24\|inst7\|O1\[9\]~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[9\]~103\|dataa " "Node \"inst24\|inst7\|O1\[9\]~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[10\]~100\|combout " "Node \"inst24\|inst7\|O1\[10\]~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[10\]~100\|dataa " "Node \"inst24\|inst7\|O1\[10\]~100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[11\]~96\|combout " "Node \"inst24\|inst7\|O1\[11\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[11\]~96\|dataa " "Node \"inst24\|inst7\|O1\[11\]~96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[12\]~93\|combout " "Node \"inst24\|inst7\|O1\[12\]~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[12\]~93\|dataa " "Node \"inst24\|inst7\|O1\[12\]~93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[13\]~89\|combout " "Node \"inst24\|inst7\|O1\[13\]~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[13\]~89\|dataa " "Node \"inst24\|inst7\|O1\[13\]~89\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[14\]~87\|combout " "Node \"inst24\|inst7\|O1\[14\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[14\]~87\|dataa " "Node \"inst24\|inst7\|O1\[14\]~87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[15\]~84\|combout " "Node \"inst24\|inst7\|O1\[15\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[15\]~84\|dataa " "Node \"inst24\|inst7\|O1\[15\]~84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[16\]~81\|combout " "Node \"inst24\|inst7\|O1\[16\]~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[16\]~81\|dataa " "Node \"inst24\|inst7\|O1\[16\]~81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[17\]~79\|combout " "Node \"inst24\|inst7\|O1\[17\]~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[17\]~79\|dataa " "Node \"inst24\|inst7\|O1\[17\]~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[18\]~75\|combout " "Node \"inst24\|inst7\|O1\[18\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[18\]~75\|dataa " "Node \"inst24\|inst7\|O1\[18\]~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[19\]~71\|combout " "Node \"inst24\|inst7\|O1\[19\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[19\]~71\|dataa " "Node \"inst24\|inst7\|O1\[19\]~71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[20\]~67\|combout " "Node \"inst24\|inst7\|O1\[20\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[20\]~67\|dataa " "Node \"inst24\|inst7\|O1\[20\]~67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[21\]~65\|combout " "Node \"inst24\|inst7\|O1\[21\]~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[21\]~65\|dataa " "Node \"inst24\|inst7\|O1\[21\]~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[22\]~62\|combout " "Node \"inst24\|inst7\|O1\[22\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[22\]~62\|dataa " "Node \"inst24\|inst7\|O1\[22\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[23\]~58\|combout " "Node \"inst24\|inst7\|O1\[23\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[23\]~58\|dataa " "Node \"inst24\|inst7\|O1\[23\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[24\]~55\|combout " "Node \"inst24\|inst7\|O1\[24\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[24\]~55\|dataa " "Node \"inst24\|inst7\|O1\[24\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[25\]~52\|combout " "Node \"inst24\|inst7\|O1\[25\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[25\]~52\|dataa " "Node \"inst24\|inst7\|O1\[25\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[26\]~50\|combout " "Node \"inst24\|inst7\|O1\[26\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[26\]~50\|dataa " "Node \"inst24\|inst7\|O1\[26\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[27\]~47\|combout " "Node \"inst24\|inst7\|O1\[27\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[27\]~46\|datac " "Node \"inst24\|inst7\|O1\[27\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[27\]~46\|combout " "Node \"inst24\|inst7\|O1\[27\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[27\]~47\|datad " "Node \"inst24\|inst7\|O1\[27\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[31\]~179\|datag " "Node \"inst24\|inst7\|O1\[31\]~179\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[31\]~179\|combout " "Node \"inst24\|inst7\|O1\[31\]~179\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[31\]~35\|dataf " "Node \"inst24\|inst7\|O1\[31\]~35\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[31\]~35\|combout " "Node \"inst24\|inst7\|O1\[31\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[30\]~175\|datag " "Node \"inst24\|inst7\|O1\[30\]~175\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[30\]~175\|combout " "Node \"inst24\|inst7\|O1\[30\]~175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[30\]~37\|datae " "Node \"inst24\|inst7\|O1\[30\]~37\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[30\]~37\|combout " "Node \"inst24\|inst7\|O1\[30\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[29\]~171\|dataf " "Node \"inst24\|inst7\|O1\[29\]~171\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[29\]~171\|combout " "Node \"inst24\|inst7\|O1\[29\]~171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[29\]~40\|datad " "Node \"inst24\|inst7\|O1\[29\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[29\]~40\|combout " "Node \"inst24\|inst7\|O1\[29\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[28\]~167\|dataf " "Node \"inst24\|inst7\|O1\[28\]~167\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[28\]~167\|combout " "Node \"inst24\|inst7\|O1\[28\]~167\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[28\]~43\|datad " "Node \"inst24\|inst7\|O1\[28\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""} { "Warning" "WSTA_SCC_NODE" "inst24\|inst7\|O1\[28\]~43\|combout " "Node \"inst24\|inst7\|O1\[28\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560763961298 ""}  } { { "mux2_1.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { { 280 984 1048 328 "O1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1560763961298 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1560763961314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560763961314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1560763961314 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560763961329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560763961345 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1560763961579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560763975971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560764025960 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560764030327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560764030335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560764038690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X36_Y0 X47_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10" {  } { { "loc" "" { Generic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10"} { { 12 { 0 ""} 36 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560764080135 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560764080135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560764081377 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560764081377 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560764081377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560764081440 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560764084536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560764085121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560764086709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560764087288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560764089233 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560764095361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Term6/Semester_6/Computer Architecture/assignment/HW3/output_files/Q1.fit.smsg " "Generated suppressed messages file /Term6/Semester_6/Computer Architecture/assignment/HW3/output_files/Q1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560764096409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 113 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6759 " "Peak virtual memory: 6759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560764098307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 14:04:58 2019 " "Processing ended: Mon Jun 17 14:04:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560764098307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560764098307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560764098307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560764098307 ""}
