---
title: Program
layout: content
---

# Program

#### Joint CGO/HPCA/PPoPP program: [[pdf]](http://www.complang.tuwien.ac.at/hpca-cgo-ppopp-cc/joint-program.pdf) [[html]](http://www.complang.tuwien.ac.at/hpca-cgo-ppopp-cc/program.html).

### Workshop/Tutorials Day One: Saturday 24th

<table>
<tr><td>08:30 - 10:00</td><td><a href="http://llvm.org/devmtg/2018-02-24/" target="_blank">LLVM Tutorial</a> 1<br></td></tr>
<tr><td></td><td><a href="https://sites.google.com/site/realworlddsl/" target="_blank">RWDSL'18: 3rd International Workshop on Real World Domain Specific Languages</a> Session 1</td></tr>

<tr><td>10:00 - 10:30</td><td>Coffee Break</td></tr>

<tr><td>10:30 - 12:00</td><td><a href="http://llvm.org/devmtg/2018-02-24/" target="_blank">LLVM Tutorial</a> 2<br></td></tr>
<tr><td></td><td><a href="https://sites.google.com/site/realworlddsl/" target="_blank">RWDSL'18: 3rd International Workshop on Real World Domain Specific Languages</a> Session 2</td></tr>

<tr><td>12:00 - 13:30</td><td>Lunch</td></tr>

<tr><td>13:30 - 15:00</td><td><a href="http://llvm.org/devmtg/2018-02-24/" target="_blank">LLVM Performance Workshop</a> 1<br></td></tr>
<tr><td></td><td><a href="https://sites.google.com/site/realworlddsl/" target="_blank">RWDSL'18: 3rd International Workshop on Real World Domain Specific Languages</a> Session 3</td></tr>

<tr><td>15:00 - 15:30</td><td>Coffee Break</td></tr>

<tr><td>15:30 - 17:00</td><td><a href="http://llvm.org/devmtg/2018-02-24/" target="_blank">LLVM Performance Workshop</a> 2<br></td></tr>
<tr><td></td><td><a href="https://sites.google.com/site/realworlddsl/" target="_blank">RWDSL'18: 3rd International Workshop on Real World Domain Specific Languages</a> Session 4</td></tr>

<tr><td>18:30 - 20:00</td><td><a href="https://ppopp18.sigplan.org/track/PPoPP-2018-catering" target="_blank">Catering</a> - Social Event at Heurigen</td></tr>
</table>


### Workshop/Tutorials Day Two: Sunday 25th

<table>
<tr><td>08:30 - 10:00</td><td>Tutorial: <a href="http://mrg.doc.ic.ac.uk/tutorials/cgo2018/" target="_blank">Improving security with reversibility and session types</a> Session 1<br></td></tr>

<tr><td>10:00 - 10:30</td><td>Coffee Break</td></tr>

<tr><td>10:30 - 12:00</td><td>Tutorial: <a href="http://mrg.doc.ic.ac.uk/tutorials/cgo2018/" target="_blank">Improving security with reversibility and session types</a> Session 2<br></td></tr>

<tr><td>12:00 - 13:30</td><td>Lunch</td></tr>

<tr><td>13:30 - 15:00</td><td>Tutorial: <a href="http://mrg.doc.ic.ac.uk/tutorials/cgo2018/" target="_blank">Improving security with reversibility and session types</a> Session 3<br></td></tr>

<tr><td>15:00 - 15:30</td><td>Coffee Break</td></tr>

<tr><td>15:30 - 17:00</td><td>Tutorial: <a href="http://mrg.doc.ic.ac.uk/tutorials/cgo2018/" target="_blank">Improving security with reversibility and session types</a> Session 4<br></td></tr>

<tr><td>18:00 - 20:00</td><td><a href="https://ppopp18.sigplan.org/track/PPoPP-2018-papers" target="_blank">Main Conference</a> - HPCA/CGO/PPoPP Welcome Reception and Poster Session (<a href="https://ppopp18.sigplan.org/room/venue-room-a" target="_blank">Room A</a>)</td></tr>
</table>


### Main Conference Day One: Monday 26th

<table>
<tr><td>08:30 - 08:45</td><td>Opening</td></tr>

<tr><td>08:45 - 09:55</td><td>HPCA Keynote: <b><a href="{{ '/keynotes/#what-is-the-role-of-architecture-and-software-researchers-on-the-road-to-quantum-supremacy' | relative_url }}">What is the role of Architecture and Software Researchers on the Road to Quantum Supremacy?</a></b></td></tr>
<tr><td></td><td>Margaret Martonosi (Princeton University)</td></tr>

<tr><td>09:55 - 10:20</td><td>Coffee Break</td></tr>

<tr><td>10:20 - 11:45</td><td>Session 1: Managed Runtimes</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>SIMD Intrinsics on Managed Language Runtimes</b><br>
            <i>Alen Stojanov, Ivaylo Toskov (ETH Zurich), Tiark Rompf (Purdue University), Markus Püschel (ETH Zurich)</i></li>
        <li><b>CollectionSwitch: A Framework for Efficient and Dynamic Collection Selection</b><br>
            <i>Diego Costa and Artur Andrzejak (University of Heidelberg, Germany)</i></li>
        <li><b>Analyzing and Optimizing Task Granularity on the JVM</b><br>
            <i>Andrea Rosà, Eduardo Rosales, and Walter Binder (University of Lugano, Switzerland)</i></li>
    </ul>
</td></tr>

<tr><td>11:45 - 13:15</td><td>Lunch</td></tr>

<tr><td>13:15 - 14:55</td><td>Session 2: Resilience and Security</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>Automating Efficient Variable-Grained Resiliency for Low-Power IoT Systems</b><br>
            <it>Sara S. Baghsorkhi and Christos Margiolas (Intel, USA)</it></li>
        <li><b>Resilient Decentralized Android Application Repackaging Detection Using Logic Bombs</b><br>
            <it>Qiang Zeng, Lannan Luo, Zhiyun Qian, Xiaojiang Du, and Zhoujun Li (Temple University, USA; University of South Carolina, USA; University of California at Riverside, USA; Beihang University, China)</it></li>
        <li><b>nAdroid: Statically Detecting Ordering Violations in Android Applications</b><br>
            <it>Xinwei Fu, Dongyoon Lee, and Changhee Jung (Virginia Tech, USA)</it></li>
        <li><b>SGXElide: Enabling Enclave Code Secrecy via Self-Modification</b><br>
            <it>Erick Bauman, Huibo Wang, Mingwei Zhang, and Zhiqiang Lin (University of Texas at Dallas, USA; Intel Labs, USA)</it></li>
    </ul>
</td></tr>

<tr><td>14:55 - 15:15</td><td>Coffee Break</td></tr>

<tr><td>15:15 - 16:55</td><td>Session 3: Best Paper Finalists</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>Poker: Permutation-based SIMD Execution of Intensive Tree Search by Path Encoding</b><br>
            <it>Feng Zhang and Jingling Xue (UNSW, Australia)</it></li>
        <li><b>High Performance Stencil Code Generation with LIFT</b><br>
            <it>Bastian Hagedorn, Larisa Stoltzfus, Michel Steuwer, Sergei Gorlatch, and Christophe Dubach (University of Münster, Germany; University of Edinburgh, UK; University of Glasgow, UK)</it></li>
        <li><b>Qubit Allocation</b><br>
            <it>Marcos Yukio Siraichi, Vinícius Fernandes dos Santos, Sylvain Collange, and Fernando Magno Quintao Pereira (Federal University of Minas Gerais, Brazil; Inria, France)</it></li>
        <li><b>Dominance-based Duplication Simulation (DBDS): Code Duplication to Enable Compiler Optimizations</b><br>
            <it>David Leopoldseder, Lukas Stadler, Thomas Würthinger, Josef Eisl, Doug Simon, and Hanspeter Mössenböck (JKU Linz, Austria; Oracle Labs, Austria; Oracle Labs, Switzerland)</it></li>
    </ul>
</td></tr>

<tr><td>16:55 - 17:15</td><td>Coffee Break</td></tr>

<tr><td>17:15 - 17:45</td><td>SRC Presentations</td></tr>
<tr><td>17:15 - 17:45</td><td>Artifact Evaluation</td></tr>
<tr><td>18:00 - 19:30</td><td>CGO Business Meeting (Room CGO)</td></tr>
</table>

### Main Conference Day Two: Tuesday 27th

<table>
<tr><td>08:00 - 09:40</td><td>Session 4:  Linear Algebra and Vectorization</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>The Generalized Matrix Chain Algorithm</b><br>
            <it>Henrik Barthels, Marcin Copik, and Paolo Bientinesi (RWTH Aachen University, Germany)</it></li>
        <li><b>CVR: Efficient Vectorization of SpMV on X86 Processors</b><br>
            <it>Biwei Xie, Jianfeng Zhan, Xu Liu, Wanling Gao, Zhen Jia, Xiwen He, and Lixin Zhang (Institute of Computing Technology at Chinese Academy of Sciences, China; College of William and Mary, USA; Princeton University, USA)</it></li>
        <li><b>Look-Ahead SLP: Auto-vectorization in the Presence of Commutative Operations</b><br>
            <it>Vasileios Porpodas, Rodrigo C. O. Rocha, and Luís F. W. Góes (Intel, USA; University of Edinburgh, UK; PUC-MG, Brazil)</it></li>
        <li><b>Conflict-Free Vectorization of Associative Irregular Applications with Recent SIMD Architectural Advances</b><br>
            <it>Peng Jiang and Gagan Agrawal (Ohio State University, USA; The Ohio State University, USA)</it></li>
    </ul>
</td></tr>

<tr><td>09:40 - 10:05</td><td>Coffee Break</td></tr>

<tr><td>10:05 - 11:45</td><td>Session 5: Static and Dynamic Analysis</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>Scalable Concurrency Debugging with Distributed Graph Processing</b><br>
            <it>Long Zheng, Xiaofei Liao, Hai Jin, Jieshan Zhao, and Qinggang Wang (Huazhong University of Science and Technology, China)</it></li>
        <li><b>Lightweight Detection of Cache Conflicts</b><br>
            <it>Probir Roy, Shuaiwen Leon Song, Sriram Krishnamoorthy, and Xu Liu (College of William and Mary, USA; Pacific Northwest National Laboratory, USA)</it></li>
        <li><b>CUDAAdvisor: LLVM-Based Runtime Profiling for Modern GPUs</b><br>
            <it>Du Shen, Shuaiwen Leon Song, Ang Li, and Xu Liu (College of William and Mary, USA; Pacific Northwest National Laboratory, USA)</it></li>
        <li><b>May-Happen-in-Parallel Analysis with Static Vector Clocks</b><br>
            <it>Qing Zhou, Lian Li, Lei Wang, Jingling Xue, and Xiaobing Feng (Institute of Computing Technology at Chinese Academy of Sciences, China; UNSW, Australia)</it></li>
    </ul>
</td></tr>

<tr><td>11:45 - 13:15</td><td>Lunch</td></tr>
<tr><td>11:45 - 12:30</td><td><b><a href="{{ '/panel/' | relative_url }}">Women in Academia and Industry</a></b> (lunch session in lunch room)</td></tr>
<tr><td>12:35 - 13:10</td><td><b><a href="{{ '/panel/' | relative_url }}">Women in Academia and Industry</a></b> (panel in same room as following keynote)</td></tr>

<tr><td>13:15 - 14:25</td><td>CGO Keynote: <b><a href="{{ '/keynotes/#biological-computation' | relative_url }}">Biological Computation</a></b></td></tr>
<tr><td></td><td>Sara-Jane Dunn (Microsoft Research Limited)</td></tr>

<tr><td>14:25 - 14:50</td><td>Coffee Break</td></tr>

<tr><td>14:50 - 16:30</td><td>Session 6: Memory usage Optimisation</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>DeLICM: Scalar Dependence Removal at Zero Memory Cost</b><br>
            <it>Michael Kruse and Tobias Grosser (Inria, France; ETH Zurich, Switzerland)</it></li>
        <li><b>Loop Transformations Leveraging Hardware Prefetching</b><br>
            <it>Savvas Sioutas, Sander Stuijk, Henk Corporaal, Twan Basten, and Lou Somers (Eindhoven University of Technology, Netherlands)</it></li>
        <li><b>Transforming Loop Chains via Macro Dataflow Graphs</b><br>
            <it>Eddie C. Davis, Michelle Mills Strout, and Catherine Olschanowsky (Boise State University, USA; University of Arizona, USA)</it></li>
        <li><b>Local Memory-Aware Kernel Perforation</b><br>
            <it>Daniel Maier, Biagio Cosenza, and Ben Juurlink (TU Berlin, Germany)</it></li>
    </ul>
</td></tr>

<tr><td>18:00 - 22:30</td><td>Banquet - Gala Dinner at <a href="{{ 'venue/#banquet' | relative_url }}">Palais Liechtenstein</a></td></tr>
</table>

### Main Conference Day Three: Wednesday 28th

<table>
<tr><td>08:00 - 09:00</td><td>PPoPP Keynote: <b><a href="{{ '/keynotes/#from-confusion-to-clarity-hardware-concurrency-programming-models' | relative_url }}">From confusion to clarity: hardware concurrency programming models</a></b></td></tr>

<tr><td>09:00 - 09:25</td><td>Coffee Break</td></tr>

<tr><td>09:25 - 11:05</td><td>Session 7: Program Generation and Synthesis</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>AutoPA: Automatically Generating Active Driver from Original Passive Driver Code</b><br>
            <it>Jia-Ju Bai, Yu-Ping Wang, and Shi-Min Hu (Tsinghua University, China)</it></li>
        <li><b>Synthesizing an Instruction Selection Rule Library from Semantic Specifications</b><br>
            <it>Sebastian Buchwald, Andreas Fried, and Sebastian Hack (KIT, Germany; Saarland University, Germany)</it></li>
        <li><b>Synthesizing Programs That Expose Performance Bottlenecks</b><br>
            <it>Luca Della Toffola, Michael Pradel, and Thomas R. Gross (ETH Zurich, Switzerland; TU Darmstadt, Germany)</it></li>
        <li><b>Program Generation for Small-Scale Linear Algebra Applications</b><br>
            <it>Daniele G. Spampinato, Diego Fabregat-Traver, Paolo Bientinesi, and Markus Püschel (ETH Zurich, Switzerland; RWTH Aachen University, Germany)</it></li>
    </ul>
</td></tr>

<tr><td>11:05 - 11:20</td><td>Coffee Break</td></tr>

<tr><td>11:20 - 12:35</td><td>Session 8:  Compilation for Specialised Domains</td></tr>
<tr><td></td><td>
    <ul>
        <li><b>Optimal DNN Primitive Selection with Partitioned Boolean Quadratic Programming</b><br>
            <it>Andrew Anderson and David Gregg (Trinity College Dublin, Ireland)</it></li>
        <li><b>Register Allocation for Intel Processor Graphics</b><br>
            <it>Wei-Yu Chen, Guei-Yuan Lueh, Pratik Ashar, Kaiyu Chen, and Buqi Cheng (Intel, USA; Intel, India)</it></li>
        <li><b>A Compiler for Cyber-Physical Digital Microfluidic Biochips</b><br>
            <it>Christopher Curtis, Daniel Grissom, and Philip Brisk (University of California at Riverside, USA; Azusa Pacific University, USA)</it></li>
    </ul>
</td></tr>

<tr><td>12:35 - 12:55</td><td>Closing of CGO Conference</td></tr>
</table>
