<strong>verilog-declaration-core-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is<br/>
"\\<\\(b\\(?:it\\|yte\\)\\|chandle\\|e\\(?:num\\|vent\\)\\|genvar\\|in\\(?:out\\|put\\|t\\(?:eger\\)?\\)\\|lo\\(?:gic\\|ngint\\)\\|mailbox\\|output\\|re\\(?:al\\(?:time\\)?\\|g\\)\\|s\\(?:emaphore\\|hort\\(?:int\\|real\\)\\|tr\\(?:ing\\|uct\\)\\|upply[01]\\)\\|t\\(?:ime\\|ri\\(?:and\\|or\\|reg\\|[01]\\)?\\)\\|u\\(?:nion\\|wire\\)\\|virtual\\|w\\(?:and\\|ire\\|or\\)\\)\\>"<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Not documented as a variable.