

================================================================
== Vivado HLS Report for 'align'
================================================================
* Date:           Wed Mar 11 10:47:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sw_prj
* Solution:       naive_solution
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.602 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    30201| 60.000 ns | 0.302 ms |    6|  30201|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Align_Row_Loop   |        5|    30200|  5 ~ 302 |          -|          -| 1 ~ 100 |    no    |
        | + Align_Col_Loop  |        3|      300|         3|          -|          -| 1 ~ 100 |    no    |
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_score_0 = alloca i32"   --->   Operation 6 'alloca' 'max_score_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pos_1_0 = alloca i32"   --->   Operation 7 'alloca' 'pos_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pos_0_0 = alloca i32"   --->   Operation 8 'alloca' 'pos_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %m)" [SmithWaterman.c:77]   --->   Operation 9 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %n)" [SmithWaterman.c:77]   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "store i32 0, i32* %pos_0_0" [SmithWaterman.c:89]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i32 0, i32* %pos_1_0" [SmithWaterman.c:89]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "store i32 0, i32* %max_score_0" [SmithWaterman.c:89]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %1" [SmithWaterman.c:89]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 1, %0 ], [ %i, %Align_Row_Loop_end ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i7 %i_0 to i32" [SmithWaterman.c:89]   --->   Operation 16 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.59ns)   --->   "%icmp_ln89 = icmp ugt i7 %i_0, %n_read" [SmithWaterman.c:89]   --->   Operation 17 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 0)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %Align_Row_Loop_begin" [SmithWaterman.c:89]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [SmithWaterman.c:89]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [SmithWaterman.c:89]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.40ns)   --->   "%add_ln91 = add i7 %i_0, -1" [SmithWaterman.c:91]   --->   Operation 22 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i7 %add_ln91 to i64" [SmithWaterman.c:91]   --->   Operation 23 'zext' 'zext_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i7 %add_ln91 to i14" [SmithWaterman.c:91]   --->   Operation 24 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%mul_ln91 = mul i14 %zext_ln91_2, 101" [SmithWaterman.c:91]   --->   Operation 25 'mul' 'mul_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%seq1_addr = getelementptr [100 x i8]* %seq1, i64 0, i64 %zext_ln91" [SmithWaterman.c:92]   --->   Operation 26 'getelementptr' 'seq1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i7 %i_0 to i14" [SmithWaterman.c:98]   --->   Operation 27 'zext' 'zext_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%mul_ln98 = mul i14 %zext_ln98, 101" [SmithWaterman.c:98]   --->   Operation 28 'mul' 'mul_ln98' <Predicate = (!icmp_ln89)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.60ns)   --->   "br label %2" [SmithWaterman.c:90]   --->   Operation 29 'br' <Predicate = (!icmp_ln89)> <Delay = 0.60>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pos_1_0_load = load i32* %pos_1_0" [SmithWaterman.c:110]   --->   Operation 30 'load' 'pos_1_0_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pos_0_0_load = load i32* %pos_0_0" [SmithWaterman.c:110]   --->   Operation 31 'load' 'pos_0_0_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %pos_0_0_load, 0" [SmithWaterman.c:110]   --->   Operation 32 'insertvalue' 'mrv' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %pos_1_0_load, 1" [SmithWaterman.c:110]   --->   Operation 33 'insertvalue' 'mrv_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [SmithWaterman.c:110]   --->   Operation 34 'ret' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 1, %Align_Row_Loop_begin ], [ %j, %._crit_edge ]"   --->   Operation 35 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i7 %j_0 to i32" [SmithWaterman.c:90]   --->   Operation 36 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.59ns)   --->   "%icmp_ln90 = icmp ugt i7 %j_0, %m_read" [SmithWaterman.c:90]   --->   Operation 37 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %Align_Row_Loop_end, label %._crit_edge" [SmithWaterman.c:90]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.40ns)   --->   "%add_ln91_1 = add i7 -1, %j_0" [SmithWaterman.c:91]   --->   Operation 40 'add' 'add_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i7 %add_ln91_1 to i64" [SmithWaterman.c:91]   --->   Operation 41 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i7 %add_ln91_1 to i14" [SmithWaterman.c:91]   --->   Operation 42 'zext' 'zext_ln91_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.55ns)   --->   "%add_ln91_2 = add i14 %mul_ln91, %zext_ln91_3" [SmithWaterman.c:91]   --->   Operation 43 'add' 'add_ln91_2' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i14 %add_ln91_2 to i64" [SmithWaterman.c:91]   --->   Operation 44 'zext' 'zext_ln91_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%H_addr = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln91_4" [SmithWaterman.c:91]   --->   Operation 45 'getelementptr' 'H_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.55ns)   --->   "%add_ln98 = add i14 %mul_ln98, %zext_ln91_3" [SmithWaterman.c:98]   --->   Operation 46 'add' 'add_ln98' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i14 %add_ln98 to i64" [SmithWaterman.c:98]   --->   Operation 47 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%H_addr_4 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln98_1" [SmithWaterman.c:98]   --->   Operation 48 'getelementptr' 'H_addr_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr, align 4" [SmithWaterman.c:91]   --->   Operation 49 'load' 'diag_score' <Predicate = (!icmp_ln90)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 50 [2/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:92]   --->   Operation 50 'load' 'seq1_load' <Predicate = (!icmp_ln90)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%seq2_addr = getelementptr [100 x i8]* %seq2, i64 0, i64 %zext_ln91_1" [SmithWaterman.c:92]   --->   Operation 51 'getelementptr' 'seq2_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:92]   --->   Operation 52 'load' 'seq2_load' <Predicate = (!icmp_ln90)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 53 [2/2] (1.15ns)   --->   "%H_load = load i32* %H_addr_4, align 4" [SmithWaterman.c:98]   --->   Operation 53 'load' 'H_load' <Predicate = (!icmp_ln90)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i7 %j_0 to i14" [SmithWaterman.c:99]   --->   Operation 54 'zext' 'zext_ln99' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.55ns)   --->   "%add_ln99 = add i14 %mul_ln91, %zext_ln99" [SmithWaterman.c:99]   --->   Operation 55 'add' 'add_ln99' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.55ns)   --->   "%add_ln100 = add i14 %mul_ln98, %zext_ln99" [SmithWaterman.c:100]   --->   Operation 56 'add' 'add_ln100' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.40ns)   --->   "%j = add i7 1, %j_0" [SmithWaterman.c:90]   --->   Operation 57 'add' 'j' <Predicate = (!icmp_ln90)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp)" [SmithWaterman.c:109]   --->   Operation 58 'specregionend' 'empty' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [SmithWaterman.c:89]   --->   Operation 59 'add' 'i' <Predicate = (icmp_ln90)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [SmithWaterman.c:89]   --->   Operation 60 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 61 [1/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr, align 4" [SmithWaterman.c:91]   --->   Operation 61 'load' 'diag_score' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 62 [1/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:92]   --->   Operation 62 'load' 'seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 63 [1/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:92]   --->   Operation 63 'load' 'seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 64 [1/1] (0.58ns)   --->   "%icmp_ln92 = icmp eq i8 %seq1_load, %seq2_load" [SmithWaterman.c:92]   --->   Operation 64 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node diag_score_2)   --->   "%select_ln92 = select i1 %icmp_ln92, i32 3, i32 -3" [SmithWaterman.c:92]   --->   Operation 65 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_1)   --->   "%select_ln92_1 = select i1 %icmp_ln92, i31 3, i31 -3" [SmithWaterman.c:92]   --->   Operation 66 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_1)   --->   "%trunc_ln92 = trunc i32 %diag_score to i31" [SmithWaterman.c:92]   --->   Operation 67 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.66ns) (out node of the LUT)   --->   "%diag_score_2 = add i32 %select_ln92, %diag_score" [SmithWaterman.c:92]   --->   Operation 68 'add' 'diag_score_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln92_1 = add i31 %trunc_ln92, %select_ln92_1" [SmithWaterman.c:92]   --->   Operation 69 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (1.15ns)   --->   "%H_load = load i32* %H_addr_4, align 4" [SmithWaterman.c:98]   --->   Operation 70 'load' 'H_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 71 [1/1] (0.66ns)   --->   "%right_score = add nsw i32 -2, %H_load" [SmithWaterman.c:98]   --->   Operation 71 'add' 'right_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i14 %add_ln99 to i64" [SmithWaterman.c:99]   --->   Operation 72 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%H_addr_5 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln99_1" [SmithWaterman.c:99]   --->   Operation 73 'getelementptr' 'H_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.15ns)   --->   "%H_load_4 = load i32* %H_addr_5, align 4" [SmithWaterman.c:99]   --->   Operation 74 'load' 'H_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp sgt i32 %diag_score_2, 0" [SmithWaterman.c:51->SmithWaterman.c:100]   --->   Operation 75 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.25ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i31 %add_ln92_1, i31 0" [SmithWaterman.c:51->SmithWaterman.c:100]   --->   Operation 76 'select' 'select_ln51' <Predicate = true> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i31 %select_ln51 to i32" [SmithWaterman.c:51->SmithWaterman.c:100]   --->   Operation 77 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp slt i32 %zext_ln51, %right_score" [SmithWaterman.c:54->SmithWaterman.c:100]   --->   Operation 78 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.22ns)   --->   "%max_1 = select i1 %icmp_ln54, i32 %right_score, i32 %zext_ln51" [SmithWaterman.c:54->SmithWaterman.c:100]   --->   Operation 79 'select' 'max_1' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.60>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%max_score_0_load = load i32* %max_score_0" [SmithWaterman.c:102]   --->   Operation 80 'load' 'max_score_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%pos_1_0_load_1 = load i32* %pos_1_0" [SmithWaterman.c:102]   --->   Operation 81 'load' 'pos_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%pos_0_0_load_1 = load i32* %pos_0_0" [SmithWaterman.c:102]   --->   Operation 82 'load' 'pos_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [SmithWaterman.c:90]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i14 %add_ln100 to i64" [SmithWaterman.c:100]   --->   Operation 84 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%H_addr_6 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln100" [SmithWaterman.c:100]   --->   Operation 85 'getelementptr' 'H_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (1.15ns)   --->   "%H_load_4 = load i32* %H_addr_5, align 4" [SmithWaterman.c:99]   --->   Operation 86 'load' 'H_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 87 [1/1] (0.66ns)   --->   "%down_score = add nsw i32 -2, %H_load_4" [SmithWaterman.c:99]   --->   Operation 87 'add' 'down_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp slt i32 %max_1, %down_score" [SmithWaterman.c:57->SmithWaterman.c:100]   --->   Operation 88 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.22ns)   --->   "%max_score = select i1 %icmp_ln57, i32 %down_score, i32 %max_1" [SmithWaterman.c:57->SmithWaterman.c:100]   --->   Operation 89 'select' 'max_score' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.15ns)   --->   "store i32 %max_score, i32* %H_addr_6, align 4" [SmithWaterman.c:100]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln102 = icmp sgt i32 %max_score_0_load, %max_score" [SmithWaterman.c:102]   --->   Operation 91 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.22ns)   --->   "%select_ln102 = select i1 %icmp_ln102, i32 %pos_0_0_load_1, i32 %zext_ln89" [SmithWaterman.c:102]   --->   Operation 92 'select' 'select_ln102' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.22ns)   --->   "%select_ln102_1 = select i1 %icmp_ln102, i32 %pos_1_0_load_1, i32 %zext_ln90" [SmithWaterman.c:102]   --->   Operation 93 'select' 'select_ln102_1' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.22ns)   --->   "%select_ln102_2 = select i1 %icmp_ln102, i32 %max_score_0_load, i32 %max_score" [SmithWaterman.c:102]   --->   Operation 94 'select' 'select_ln102_2' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.60ns)   --->   "store i32 %select_ln102, i32* %pos_0_0" [SmithWaterman.c:90]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 96 [1/1] (0.60ns)   --->   "store i32 %select_ln102_1, i32* %pos_1_0" [SmithWaterman.c:90]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 97 [1/1] (0.60ns)   --->   "store i32 %select_ln102_2, i32* %max_score_0" [SmithWaterman.c:90]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [SmithWaterman.c:90]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	'alloca' operation ('max_score_0') [6]  (0 ns)
	'store' operation ('store_ln89', SmithWaterman.c:89) of constant 0 on local variable 'max_score_0' [13]  (0.603 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SmithWaterman.c:89) [16]  (0 ns)
	'add' operation ('add_ln91', SmithWaterman.c:91) [24]  (0.404 ns)
	'mul' operation ('mul_ln91', SmithWaterman.c:91) [27]  (1.55 ns)

 <State 3>: 2.12ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', SmithWaterman.c:90) [33]  (0 ns)
	'add' operation ('add_ln91_1', SmithWaterman.c:91) [43]  (0.404 ns)
	'add' operation ('add_ln91_2', SmithWaterman.c:91) [46]  (0.555 ns)
	'getelementptr' operation ('H_addr', SmithWaterman.c:91) [48]  (0 ns)
	'load' operation ('diag_score', SmithWaterman.c:91) on array 'H' [52]  (1.16 ns)

 <State 4>: 4.06ns
The critical path consists of the following:
	'load' operation ('seq1_load', SmithWaterman.c:92) on array 'seq1' [53]  (0.615 ns)
	'icmp' operation ('icmp_ln92', SmithWaterman.c:92) [56]  (0.581 ns)
	'select' operation ('select_ln92', SmithWaterman.c:92) [57]  (0 ns)
	'add' operation ('diag_score', SmithWaterman.c:92) [60]  (0.669 ns)
	'icmp' operation ('icmp_ln51', SmithWaterman.c:51->SmithWaterman.c:100) [73]  (0.859 ns)
	'select' operation ('select_ln51', SmithWaterman.c:51->SmithWaterman.c:100) [74]  (0.251 ns)
	'icmp' operation ('icmp_ln54', SmithWaterman.c:54->SmithWaterman.c:100) [76]  (0.859 ns)
	'select' operation ('max', SmithWaterman.c:54->SmithWaterman.c:100) [77]  (0.227 ns)

 <State 5>: 4.6ns
The critical path consists of the following:
	'load' operation ('H_load_4', SmithWaterman.c:99) on array 'H' [71]  (1.16 ns)
	'add' operation ('down_score', SmithWaterman.c:99) [72]  (0.669 ns)
	'icmp' operation ('icmp_ln57', SmithWaterman.c:57->SmithWaterman.c:100) [78]  (0.859 ns)
	'select' operation ('max_score', SmithWaterman.c:57->SmithWaterman.c:100) [79]  (0.227 ns)
	'icmp' operation ('icmp_ln102', SmithWaterman.c:102) [81]  (0.859 ns)
	'select' operation ('select_ln102', SmithWaterman.c:102) [82]  (0.227 ns)
	'store' operation ('store_ln90', SmithWaterman.c:90) of variable 'select_ln102', SmithWaterman.c:102 on local variable 'pos_0_0' [86]  (0.603 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
