{:input (genetic.representation/genetic-representation "examples/57913.FED53366.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\$0_18_20_21 , \\$1_18_20_23 , \\$2_19_21_23 , \\$3_31 , \\$4_38 , \\$5_37 , \\$6_36 );\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  wire _08_;\n  wire _09_;\n  wire _10_;\n  wire _11_;\n  wire _12_;\n  wire _13_;\n  wire _14_;\n  wire _15_;\n  wire _16_;\n  wire _17_;\n  wire _18_;\n  wire _19_;\n  wire _20_;\n  wire _21_;\n  wire _22_;\n  wire _23_;\n  wire _24_;\n  wire _25_;\n  wire _26_;\n  wire _27_;\n  wire _28_;\n  wire _29_;\n  wire _30_;\n  wire _31_;\n  wire _32_;\n  wire _33_;\n  wire _34_;\n  wire _35_;\n  wire _36_;\n  wire _37_;\n  wire _38_;\n  wire _39_;\n  wire _40_;\n  wire _41_;\n  wire _42_;\n  wire _43_;\n  wire _44_;\n  input \\$0_18_20_21 ;\n  wire \\$0_18_20_21 ;\n  input \\$1_18_20_23 ;\n  wire \\$1_18_20_23 ;\n  input \\$2_19_21_23 ;\n  wire \\$2_19_21_23 ;\n  input \\$3_31 ;\n  wire \\$3_31 ;\n  output \\$4_38 ;\n  wire \\$4_38 ;\n  output \\$5_37 ;\n  wire \\$5_37 ;\n  output \\$6_36 ;\n  wire \\$6_36 ;\n  wire \\:missing_edge ;\n  assign _02_ = 2'h1 >> _01_;\n  assign _18_ = 4'h6 >> { _26_, _17_ };\n  assign _01_ = 4'h8 >> { _19_, _00_ };\n  assign _03_ = 4'h8 >> { _26_, _00_ };\n  assign _20_ = 4'h8 >> { _04_, _02_ };\n  assign _05_ = 4'h8 >> { _26_, _19_ };\n  assign _07_ = 4'h8 >> { _06_, _20_ };\n  assign _23_ = 4'h6 >> { _22_, _21_ };\n  assign _11_ = 4'h8 >> { _22_, _21_ };\n  assign _13_ = 4'h6 >> { _12_, _24_ };\n  assign _25_ = 4'h8 >> { _22_, _21_ };\n  assign _04_ = 2'h1 >> _03_;\n  assign _15_ = 4'h8 >> { _24_, _25_ };\n  assign _06_ = 2'h1 >> _05_;\n  assign _08_ = 2'h1 >> _07_;\n  assign _09_ = 2'h1 >> _10_;\n  assign _12_ = 2'h1 >> _11_;\n  assign _14_ = 2'h1 >> _13_;\n  assign _16_ = 2'h1 >> _15_;\n  assign _17_ = 4'h6 >> { _19_, _00_ };\n  assign _42_ = 1'h0;\n  assign _43_ = 1'h1;\n  assign _44_ = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign _34_ = _07_;\n  assign _30_ = _15_;\n  assign _38_ = _16_;\n  assign _37_ = _43_;\n  assign _36_ = _43_;\n  assign _35_ = _42_;\n  assign _10_ = _34_;\n  assign _33_ = _43_;\n  assign _31_ = _42_;\n  assign _39_ = _30_;\n  assign _40_ = _14_;\n  assign _41_ = _23_;\n  assign _24_ = _09_;\n  assign _29_ = _43_;\n  assign _28_ = _42_;\n  assign _27_ = _08_;\n  assign _22_ = _32_;\n  assign _21_ = _18_;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:3.1-106.10\" *)\nmodule postsynth(\\$0_18_20_21 , \\$1_18_20_23 , \\$2_19_21_23 , \\$3_31 , \\$4_38 , \\$5_37 , \\$6_36 );\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:49.9-49.21\" *)\n  input \\$0_18_20_21 ;\n  wire \\$0_18_20_21 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:51.9-51.21\" *)\n  input \\$1_18_20_23 ;\n  wire \\$1_18_20_23 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:53.9-53.21\" *)\n  input \\$2_19_21_23 ;\n  wire \\$2_19_21_23 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:55.9-55.15\" *)\n  input \\$3_31 ;\n  wire \\$3_31 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:57.10-57.16\" *)\n  output \\$4_38 ;\n  wire \\$4_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:59.10-59.16\" *)\n  output \\$5_37 ;\n  wire \\$5_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:61.10-61.16\" *)\n  output \\$6_36 ;\n  wire \\$6_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/8973BD8E.v:63.8-63.22\" *)\n  wire \\:missing_edge ;\n  assign \\$4_38  = 1'hx;\n  assign \\$5_37  = 1'hx;\n  assign \\$6_36  = 1'hx;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06/src/top.v'.\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] Copy '/tmp/fuzzmount745B5940/8973BD8E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06/src/8973BD8E.v'.\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] Copy '/tmp/fuzzmount745B5940/8973BD8E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06/src/8973BD8E.post.v'.\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] engine_0: abc pdr\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] base: >      ^\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] base: finished (returncode=1)\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] base: task failed. ERROR.\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06'.\nSBY 23:09:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd_mj_o06] DONE (ERROR, rc=16)\n", :err ""}}}