TimeQuest Timing Analyzer report for SingleCycleProcessor
Fri Mar 15 16:11:13 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 15. Slow 1200mV 85C Model Setup: 'swapButton'
 16. Slow 1200mV 85C Model Hold: 'GClock'
 17. Slow 1200mV 85C Model Hold: 'swapButton'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'swapButton'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'GClock'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 40. Slow 1200mV 0C Model Setup: 'swapButton'
 41. Slow 1200mV 0C Model Hold: 'GClock'
 42. Slow 1200mV 0C Model Hold: 'swapButton'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'swapButton'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'GClock'
 62. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 63. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 64. Fast 1200mV 0C Model Setup: 'swapButton'
 65. Fast 1200mV 0C Model Hold: 'GClock'
 66. Fast 1200mV 0C Model Hold: 'swapButton'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'swapButton'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Propagation Delay
 78. Minimum Propagation Delay
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Progagation Delay
 86. Minimum Progagation Delay
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; SingleCycleProcessor                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; CLOCK2_50  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }  ;
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }   ;
; GClock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock }     ;
; swapButton ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { swapButton } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 99.07 MHz   ; 99.07 MHz       ; GClock     ;                                                               ;
; 1265.82 MHz ; 250.0 MHz       ; swapButton ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; GClock     ; -9.658 ; -778.266      ;
; CLOCK_50   ; -7.733 ; -15.716       ;
; CLOCK2_50  ; -2.319 ; -92.752       ;
; swapButton ; 0.210  ; 0.000         ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; GClock     ; 0.388 ; 0.000         ;
; swapButton ; 0.445 ; 0.000         ;
; CLOCK_50   ; 0.772 ; 0.000         ;
; CLOCK2_50  ; 2.666 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; GClock     ; -3.000 ; -164.910                    ;
; CLOCK2_50  ; -3.000 ; -110.720                    ;
; CLOCK_50   ; -3.000 ; -13.772                     ;
; swapButton ; -3.000 ; -4.285                      ;
+------------+--------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.658 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 10.293     ;
; -9.658 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 10.293     ;
; -9.632 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 10.267     ;
; -9.632 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 10.267     ;
; -9.628 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 10.266     ;
; -9.627 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 10.265     ;
; -9.606 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.626     ;
; -9.605 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.625     ;
; -9.604 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.624     ;
; -9.604 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.624     ;
; -9.602 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.622     ;
; -9.602 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 10.240     ;
; -9.601 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 10.239     ;
; -9.580 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.600     ;
; -9.579 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.599     ;
; -9.578 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.598     ;
; -9.578 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.598     ;
; -9.576 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.596     ;
; -9.568 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.104      ; 10.650     ;
; -9.568 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.588     ;
; -9.542 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.104      ; 10.624     ;
; -9.542 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.562     ;
; -9.341 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.976      ;
; -9.341 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.976      ;
; -9.338 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.973      ;
; -9.338 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.973      ;
; -9.332 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.972      ;
; -9.330 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.970      ;
; -9.314 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.336     ; 9.956      ;
; -9.311 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.949      ;
; -9.310 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.948      ;
; -9.308 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.946      ;
; -9.307 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.945      ;
; -9.306 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.946      ;
; -9.304 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.944      ;
; -9.289 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.309     ;
; -9.288 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.308     ;
; -9.288 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.336     ; 9.930      ;
; -9.287 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.307     ;
; -9.287 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.307     ;
; -9.286 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.306     ;
; -9.285 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.305     ;
; -9.285 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.305     ;
; -9.284 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.304     ;
; -9.284 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.304     ;
; -9.282 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.302     ;
; -9.251 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.104      ; 10.333     ;
; -9.251 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.271     ;
; -9.248 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.104      ; 10.330     ;
; -9.248 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.042      ; 10.268     ;
; -9.126 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.766      ;
; -9.126 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.766      ;
; -9.111 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.749      ;
; -9.110 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.748      ;
; -9.100 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.740      ;
; -9.100 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.740      ;
; -9.094 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.085     ; 10.007     ;
; -9.094 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.085     ; 10.007     ;
; -9.088 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.335     ; 9.731      ;
; -9.085 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.723      ;
; -9.084 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.340     ; 9.722      ;
; -9.074 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.714      ;
; -9.064 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.082     ; 9.980      ;
; -9.063 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.082     ; 9.979      ;
; -9.062 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.335     ; 9.705      ;
; -9.062 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.335     ; 9.705      ;
; -9.048 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.688      ;
; -9.046 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.345     ; 9.679      ;
; -9.043 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.345     ; 9.676      ;
; -9.042 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[4]                           ; GClock       ; GClock      ; 1.000        ; 0.300      ; 10.340     ;
; -9.041 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[1]                           ; GClock       ; GClock      ; 1.000        ; 0.300      ; 10.339     ;
; -9.040 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[5]                           ; GClock       ; GClock      ; 1.000        ; 0.300      ; 10.338     ;
; -9.040 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[6]                           ; GClock       ; GClock      ; 1.000        ; 0.300      ; 10.338     ;
; -9.038 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[3]                           ; GClock       ; GClock      ; 1.000        ; 0.300      ; 10.336     ;
; -9.036 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.335     ; 9.679      ;
; -9.024 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.659      ;
; -9.020 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.345     ; 9.653      ;
; -9.017 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.345     ; 9.650      ;
; -9.015 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.655      ;
; -9.013 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.653      ;
; -9.012 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.652      ;
; -9.010 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.338     ; 9.650      ;
; -9.004 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[0]                           ; GClock       ; GClock      ; 1.000        ; 0.362      ; 10.364     ;
; -9.004 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[2]                           ; GClock       ; GClock      ; 1.000        ; 0.300      ; 10.302     ;
; -9.000 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.084     ; 9.914      ;
; -9.000 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.084     ; 9.914      ;
; -8.998 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.633      ;
; -8.997 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.336     ; 9.639      ;
; -8.994 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.336     ; 9.636      ;
; -8.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.104      ; 10.068     ;
; -8.984 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.104      ; 10.066     ;
; -8.971 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.606      ;
; -8.971 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.343     ; 9.606      ;
; -8.970 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 9.887      ;
; -8.969 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.081     ; 9.886      ;
; -8.949 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.058      ; 9.985      ;
; -8.948 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[4]                           ; GClock       ; GClock      ; 1.000        ; 0.301      ; 10.247     ;
; -8.947 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[1]                           ; GClock       ; GClock      ; 1.000        ; 0.301      ; 10.246     ;
; -8.946 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[5]                           ; GClock       ; GClock      ; 1.000        ; 0.301      ; 10.245     ;
; -8.946 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[6]                           ; GClock       ; GClock      ; 1.000        ; 0.301      ; 10.245     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.733 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 8.706      ;
; -7.707 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 8.680      ;
; -7.416 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 8.389      ;
; -7.413 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 8.386      ;
; -7.221 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.181      ; 8.420      ;
; -7.127 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 8.327      ;
; -6.966 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 8.168      ;
; -6.918 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.183      ; 8.119      ;
; -6.915 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.888      ;
; -6.898 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.194      ; 8.110      ;
; -6.824 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.181      ; 8.023      ;
; -6.813 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 8.013      ;
; -6.755 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.728      ;
; -6.741 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.714      ;
; -6.700 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.169      ; 7.887      ;
; -6.668 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.870      ;
; -6.662 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.181      ; 7.861      ;
; -6.639 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 7.839      ;
; -6.620 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.593      ;
; -6.593 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.566      ;
; -6.574 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 7.780      ;
; -6.556 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.529      ;
; -6.550 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 7.750      ;
; -6.541 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 7.745      ;
; -6.504 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.185      ; 7.707      ;
; -6.480 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.682      ;
; -6.445 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.191      ; 7.654      ;
; -6.416 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.179      ; 7.613      ;
; -6.415 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.178      ; 7.611      ;
; -6.406 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 7.612      ;
; -6.364 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.566      ;
; -6.289 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.181      ; 7.488      ;
; -6.237 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.210      ;
; -6.199 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.401      ;
; -6.197 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.174      ; 7.389      ;
; -6.185 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 7.389      ;
; -6.098 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 7.302      ;
; -6.096 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.298      ;
; -6.028 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 7.001      ;
; -6.023 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.178      ; 7.219      ;
; -6.014 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 7.214      ;
; -5.998 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.200      ;
; -5.970 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.191      ; 7.179      ;
; -5.943 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 7.149      ;
; -5.923 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 7.125      ;
; -5.890 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 6.863      ;
; -5.882 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 7.082      ;
; -5.818 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.191      ; 7.027      ;
; -5.789 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 6.991      ;
; -5.768 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 6.741      ;
; -5.766 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 6.968      ;
; -5.718 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.898      ;
; -5.716 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.916      ;
; -5.678 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 6.651      ;
; -5.644 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 6.850      ;
; -5.591 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 6.793      ;
; -5.581 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 6.787      ;
; -5.576 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.776      ;
; -5.573 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.179      ; 6.770      ;
; -5.572 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.772      ;
; -5.487 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.687      ;
; -5.486 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.686      ;
; -5.460 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 6.662      ;
; -5.438 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 6.644      ;
; -5.413 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.174      ; 6.605      ;
; -5.405 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 6.378      ;
; -5.379 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.179      ; 6.576      ;
; -5.371 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 6.575      ;
; -5.319 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 6.523      ;
; -5.289 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.191      ; 6.498      ;
; -5.216 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.181      ; 6.415      ;
; -5.209 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.409      ;
; -5.101 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 6.305      ;
; -5.086 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.182      ; 6.286      ;
; -5.053 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 6.255      ;
; -4.957 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 5.930      ;
; -4.937 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.178      ; 6.133      ;
; -4.920 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 5.893      ;
; -4.860 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.040      ;
; -4.736 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.178      ; 5.932      ;
; -4.686 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.186      ; 5.890      ;
; -4.675 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.184      ; 5.877      ;
; -4.480 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 5.453      ;
; -3.880 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 4.859      ;
; -3.857 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 4.836      ;
; -3.735 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 4.708      ;
; -3.575 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 4.548      ;
; -3.561 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 4.534      ;
; -3.413 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.045     ; 4.386      ;
; -3.295 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.180      ; 4.493      ;
; -3.015 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.175      ; 4.208      ;
; -2.891 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.187      ; 4.096      ;
; -2.877 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 4.083      ;
; -2.862 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.185      ; 4.065      ;
; -2.841 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 4.047      ;
; -2.838 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.194      ; 4.050      ;
; -2.830 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.188      ; 4.036      ;
; -2.751 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.185      ; 3.954      ;
; -2.666 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.187      ; 3.871      ;
; -2.656 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.190      ; 3.864      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.319 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.172     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
; -2.318 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.171     ; 3.049      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'swapButton'                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.210 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.095      ; 0.669      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.827 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.055      ; 1.098      ;
; 0.852 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.048      ; 1.116      ;
; 0.949 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.455      ;
; 0.961 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.467      ;
; 0.966 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.472      ;
; 0.974 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.304      ; 1.504      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.001 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.057      ; 1.274      ;
; 1.016 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.297      ;
; 1.036 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.048      ; 1.300      ;
; 1.036 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.048      ; 1.300      ;
; 1.037 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.048      ; 1.301      ;
; 1.039 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.048      ; 1.303      ;
; 1.069 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.350      ;
; 1.073 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.599      ;
; 1.073 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.599      ;
; 1.074 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.600      ;
; 1.075 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.601      ;
; 1.077 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.603      ;
; 1.079 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.605      ;
; 1.091 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.619      ;
; 1.091 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.096      ; 1.403      ;
; 1.091 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.096      ; 1.403      ;
; 1.092 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.620      ;
; 1.094 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.622      ;
; 1.094 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.622      ;
; 1.094 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.096      ; 1.406      ;
; 1.108 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.636      ;
; 1.114 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.022      ; 1.352      ;
; 1.114 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.022      ; 1.352      ;
; 1.114 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.022      ; 1.352      ;
; 1.114 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.022      ; 1.352      ;
; 1.114 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.022      ; 1.352      ;
; 1.114 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.022      ; 1.352      ;
; 1.157 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.438      ;
; 1.166 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; DispController:displayOutput|int_display4[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.304      ; 1.696      ;
; 1.171 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.677      ;
; 1.201 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.482      ;
; 1.207 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.713      ;
; 1.231 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.757      ;
; 1.233 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.759      ;
; 1.233 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.759      ;
; 1.238 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 0.000        ; -0.109     ; 1.355      ;
; 1.245 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.095      ; 1.526      ;
; 1.253 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.779      ;
; 1.253 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.779      ;
; 1.255 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.781      ;
; 1.256 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.782      ;
; 1.260 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.786      ;
; 1.264 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.300      ; 1.790      ;
; 1.272 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.800      ;
; 1.274 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.802      ;
; 1.275 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.304      ; 1.805      ;
; 1.277 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.059      ; 1.552      ;
; 1.277 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.059      ; 1.552      ;
; 1.277 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.059      ; 1.552      ;
; 1.277 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.059      ; 1.552      ;
; 1.277 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.059      ; 1.552      ;
; 1.278 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.304      ; 1.808      ;
; 1.280 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.031      ; 1.527      ;
; 1.286 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.031      ; 1.533      ;
; 1.286 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.031      ; 1.533      ;
; 1.287 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.031      ; 1.534      ;
; 1.291 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.302      ; 1.819      ;
; 1.292 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.031      ; 1.539      ;
; 1.293 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.031      ; 1.540      ;
; 1.297 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.304      ; 1.827      ;
; 1.299 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; DispController:displayOutput|int_display7[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.304      ; 1.829      ;
; 1.305 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.811      ;
; 1.306 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.812      ;
; 1.307 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.280      ; 1.813      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.772 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.019      ; 1.053      ;
; 0.776 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.019      ; 1.057      ;
; 0.785 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.019      ; 1.066      ;
; 0.791 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.019      ; 1.072      ;
; 0.806 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.019      ; 1.087      ;
; 0.814 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.019      ; 1.095      ;
; 1.280 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.402      ; 1.944      ;
; 1.489 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.402      ; 2.153      ;
; 1.748 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.414      ; 2.424      ;
; 1.774 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.443      ;
; 1.778 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.414      ; 2.454      ;
; 1.789 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 2.461      ;
; 1.797 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 2.469      ;
; 1.807 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.402      ; 2.471      ;
; 1.809 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.478      ;
; 1.814 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.483      ;
; 1.958 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 2.625      ;
; 1.966 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.399      ; 2.627      ;
; 1.997 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.666      ;
; 2.028 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.697      ;
; 2.072 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.174      ; 2.508      ;
; 2.113 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.782      ;
; 2.135 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 2.807      ;
; 2.136 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 2.808      ;
; 2.141 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.414      ; 2.817      ;
; 2.149 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.818      ;
; 2.152 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.821      ;
; 2.171 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.401      ; 2.834      ;
; 2.181 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.398      ; 2.841      ;
; 2.194 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.406      ; 2.862      ;
; 2.207 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 2.876      ;
; 2.209 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.412      ; 2.883      ;
; 2.260 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.412      ; 2.934      ;
; 2.285 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.412      ; 2.959      ;
; 2.295 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.386      ; 2.943      ;
; 2.295 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 2.962      ;
; 2.313 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.408      ; 2.983      ;
; 2.333 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.404      ; 2.999      ;
; 2.338 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.005      ;
; 2.338 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.398      ; 2.998      ;
; 2.355 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.398      ; 3.015      ;
; 2.382 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.402      ; 3.046      ;
; 2.394 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 3.066      ;
; 2.396 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.414      ; 3.072      ;
; 2.415 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.401      ; 3.078      ;
; 2.431 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 3.100      ;
; 2.471 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.138      ;
; 2.509 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.398      ; 3.169      ;
; 2.512 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.179      ;
; 2.514 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.396      ; 3.172      ;
; 2.521 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.399      ; 3.182      ;
; 2.534 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.404      ; 3.200      ;
; 2.544 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 3.213      ;
; 2.546 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.213      ;
; 2.546 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.412      ; 3.220      ;
; 2.553 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.408      ; 3.223      ;
; 2.566 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.233      ;
; 2.569 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.236      ;
; 2.571 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.001      ;
; 2.575 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 3.244      ;
; 2.582 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.249      ;
; 2.583 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.250      ;
; 2.593 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.403      ; 3.258      ;
; 2.594 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.404      ; 3.260      ;
; 2.597 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.412      ; 3.271      ;
; 2.600 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 3.269      ;
; 2.620 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.386      ; 3.268      ;
; 2.657 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.380      ; 3.299      ;
; 2.694 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.174      ; 3.130      ;
; 2.705 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 3.377      ;
; 2.744 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.396      ; 3.402      ;
; 2.761 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.191      ;
; 2.769 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.174      ; 3.205      ;
; 2.773 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.406      ; 3.441      ;
; 2.775 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.404      ; 3.441      ;
; 2.803 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.410      ; 3.475      ;
; 2.809 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.408      ; 3.479      ;
; 2.819 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.249      ;
; 2.829 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.396      ; 3.487      ;
; 2.851 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.281      ;
; 2.855 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.285      ;
; 2.860 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.418      ; 3.540      ;
; 2.887 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.406      ; 3.555      ;
; 2.890 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.398      ; 3.550      ;
; 2.913 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.407      ; 3.582      ;
; 2.933 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.405      ; 3.600      ;
; 2.934 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.404      ; 3.600      ;
; 2.950 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.392      ; 3.604      ;
; 2.964 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.406      ; 3.632      ;
; 2.999 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.406      ; 3.667      ;
; 3.008 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.399      ; 3.669      ;
; 3.022 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.452      ;
; 3.029 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.401      ; 3.692      ;
; 3.038 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.412      ; 3.712      ;
; 3.052 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.168      ; 3.482      ;
; 3.066 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.403      ; 3.731      ;
; 3.067 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.399      ; 3.728      ;
; 3.072 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.403      ; 3.737      ;
; 3.084 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.397      ; 3.743      ;
; 3.086 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.401      ; 3.749      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.666 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.042      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
; 2.667 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.934      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GClock ; Rise       ; GClock                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ;
; 0.152  ; 0.387        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; 0.154  ; 0.389        ; 0.235          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; 0.370  ; 0.605        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.136  ; 0.371        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; 0.140  ; 0.375        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; 0.369  ; 0.604        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; 0.371  ; 0.606        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; 0.371  ; 0.606        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; 0.373  ; 0.608        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                        ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                          ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                            ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk0                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                        ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk0                                                                                         ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                          ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'swapButton'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.406  ; 0.626        ; 0.220          ; High Pulse Width ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; 6.806 ; 7.204 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; 6.806 ; 7.204 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; 6.412 ; 6.822 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; 6.570 ; 6.942 ; Rise       ; GClock          ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; -2.300 ; -2.642 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; -3.018 ; -3.413 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; -2.754 ; -3.147 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; -2.300 ; -2.642 ; Rise       ; GClock          ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 12.174 ; 12.263 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 9.325  ; 9.236  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 8.514  ; 8.462  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 8.414  ; 8.351  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 8.375  ; 8.269  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 8.420  ; 8.352  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 8.998  ; 8.875  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 8.813  ; 8.765  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 8.702  ; 8.644  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 8.928  ; 8.861  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 8.490  ; 8.425  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 9.325  ; 9.236  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 9.149  ; 9.049  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 8.457  ; 8.412  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 9.304  ; 9.233  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 8.139  ; 8.086  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 8.806  ; 8.634  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 9.258  ; 9.159  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 8.787  ; 8.693  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 8.159  ; 8.068  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 8.674  ; 8.583  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 8.744  ; 8.664  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 8.060  ; 8.001  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 8.383  ; 8.246  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 8.377  ; 8.259  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 9.106  ; 9.043  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 8.504  ; 8.453  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 8.165  ; 8.113  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 8.816  ; 8.781  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 8.448  ; 8.401  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 8.234  ; 8.097  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 8.207  ; 8.070  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 8.492  ; 8.432  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 7.960  ; 7.846  ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 11.682 ; 11.781 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 18.805 ; 18.752 ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 16.424 ; 16.277 ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 15.804 ; 15.689 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 15.800 ; 15.622 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 17.745 ; 17.672 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 16.856 ; 16.836 ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 16.992 ; 16.844 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 18.805 ; 18.752 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 17.597 ; 17.503 ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 15.575 ; 15.499 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 19.035 ; 19.100 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 18.293 ; 18.240 ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 15.887 ; 15.731 ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 15.296 ; 15.181 ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 15.314 ; 15.136 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 17.214 ; 17.141 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 16.344 ; 16.324 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 16.480 ; 16.332 ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 18.293 ; 18.240 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 17.085 ; 16.991 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 18.523 ; 18.588 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 14.774 ; 14.663 ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 12.794 ; 12.651 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 12.061 ; 12.223 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 10.642 ; 10.751 ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 9.318  ; 9.398  ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 11.895 ; 11.737 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 14.774 ; 14.663 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 13.661 ; 13.634 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 11.801 ; 11.834 ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 11.801 ; 11.834 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 9.776  ; 9.740  ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 10.678 ; 10.667 ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 10.507 ; 10.557 ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 9.048  ; 9.024  ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 11.583 ; 11.685 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 9.845  ; 9.983  ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 10.035 ; 10.042 ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 8.411  ; 8.397  ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 9.397  ; 9.263  ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 8.483  ; 8.493  ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 8.933  ; 8.876  ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 8.660  ; 8.635  ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 8.790  ; 8.775  ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 10.035 ; 10.042 ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 10.269 ; 10.297 ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 10.023 ; 10.113 ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 9.608  ; 9.705  ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 10.269 ; 10.297 ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 8.671  ; 8.656  ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 9.295  ; 9.201  ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 9.556  ; 9.430  ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 9.096  ; 8.990  ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 8.726  ; 8.680  ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 8.726  ; 8.680  ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 8.444  ; 8.431  ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 8.180  ; 8.154  ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 8.203  ; 8.187  ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 7.541  ; 7.528  ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 7.551  ; 7.532  ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 8.220  ; 8.174  ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 9.349  ; 9.486  ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 8.152  ; 8.096  ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 9.349  ; 9.486  ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 8.496  ; 8.393  ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 8.193  ; 8.164  ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 8.392  ; 8.335  ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 7.582  ; 7.571  ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 8.403  ; 8.364  ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 9.986  ; 10.106 ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 8.099  ; 8.104  ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 8.649  ; 8.662  ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 8.851  ; 8.858  ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 8.311  ; 8.232  ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 8.502  ; 8.506  ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 9.986  ; 10.106 ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 8.123  ; 8.081  ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 8.778  ; 8.781  ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 8.278  ; 8.290  ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 8.235  ; 8.269  ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 8.376  ; 8.390  ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 8.778  ; 8.781  ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 8.383  ; 8.335  ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 8.558  ; 8.568  ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 8.629  ; 8.643  ; Rise       ; GClock          ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 11.257 ; 11.265 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 7.706  ; 7.595  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 8.239  ; 8.187  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 8.141  ; 8.078  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 8.102  ; 7.999  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 8.148  ; 8.081  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 8.700  ; 8.580  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 8.523  ; 8.476  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 8.416  ; 8.359  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 8.632  ; 8.566  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 8.214  ; 8.150  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 9.014  ; 8.927  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 8.844  ; 8.747  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 8.181  ; 8.136  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 8.994  ; 8.924  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 7.875  ; 7.823  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 8.516  ; 8.349  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 8.952  ; 8.855  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 8.500  ; 8.408  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 7.897  ; 7.808  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 8.392  ; 8.303  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 8.456  ; 8.378  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 7.801  ; 7.743  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 8.112  ; 7.979  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 8.107  ; 7.992  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 8.804  ; 8.742  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 8.227  ; 8.177  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 7.900  ; 7.849  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 8.525  ; 8.490  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 8.173  ; 8.127  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 7.968  ; 7.834  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 7.941  ; 7.808  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 8.217  ; 8.158  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 7.706  ; 7.595  ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 10.130 ; 10.202 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 9.838  ; 9.726  ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 10.015 ; 9.875  ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 10.744 ; 10.640 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 10.790 ; 10.623 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 11.928 ; 11.961 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 10.001 ; 9.966  ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 10.075 ; 10.011 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 11.711 ; 11.634 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 9.838  ; 9.726  ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 13.405 ; 13.220 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 12.738 ; 12.738 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 9.597  ; 9.477  ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 9.597  ; 9.477  ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 10.027 ; 9.901  ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 10.488 ; 10.376 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 12.534 ; 12.435 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 10.432 ; 10.376 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 9.872  ; 9.841  ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 11.171 ; 11.118 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 11.106 ; 11.006 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 12.490 ; 12.559 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 8.986  ; 9.062  ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 12.330 ; 12.191 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 11.679 ; 11.837 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 10.262 ; 10.366 ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 8.986  ; 9.062  ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 11.460 ; 11.307 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 14.278 ; 14.174 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 13.155 ; 13.128 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 8.731  ; 8.707  ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 11.369 ; 11.400 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 9.429  ; 9.394  ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 10.295 ; 10.283 ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 10.131 ; 10.179 ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 8.731  ; 8.707  ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 11.215 ; 11.315 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 9.547  ; 9.682  ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 8.120  ; 8.105  ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 8.120  ; 8.105  ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 9.067  ; 8.936  ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 8.189  ; 8.198  ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 8.620  ; 8.565  ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 8.358  ; 8.333  ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 8.484  ; 8.469  ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 9.679  ; 9.685  ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 8.370  ; 8.353  ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 9.667  ; 9.752  ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 9.265  ; 9.357  ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 9.959  ; 9.988  ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 8.370  ; 8.353  ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 8.970  ; 8.878  ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 9.221  ; 9.099  ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 8.779  ; 8.675  ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 7.286  ; 7.272  ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 8.422  ; 8.376  ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 8.153  ; 8.138  ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 7.901  ; 7.875  ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 7.924  ; 7.907  ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 7.286  ; 7.272  ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 7.296  ; 7.276  ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 7.937  ; 7.891  ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 7.325  ; 7.313  ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 7.872  ; 7.817  ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 9.075  ; 9.209  ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 8.203  ; 8.102  ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 7.914  ; 7.884  ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 8.105  ; 8.048  ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 7.325  ; 7.313  ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 8.115  ; 8.076  ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 7.821  ; 7.802  ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 7.821  ; 7.824  ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 8.349  ; 8.360  ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 8.542  ; 8.547  ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 8.024  ; 7.947  ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 8.208  ; 8.210  ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 9.687  ; 9.805  ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 7.844  ; 7.802  ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 7.952  ; 7.983  ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 7.993  ; 8.002  ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 7.952  ; 7.983  ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 8.089  ; 8.101  ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 8.475  ; 8.476  ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 8.095  ; 8.048  ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 8.263  ; 8.271  ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 8.330  ; 8.341  ; Rise       ; GClock          ;
+---------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]   ; 13.284 ; 13.128 ; 13.682 ; 13.526 ;
; ValueSelect[0] ; MuxOut[1]   ; 12.582 ; 12.476 ; 12.980 ; 12.865 ;
; ValueSelect[0] ; MuxOut[2]   ; 13.094 ; 12.940 ; 13.464 ; 13.321 ;
; ValueSelect[0] ; MuxOut[3]   ; 13.591 ; 13.502 ; 13.995 ; 13.920 ;
; ValueSelect[0] ; MuxOut[4]   ; 12.613 ; 12.559 ; 12.987 ; 12.970 ;
; ValueSelect[0] ; MuxOut[5]   ; 12.486 ; 12.378 ; 12.852 ; 12.814 ;
; ValueSelect[0] ; MuxOut[6]   ; 13.738 ; 13.681 ; 14.085 ; 14.039 ;
; ValueSelect[0] ; MuxOut[7]   ; 12.203 ; 12.634 ; 13.065 ; 12.504 ;
; ValueSelect[1] ; MuxOut[0]   ; 12.890 ; 12.734 ; 13.300 ; 13.144 ;
; ValueSelect[1] ; MuxOut[1]   ; 12.188 ; 12.082 ; 12.598 ; 12.483 ;
; ValueSelect[1] ; MuxOut[2]   ; 12.593 ; 12.439 ; 12.998 ; 12.855 ;
; ValueSelect[1] ; MuxOut[3]   ; 13.033 ; 13.001 ; 13.449 ; 13.454 ;
; ValueSelect[1] ; MuxOut[4]   ; 12.112 ; 12.058 ; 12.521 ; 12.504 ;
; ValueSelect[1] ; MuxOut[5]   ; 11.985 ; 11.877 ; 12.386 ; 12.348 ;
; ValueSelect[1] ; MuxOut[6]   ; 13.237 ; 13.180 ; 13.619 ; 13.573 ;
; ValueSelect[1] ; MuxOut[7]   ; 11.296 ; 12.133 ; 12.599 ; 11.607 ;
; ValueSelect[2] ; MuxOut[0]   ; 13.048 ; 12.892 ; 13.420 ; 13.264 ;
; ValueSelect[2] ; MuxOut[1]   ; 12.346 ; 12.240 ; 12.718 ; 12.603 ;
; ValueSelect[2] ; MuxOut[2]   ; 10.935 ; 10.408 ; 10.966 ; 11.175 ;
; ValueSelect[2] ; MuxOut[3]   ; 11.268 ; 11.203 ; 11.649 ; 11.612 ;
; ValueSelect[2] ; MuxOut[4]   ; 10.075 ; 9.984  ; 10.464 ; 10.425 ;
; ValueSelect[2] ; MuxOut[5]   ; 10.149 ; 9.893  ; 10.365 ; 10.467 ;
; ValueSelect[2] ; MuxOut[6]   ; 11.785 ; 11.580 ; 11.978 ; 12.126 ;
; ValueSelect[2] ; MuxOut[7]   ; 10.272 ; 10.273 ; 10.708 ; 10.557 ;
+----------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]   ; 10.833 ; 10.703 ; 11.226 ; 11.109 ;
; ValueSelect[0] ; MuxOut[1]   ; 11.424 ; 11.320 ; 11.855 ; 11.743 ;
; ValueSelect[0] ; MuxOut[2]   ; 11.551 ; 11.359 ; 11.958 ; 11.758 ;
; ValueSelect[0] ; MuxOut[3]   ; 13.034 ; 12.954 ; 13.441 ; 13.353 ;
; ValueSelect[0] ; MuxOut[4]   ; 10.126 ; 10.030 ; 10.518 ; 10.471 ;
; ValueSelect[0] ; MuxOut[5]   ; 10.673 ; 10.616 ; 11.065 ; 11.034 ;
; ValueSelect[0] ; MuxOut[6]   ; 11.864 ; 11.811 ; 12.290 ; 12.229 ;
; ValueSelect[0] ; MuxOut[7]   ; 11.650 ; 11.558 ; 12.047 ; 11.947 ;
; ValueSelect[1] ; MuxOut[0]   ; 10.353 ; 10.223 ; 10.779 ; 10.662 ;
; ValueSelect[1] ; MuxOut[1]   ; 10.786 ; 10.674 ; 11.179 ; 11.075 ;
; ValueSelect[1] ; MuxOut[2]   ; 10.834 ; 10.634 ; 11.230 ; 11.038 ;
; ValueSelect[1] ; MuxOut[3]   ; 11.978 ; 11.898 ; 12.374 ; 12.329 ;
; ValueSelect[1] ; MuxOut[4]   ; 11.405 ; 11.315 ; 11.811 ; 11.721 ;
; ValueSelect[1] ; MuxOut[5]   ; 10.565 ; 10.534 ; 11.015 ; 10.947 ;
; ValueSelect[1] ; MuxOut[6]   ; 11.367 ; 11.314 ; 11.760 ; 11.742 ;
; ValueSelect[1] ; MuxOut[7]   ; 10.547 ; 10.455 ; 10.910 ; 10.853 ;
; ValueSelect[2] ; MuxOut[0]   ; 9.515  ; 9.384  ; 9.901  ; 9.803  ;
; ValueSelect[2] ; MuxOut[1]   ; 9.946  ; 9.848  ; 10.287 ; 10.224 ;
; ValueSelect[2] ; MuxOut[2]   ; 10.544 ; 10.029 ; 10.550 ; 10.775 ;
; ValueSelect[2] ; MuxOut[3]   ; 10.903 ; 10.844 ; 11.245 ; 11.227 ;
; ValueSelect[2] ; MuxOut[4]   ; 9.706  ; 9.624  ; 10.070 ; 10.029 ;
; ValueSelect[2] ; MuxOut[5]   ; 9.791  ; 9.515  ; 9.981  ; 10.096 ;
; ValueSelect[2] ; MuxOut[6]   ; 11.361 ; 11.133 ; 11.528 ; 11.688 ;
; ValueSelect[2] ; MuxOut[7]   ; 9.911  ; 9.866  ; 10.294 ; 10.183 ;
+----------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 109.21 MHz  ; 109.21 MHz      ; GClock     ;                                                               ;
; 1422.48 MHz ; 250.0 MHz       ; swapButton ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; GClock     ; -8.752 ; -703.541      ;
; CLOCK_50   ; -7.001 ; -14.161       ;
; CLOCK2_50  ; -2.007 ; -80.280       ;
; swapButton ; 0.297  ; 0.000         ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; GClock     ; 0.340 ; 0.000         ;
; swapButton ; 0.398 ; 0.000         ;
; CLOCK_50   ; 0.731 ; 0.000         ;
; CLOCK2_50  ; 2.412 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; GClock     ; -3.000 ; -164.910                   ;
; CLOCK2_50  ; -3.000 ; -108.960                   ;
; CLOCK_50   ; -3.000 ; -13.596                    ;
; swapButton ; -3.000 ; -4.285                     ;
+------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.752 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.432      ;
; -8.752 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.432      ;
; -8.728 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.410      ;
; -8.727 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.409      ;
; -8.698 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.113      ; 9.790      ;
; -8.665 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.345      ;
; -8.665 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.345      ;
; -8.653 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.683      ;
; -8.653 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.683      ;
; -8.653 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.683      ;
; -8.653 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.683      ;
; -8.652 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.682      ;
; -8.652 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.682      ;
; -8.641 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.323      ;
; -8.640 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.322      ;
; -8.611 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.113      ; 9.703      ;
; -8.566 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.596      ;
; -8.566 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.596      ;
; -8.566 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.596      ;
; -8.566 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.596      ;
; -8.565 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.595      ;
; -8.565 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.595      ;
; -8.477 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.157      ;
; -8.477 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.157      ;
; -8.453 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 9.137      ;
; -8.453 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.135      ;
; -8.452 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.134      ;
; -8.451 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 9.135      ;
; -8.442 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 9.128      ;
; -8.423 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.113      ; 9.515      ;
; -8.416 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.096      ;
; -8.416 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 9.096      ;
; -8.392 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.074      ;
; -8.391 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 9.073      ;
; -8.378 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.408      ;
; -8.378 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.408      ;
; -8.378 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.408      ;
; -8.378 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.408      ;
; -8.377 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.407      ;
; -8.377 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.407      ;
; -8.366 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 9.050      ;
; -8.364 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 9.048      ;
; -8.362 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.113      ; 9.454      ;
; -8.355 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 9.041      ;
; -8.317 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.347      ;
; -8.317 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.347      ;
; -8.317 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.347      ;
; -8.317 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.347      ;
; -8.316 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.346      ;
; -8.316 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.051      ; 9.346      ;
; -8.262 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 8.944      ;
; -8.260 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 8.942      ;
; -8.253 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.937      ;
; -8.252 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.936      ;
; -8.242 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 8.928      ;
; -8.229 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.913      ;
; -8.215 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.113      ; 9.307      ;
; -8.212 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.113      ; 9.304      ;
; -8.202 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 8.888      ;
; -8.180 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.301     ; 8.858      ;
; -8.178 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.862      ;
; -8.177 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.301     ; 8.855      ;
; -8.176 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.860      ;
; -8.175 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 8.857      ;
; -8.173 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.297     ; 8.855      ;
; -8.167 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.067      ; 9.213      ;
; -8.167 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 8.853      ;
; -8.166 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.850      ;
; -8.165 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.849      ;
; -8.160 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 8.840      ;
; -8.157 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.075     ; 9.081      ;
; -8.157 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.075     ; 9.081      ;
; -8.155 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 8.841      ;
; -8.151 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 8.831      ;
; -8.151 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 8.831      ;
; -8.142 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.826      ;
; -8.133 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.073     ; 9.059      ;
; -8.132 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.073     ; 9.058      ;
; -8.117 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.801      ;
; -8.115 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.295     ; 8.799      ;
; -8.115 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 8.801      ;
; -8.111 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.075     ; 9.035      ;
; -8.111 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.075     ; 9.035      ;
; -8.106 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.293     ; 8.792      ;
; -8.094 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.301     ; 8.772      ;
; -8.093 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.301     ; 8.771      ;
; -8.090 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.301     ; 8.768      ;
; -8.087 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[0]                           ; GClock       ; GClock      ; 1.000        ; 0.337      ; 9.423      ;
; -8.087 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.073     ; 9.013      ;
; -8.086 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.073     ; 9.012      ;
; -8.073 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 8.753      ;
; -8.064 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 8.744      ;
; -8.064 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.299     ; 8.744      ;
; -8.058 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[3]                           ; GClock       ; GClock      ; 1.000        ; 0.275      ; 9.332      ;
; -8.058 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[4]                           ; GClock       ; GClock      ; 1.000        ; 0.275      ; 9.332      ;
; -8.058 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[5]                           ; GClock       ; GClock      ; 1.000        ; 0.275      ; 9.332      ;
; -8.058 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[6]                           ; GClock       ; GClock      ; 1.000        ; 0.275      ; 9.332      ;
; -8.057 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[1]                           ; GClock       ; GClock      ; 1.000        ; 0.275      ; 9.331      ;
; -8.057 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[2]                           ; GClock       ; GClock      ; 1.000        ; 0.275      ; 9.331      ;
; -8.057 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.073     ; 8.983      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.001 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.971      ;
; -6.914 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.884      ;
; -6.726 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.696      ;
; -6.665 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.635      ;
; -6.454 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.620      ;
; -6.408 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.574      ;
; -6.354 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 7.522      ;
; -6.295 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 7.463      ;
; -6.263 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.233      ;
; -6.213 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.379      ;
; -6.202 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.170      ; 7.382      ;
; -6.191 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.357      ;
; -6.128 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.141      ; 7.279      ;
; -6.109 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.079      ;
; -6.051 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 7.021      ;
; -6.046 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.212      ;
; -6.033 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 7.201      ;
; -5.991 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 7.163      ;
; -5.955 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.925      ;
; -5.954 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.120      ;
; -5.951 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 7.117      ;
; -5.938 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 7.108      ;
; -5.928 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.898      ;
; -5.911 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 7.079      ;
; -5.908 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 7.078      ;
; -5.898 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.868      ;
; -5.880 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.164      ; 7.054      ;
; -5.818 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 6.982      ;
; -5.816 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.984      ;
; -5.800 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.972      ;
; -5.759 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 6.923      ;
; -5.610 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.776      ;
; -5.605 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.773      ;
; -5.570 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.540      ;
; -5.564 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.732      ;
; -5.560 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 6.730      ;
; -5.559 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 6.729      ;
; -5.547 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.150      ; 6.707      ;
; -5.490 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.460      ;
; -5.490 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.656      ;
; -5.484 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.652      ;
; -5.449 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.617      ;
; -5.408 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.164      ; 6.582      ;
; -5.387 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.559      ;
; -5.375 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 6.539      ;
; -5.372 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.342      ;
; -5.364 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.530      ;
; -5.311 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.479      ;
; -5.279 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.164      ; 6.453      ;
; -5.195 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.363      ;
; -5.190 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.136      ; 6.336      ;
; -5.177 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.147      ;
; -5.166 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 6.136      ;
; -5.128 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.294      ;
; -5.104 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.270      ;
; -5.087 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.255      ;
; -5.058 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.230      ;
; -5.054 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.220      ;
; -5.007 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.179      ;
; -4.971 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 6.135      ;
; -4.967 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 6.135      ;
; -4.965 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.162      ; 6.137      ;
; -4.955 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.121      ;
; -4.937 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 6.101      ;
; -4.932 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.150      ; 6.092      ;
; -4.914 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 5.884      ;
; -4.900 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 6.066      ;
; -4.883 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 6.053      ;
; -4.878 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 6.048      ;
; -4.824 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.164      ; 5.998      ;
; -4.771 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 5.937      ;
; -4.731 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 5.897      ;
; -4.719 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 5.889      ;
; -4.604 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.156      ; 5.770      ;
; -4.531 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 5.699      ;
; -4.512 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 5.482      ;
; -4.464 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 5.434      ;
; -4.448 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 5.612      ;
; -4.346 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.136      ; 5.492      ;
; -4.332 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.160      ; 5.502      ;
; -4.245 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.158      ; 5.413      ;
; -4.243 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.154      ; 5.407      ;
; -4.067 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 5.037      ;
; -3.487 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.035     ; 4.462      ;
; -3.479 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.035     ; 4.454      ;
; -3.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 4.382      ;
; -3.258 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 4.228      ;
; -3.200 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 4.170      ;
; -3.077 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.040     ; 4.047      ;
; -2.908 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.155      ; 4.073      ;
; -2.749 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.146      ; 3.905      ;
; -2.618 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.161      ; 3.789      ;
; -2.610 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.161      ; 3.781      ;
; -2.594 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.161      ; 3.765      ;
; -2.570 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.159      ; 3.739      ;
; -2.552 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.167      ; 3.729      ;
; -2.545 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.161      ; 3.716      ;
; -2.529 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.159      ; 3.698      ;
; -2.412 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.163      ; 3.585      ;
; -2.412 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.161      ; 3.583      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
; -2.007 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.155     ; 2.763      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.086      ; 0.597      ;
; 0.844 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.316      ;
; 0.852 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.324      ;
; 0.858 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.330      ;
; 0.858 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.283      ; 1.352      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[1]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[2]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[4]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[5]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[1]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[2]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[4]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[5]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[5]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.865 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.057     ; 1.009      ;
; 0.875 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.063     ; 1.013      ;
; 0.920 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.086      ; 1.177      ;
; 0.937 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.427      ;
; 0.938 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.428      ;
; 0.938 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.428      ;
; 0.940 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.430      ;
; 0.941 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.431      ;
; 0.943 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.433      ;
; 0.960 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.452      ;
; 0.961 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.453      ;
; 0.962 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.454      ;
; 0.962 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.454      ;
; 0.976 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.086      ; 1.233      ;
; 0.981 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.473      ;
; 1.021 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.493      ;
; 1.028 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; DispController:displayOutput|int_display4[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.283      ; 1.522      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[1]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[4]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[5]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[1]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[2]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[4]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[5]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[2]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[1]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.034 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[4]                           ; swapButton   ; GClock      ; 0.000        ; -0.055     ; 1.180      ;
; 1.049 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.086      ; 1.306      ;
; 1.055 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[4]                           ; swapButton   ; GClock      ; 0.000        ; -0.063     ; 1.193      ;
; 1.056 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[2]                           ; swapButton   ; GClock      ; 0.000        ; -0.063     ; 1.194      ;
; 1.057 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[3]                           ; swapButton   ; GClock      ; 0.000        ; -0.063     ; 1.195      ;
; 1.059 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[1]                           ; swapButton   ; GClock      ; 0.000        ; -0.063     ; 1.197      ;
; 1.067 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.539      ;
; 1.079 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.569      ;
; 1.082 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.572      ;
; 1.083 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.573      ;
; 1.096 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.086      ; 1.353      ;
; 1.103 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[5]                           ; swapButton   ; GClock      ; 0.000        ; -0.015     ; 1.289      ;
; 1.104 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 0.000        ; -0.095     ; 1.220      ;
; 1.105 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.015     ; 1.291      ;
; 1.106 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[6]                           ; swapButton   ; GClock      ; 0.000        ; -0.015     ; 1.292      ;
; 1.113 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.603      ;
; 1.114 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.606      ;
; 1.114 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.604      ;
; 1.115 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.605      ;
; 1.116 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.608      ;
; 1.117 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.283      ; 1.611      ;
; 1.117 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.607      ;
; 1.118 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.608      ;
; 1.121 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.283      ; 1.615      ;
; 1.130 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.279      ; 1.620      ;
; 1.133 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.089     ; 1.245      ;
; 1.133 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.089     ; 1.245      ;
; 1.133 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.089     ; 1.245      ;
; 1.133 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.089     ; 1.245      ;
; 1.133 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.089     ; 1.245      ;
; 1.133 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[0]                           ; swapButton   ; GClock      ; 0.000        ; -0.089     ; 1.245      ;
; 1.136 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.628      ;
; 1.137 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.086      ; 1.394      ;
; 1.141 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; DispController:displayOutput|int_display7[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.283      ; 1.635      ;
; 1.143 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.283      ; 1.637      ;
; 1.148 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; DispController:displayOutput|int_display6[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.640      ;
; 1.149 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; DispController:displayOutput|int_display6[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.641      ;
; 1.154 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; DispController:displayOutput|int_display6[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.646      ;
; 1.154 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; DispController:displayOutput|int_display7[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.646      ;
; 1.155 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; DispController:displayOutput|int_display6[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.647      ;
; 1.156 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.628      ;
; 1.156 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.628      ;
; 1.157 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.629      ;
; 1.158 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; DispController:displayOutput|int_display4[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.650      ;
; 1.158 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.630      ;
; 1.160 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.632      ;
; 1.160 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; DispController:displayOutput|int_display7[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.652      ;
; 1.161 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.261      ; 1.633      ;
; 1.162 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; DispController:displayOutput|int_display4[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.281      ; 1.654      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'swapButton'                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.731 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.980      ;
; 0.735 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.984      ;
; 0.744 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.993      ;
; 0.746 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.995      ;
; 0.763 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 1.012      ;
; 0.769 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 1.018      ;
; 1.154 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 1.753      ;
; 1.343 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 1.942      ;
; 1.575 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.368      ; 2.184      ;
; 1.597 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.200      ;
; 1.617 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 2.222      ;
; 1.623 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.368      ; 2.232      ;
; 1.624 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 2.223      ;
; 1.624 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 2.229      ;
; 1.627 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.230      ;
; 1.629 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.232      ;
; 1.758 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.359      ;
; 1.775 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 2.371      ;
; 1.790 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.393      ;
; 1.819 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.422      ;
; 1.861 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.157      ; 2.259      ;
; 1.901 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.504      ;
; 1.917 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 2.522      ;
; 1.927 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 2.532      ;
; 1.932 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.535      ;
; 1.932 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.535      ;
; 1.941 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.368      ; 2.550      ;
; 1.955 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 2.551      ;
; 1.961 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.361      ; 2.563      ;
; 1.984 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.366      ; 2.591      ;
; 1.987 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.357      ; 2.585      ;
; 1.990 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.593      ;
; 2.061 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.662      ;
; 2.071 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 2.676      ;
; 2.083 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.366      ; 2.690      ;
; 2.085 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.366      ; 2.692      ;
; 2.099 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 2.695      ;
; 2.107 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.708      ;
; 2.111 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 2.707      ;
; 2.122 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.723      ;
; 2.127 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.341      ; 2.709      ;
; 2.161 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 2.760      ;
; 2.174 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.357      ; 2.772      ;
; 2.176 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.368      ; 2.785      ;
; 2.182 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 2.787      ;
; 2.186 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.789      ;
; 2.213 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.814      ;
; 2.248 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.353      ; 2.842      ;
; 2.253 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 2.849      ;
; 2.255 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.856      ;
; 2.281 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.882      ;
; 2.288 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 2.884      ;
; 2.292 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.895      ;
; 2.305 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.908      ;
; 2.320 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.921      ;
; 2.325 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.366      ; 2.932      ;
; 2.330 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.931      ;
; 2.331 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 2.934      ;
; 2.332 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.933      ;
; 2.337 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.359      ; 2.937      ;
; 2.344 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.363      ; 2.948      ;
; 2.345 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 2.738      ;
; 2.352 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.953      ;
; 2.358 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 2.959      ;
; 2.375 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.366      ; 2.982      ;
; 2.397 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.341      ; 2.979      ;
; 2.403 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 3.002      ;
; 2.414 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.157      ; 2.812      ;
; 2.415 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.336      ; 2.992      ;
; 2.427 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 3.032      ;
; 2.478 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.361      ; 3.080      ;
; 2.492 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 3.093      ;
; 2.495 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.157      ; 2.893      ;
; 2.498 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 2.891      ;
; 2.513 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.353      ; 3.107      ;
; 2.526 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 2.919      ;
; 2.542 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.363      ; 3.146      ;
; 2.545 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.364      ; 3.150      ;
; 2.545 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.353      ; 3.139      ;
; 2.553 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 2.946      ;
; 2.580 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 2.973      ;
; 2.597 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 3.200      ;
; 2.609 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.362      ; 3.212      ;
; 2.617 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.373      ; 3.231      ;
; 2.620 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.354      ; 3.215      ;
; 2.632 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.360      ; 3.233      ;
; 2.635 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.349      ; 3.225      ;
; 2.650 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.359      ; 3.250      ;
; 2.693 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 3.289      ;
; 2.700 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 3.093      ;
; 2.715 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.361      ; 3.317      ;
; 2.722 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.366      ; 3.329      ;
; 2.724 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.152      ; 3.117      ;
; 2.733 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.361      ; 3.335      ;
; 2.743 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 3.342      ;
; 2.757 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.353      ; 3.351      ;
; 2.757 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.357      ; 3.355      ;
; 2.759 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.355      ; 3.355      ;
; 2.779 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.357      ; 3.377      ;
; 2.795 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.358      ; 3.394      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
; 2.412 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.037      ; 2.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                 ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GClock ; Rise       ; GClock                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[0]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[1]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[2]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[3]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[4]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[5]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[6]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; 0.370  ; 0.603        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.151  ; 0.384        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.152  ; 0.385        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; 0.152  ; 0.385        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; 0.153  ; 0.386        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; 0.379  ; 0.612        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; 0.380  ; 0.613        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; 0.380  ; 0.613        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; 0.380  ; 0.613        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                        ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                          ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk0                                                                                         ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                        ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk0                                                                                         ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                          ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                            ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'swapButton'                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.280  ; 0.498        ; 0.218          ; High Pulse Width ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.312  ; 0.498        ; 0.186          ; Low Pulse Width  ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; 6.232 ; 6.397 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; 6.232 ; 6.397 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; 5.865 ; 6.035 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; 6.011 ; 6.143 ; Rise       ; GClock          ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; -2.037 ; -2.260 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; -2.686 ; -2.964 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; -2.460 ; -2.733 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; -2.037 ; -2.260 ; Rise       ; GClock          ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 11.060 ; 11.044 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 8.469  ; 8.283  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 7.694  ; 7.589  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 7.604  ; 7.482  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 7.559  ; 7.417  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 7.608  ; 7.478  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 8.183  ; 7.950  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 7.985  ; 7.861  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 7.886  ; 7.743  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 8.111  ; 7.932  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 7.672  ; 7.560  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 8.469  ; 8.276  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 8.313  ; 8.100  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 7.657  ; 7.536  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 8.441  ; 8.283  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 7.350  ; 7.252  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 7.970  ; 7.740  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 8.416  ; 8.214  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 7.954  ; 7.807  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 7.358  ; 7.241  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 7.838  ; 7.714  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 7.947  ; 7.749  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 7.278  ; 7.176  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 7.580  ; 7.403  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 7.565  ; 7.414  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 8.248  ; 8.103  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 7.714  ; 7.566  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 7.364  ; 7.266  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 7.978  ; 7.877  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 7.638  ; 7.532  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 7.436  ; 7.262  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 7.413  ; 7.237  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 7.674  ; 7.566  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 7.188  ; 7.039  ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 10.665 ; 10.569 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 17.174 ; 16.970 ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 15.012 ; 14.821 ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 14.397 ; 14.217 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 14.399 ; 14.112 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 16.161 ; 15.927 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 15.361 ; 15.197 ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 15.450 ; 15.212 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 17.174 ; 16.970 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 16.006 ; 15.834 ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 14.192 ; 14.042 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 17.351 ; 17.265 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 16.611 ; 16.407 ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 14.534 ; 14.343 ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 13.919 ; 13.739 ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 13.921 ; 13.634 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 15.591 ; 15.357 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 14.792 ; 14.661 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 14.900 ; 14.658 ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 16.611 ; 16.407 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 15.459 ; 15.287 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 16.797 ; 16.718 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 13.495 ; 13.126 ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 11.739 ; 11.389 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 10.948 ; 10.905 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 9.714  ; 9.651  ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 8.468  ; 8.440  ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 10.880 ; 10.559 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 13.495 ; 13.126 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 12.537 ; 12.270 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 10.782 ; 10.641 ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 10.782 ; 10.641 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 8.910  ; 8.751  ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 9.747  ; 9.570  ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 9.591  ; 9.484  ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 8.232  ; 8.090  ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 10.499 ; 10.424 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 8.885  ; 8.896  ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 9.151  ; 9.007  ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 7.645  ; 7.537  ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 8.561  ; 8.311  ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 7.710  ; 7.613  ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 8.123  ; 7.968  ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 7.877  ; 7.748  ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 7.993  ; 7.869  ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 9.151  ; 9.007  ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 9.270  ; 9.181  ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 9.129  ; 9.075  ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 8.729  ; 8.717  ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 9.270  ; 9.181  ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 7.868  ; 7.754  ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 8.445  ; 8.269  ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 8.688  ; 8.474  ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 8.261  ; 8.063  ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 7.906  ; 7.794  ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 7.906  ; 7.794  ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 7.647  ; 7.565  ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 7.412  ; 7.328  ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 7.439  ; 7.357  ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 6.804  ; 6.761  ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 6.811  ; 6.764  ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 7.438  ; 7.350  ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 8.410  ; 8.452  ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 7.369  ; 7.282  ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 8.410  ; 8.452  ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 7.697  ; 7.532  ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 7.426  ; 7.335  ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 7.611  ; 7.495  ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 6.839  ; 6.802  ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 7.626  ; 7.513  ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 9.006  ; 9.018  ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 7.327  ; 7.270  ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 7.830  ; 7.785  ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 8.024  ; 7.959  ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 7.518  ; 7.391  ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 7.710  ; 7.631  ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 9.006  ; 9.018  ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 7.353  ; 7.257  ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 7.980  ; 7.886  ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 7.490  ; 7.451  ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 7.451  ; 7.420  ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 7.582  ; 7.548  ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 7.980  ; 7.886  ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 7.611  ; 7.485  ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 7.760  ; 7.695  ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 7.818  ; 7.769  ; Rise       ; GClock          ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 10.247 ; 10.085 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 6.944  ; 6.802  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 7.431  ; 7.330  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 7.343  ; 7.226  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 7.299  ; 7.162  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 7.348  ; 7.224  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 7.897  ; 7.674  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 7.708  ; 7.589  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 7.613  ; 7.475  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 7.827  ; 7.656  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 7.407  ; 7.300  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 8.172  ; 7.987  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 8.021  ; 7.818  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 7.392  ; 7.277  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 8.144  ; 7.993  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 7.098  ; 7.004  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 7.693  ; 7.472  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 8.123  ; 7.929  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 7.680  ; 7.540  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 7.107  ; 6.995  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 7.569  ; 7.450  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 7.670  ; 7.481  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 7.030  ; 6.931  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 7.321  ; 7.151  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 7.307  ; 7.162  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 7.961  ; 7.821  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 7.452  ; 7.310  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 7.111  ; 7.017  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 7.700  ; 7.603  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 7.375  ; 7.273  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 7.181  ; 7.015  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 7.159  ; 6.990  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 7.411  ; 7.308  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 6.944  ; 6.802  ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 9.205  ; 9.146  ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 8.915  ; 8.707  ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 9.092  ; 8.845  ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 9.719  ; 9.537  ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 9.813  ; 9.507  ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 10.732 ; 10.715 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 9.023  ; 8.977  ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 9.142  ; 8.962  ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 10.682 ; 10.401 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 8.915  ; 8.707  ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 12.273 ; 11.885 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 11.591 ; 11.429 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 8.704  ; 8.493  ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 8.704  ; 8.493  ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 9.100  ; 8.858  ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 9.546  ; 9.294  ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 11.381 ; 11.067 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 9.479  ; 9.294  ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 8.953  ; 8.867  ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 10.182 ; 9.981  ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 10.041 ; 9.870  ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 11.316 ; 11.330 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 8.152  ; 8.125  ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 11.296 ; 10.959 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 10.583 ; 10.543 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 9.350  ; 9.289  ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 8.152  ; 8.125  ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 10.468 ; 10.159 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 13.025 ; 12.673 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 12.058 ; 11.801 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 7.930  ; 7.791  ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 10.374 ; 10.238 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 8.580  ; 8.425  ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 9.383  ; 9.212  ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 9.234  ; 9.130  ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 7.930  ; 7.791  ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 10.149 ; 10.078 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 8.600  ; 8.612  ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 7.367  ; 7.262  ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 7.367  ; 7.262  ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 8.246  ; 8.006  ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 7.430  ; 7.335  ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 7.825  ; 7.676  ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 7.590  ; 7.464  ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 7.702  ; 7.580  ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 8.814  ; 8.673  ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 7.578  ; 7.467  ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 8.791  ; 8.738  ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 8.402  ; 8.391  ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 8.972  ; 8.888  ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 7.578  ; 7.467  ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 8.133  ; 7.964  ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 8.367  ; 8.160  ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 7.956  ; 7.765  ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 6.558  ; 6.515  ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 7.614  ; 7.506  ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 7.366  ; 7.287  ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 7.143  ; 7.062  ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 7.169  ; 7.090  ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 6.558  ; 6.515  ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 6.564  ; 6.518  ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 7.165  ; 7.080  ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 6.591  ; 6.554  ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 7.100  ; 7.015  ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 8.146  ; 8.189  ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 7.414  ; 7.255  ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 7.156  ; 7.068  ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 7.333  ; 7.221  ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 6.591  ; 6.554  ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 7.349  ; 7.238  ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 7.058  ; 6.990  ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 7.058  ; 7.003  ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 7.542  ; 7.498  ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 7.727  ; 7.664  ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 7.242  ; 7.119  ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 7.427  ; 7.349  ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 8.718  ; 8.731  ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 7.083  ; 6.990  ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 7.178  ; 7.147  ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 7.215  ; 7.177  ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 7.178  ; 7.147  ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 7.306  ; 7.272  ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 7.688  ; 7.597  ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 7.333  ; 7.211  ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 7.476  ; 7.413  ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 7.529  ; 7.482  ; Rise       ; GClock          ;
+---------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]   ; 12.069 ; 11.873 ; 12.234 ; 12.038 ;
; ValueSelect[0] ; MuxOut[1]   ; 11.416 ; 11.236 ; 11.609 ; 11.424 ;
; ValueSelect[0] ; MuxOut[2]   ; 11.897 ; 11.667 ; 12.052 ; 11.840 ;
; ValueSelect[0] ; MuxOut[3]   ; 12.276 ; 12.086 ; 12.531 ; 12.310 ;
; ValueSelect[0] ; MuxOut[4]   ; 11.454 ; 11.337 ; 11.619 ; 11.536 ;
; ValueSelect[0] ; MuxOut[5]   ; 11.331 ; 11.172 ; 11.482 ; 11.380 ;
; ValueSelect[0] ; MuxOut[6]   ; 12.505 ; 12.311 ; 12.633 ; 12.457 ;
; ValueSelect[0] ; MuxOut[7]   ; 11.051 ; 11.424 ; 11.649 ; 11.108 ;
; ValueSelect[1] ; MuxOut[0]   ; 11.702 ; 11.506 ; 11.872 ; 11.676 ;
; ValueSelect[1] ; MuxOut[1]   ; 11.049 ; 10.869 ; 11.247 ; 11.062 ;
; ValueSelect[1] ; MuxOut[2]   ; 11.433 ; 11.203 ; 11.620 ; 11.408 ;
; ValueSelect[1] ; MuxOut[3]   ; 11.776 ; 11.622 ; 11.998 ; 11.878 ;
; ValueSelect[1] ; MuxOut[4]   ; 10.990 ; 10.873 ; 11.187 ; 11.104 ;
; ValueSelect[1] ; MuxOut[5]   ; 10.867 ; 10.708 ; 11.050 ; 10.948 ;
; ValueSelect[1] ; MuxOut[6]   ; 12.041 ; 11.847 ; 12.201 ; 12.025 ;
; ValueSelect[1] ; MuxOut[7]   ; 10.211 ; 10.960 ; 11.217 ; 10.298 ;
; ValueSelect[2] ; MuxOut[0]   ; 11.848 ; 11.652 ; 11.980 ; 11.784 ;
; ValueSelect[2] ; MuxOut[1]   ; 11.195 ; 11.015 ; 11.355 ; 11.170 ;
; ValueSelect[2] ; MuxOut[2]   ; 9.896  ; 9.329  ; 9.788  ; 9.910  ;
; ValueSelect[2] ; MuxOut[3]   ; 10.134 ; 9.956  ; 10.365 ; 10.223 ;
; ValueSelect[2] ; MuxOut[4]   ; 9.092  ; 8.947  ; 9.326  ; 9.238  ;
; ValueSelect[2] ; MuxOut[5]   ; 9.160  ; 8.864  ; 9.234  ; 9.274  ;
; ValueSelect[2] ; MuxOut[6]   ; 10.692 ; 10.371 ; 10.733 ; 10.742 ;
; ValueSelect[2] ; MuxOut[7]   ; 9.266  ; 9.218  ; 9.535  ; 9.348  ;
+----------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]   ; 9.789  ; 9.626  ; 9.995  ; 9.849  ;
; ValueSelect[0] ; MuxOut[1]   ; 10.327 ; 10.150 ; 10.585 ; 10.403 ;
; ValueSelect[0] ; MuxOut[2]   ; 10.461 ; 10.183 ; 10.705 ; 10.422 ;
; ValueSelect[0] ; MuxOut[3]   ; 11.772 ; 11.549 ; 12.004 ; 11.787 ;
; ValueSelect[0] ; MuxOut[4]   ; 9.132  ; 8.985  ; 9.369  ; 9.264  ;
; ValueSelect[0] ; MuxOut[5]   ; 9.626  ; 9.505  ; 9.865  ; 9.779  ;
; ValueSelect[0] ; MuxOut[6]   ; 10.759 ; 10.561 ; 11.021 ; 10.818 ;
; ValueSelect[0] ; MuxOut[7]   ; 10.546 ; 10.380 ; 10.765 ; 10.594 ;
; ValueSelect[1] ; MuxOut[0]   ; 9.343  ; 9.180  ; 9.581  ; 9.435  ;
; ValueSelect[1] ; MuxOut[1]   ; 9.708  ; 9.526  ; 9.982  ; 9.820  ;
; ValueSelect[1] ; MuxOut[2]   ; 9.788  ; 9.505  ; 10.052 ; 9.774  ;
; ValueSelect[1] ; MuxOut[3]   ; 10.795 ; 10.573 ; 11.048 ; 10.857 ;
; ValueSelect[1] ; MuxOut[4]   ; 10.274 ; 10.126 ; 10.525 ; 10.377 ;
; ValueSelect[1] ; MuxOut[5]   ; 9.526  ; 9.440  ; 9.807  ; 9.683  ;
; ValueSelect[1] ; MuxOut[6]   ; 10.301 ; 10.104 ; 10.550 ; 10.384 ;
; ValueSelect[1] ; MuxOut[7]   ; 9.513  ; 9.348  ; 9.744  ; 9.610  ;
; ValueSelect[2] ; MuxOut[0]   ; 8.566  ; 8.401  ; 8.801  ; 8.670  ;
; ValueSelect[2] ; MuxOut[1]   ; 8.968  ; 8.808  ; 9.165  ; 9.036  ;
; ValueSelect[2] ; MuxOut[2]   ; 9.525  ; 8.982  ; 9.401  ; 9.540  ;
; ValueSelect[2] ; MuxOut[3]   ; 9.787  ; 9.627  ; 9.994  ; 9.871  ;
; ValueSelect[2] ; MuxOut[4]   ; 8.741  ; 8.616  ; 8.959  ; 8.870  ;
; ValueSelect[2] ; MuxOut[5]   ; 8.822  ; 8.514  ; 8.875  ; 8.928  ;
; ValueSelect[2] ; MuxOut[6]   ; 10.293 ; 9.961  ; 10.314 ; 10.337 ;
; ValueSelect[2] ; MuxOut[7]   ; 8.926  ; 8.836  ; 9.149  ; 9.002  ;
+----------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; GClock     ; -4.282 ; -328.836      ;
; CLOCK_50   ; -3.377 ; -6.468        ;
; CLOCK2_50  ; -0.388 ; -15.520       ;
; swapButton ; 0.626  ; 0.000         ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; GClock     ; 0.175 ; 0.000         ;
; swapButton ; 0.208 ; 0.000         ;
; CLOCK_50   ; 0.339 ; 0.000         ;
; CLOCK2_50  ; 0.986 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; GClock     ; -3.000 ; -137.943                   ;
; CLOCK2_50  ; -3.000 ; -47.720                    ;
; CLOCK_50   ; -3.000 ; -7.486                     ;
; swapButton ; -3.000 ; -4.270                     ;
+------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.282 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 5.088      ;
; -4.282 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 5.088      ;
; -4.280 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 5.088      ;
; -4.279 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 5.087      ;
; -4.261 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 5.067      ;
; -4.261 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 5.067      ;
; -4.259 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 5.067      ;
; -4.258 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 5.066      ;
; -4.253 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.046      ; 5.266      ;
; -4.243 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.231      ;
; -4.242 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.230      ;
; -4.241 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.229      ;
; -4.240 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.228      ;
; -4.238 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.226      ;
; -4.232 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.046      ; 5.245      ;
; -4.222 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.210      ;
; -4.221 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.209      ;
; -4.220 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.208      ;
; -4.219 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.207      ;
; -4.217 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.205      ;
; -4.216 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.204      ;
; -4.195 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.183      ;
; -4.149 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.955      ;
; -4.149 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.955      ;
; -4.147 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.955      ;
; -4.146 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.954      ;
; -4.132 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.938      ;
; -4.132 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.938      ;
; -4.130 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.938      ;
; -4.129 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.937      ;
; -4.120 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.046      ; 5.133      ;
; -4.114 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.924      ;
; -4.112 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.922      ;
; -4.110 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.098      ;
; -4.109 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.097      ;
; -4.108 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.096      ;
; -4.107 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.095      ;
; -4.105 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.093      ;
; -4.103 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.046      ; 5.116      ;
; -4.101 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.155     ; 4.913      ;
; -4.093 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[4]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.081      ;
; -4.093 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.903      ;
; -4.092 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[1]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.080      ;
; -4.091 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[3]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.079      ;
; -4.091 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.901      ;
; -4.090 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.078      ;
; -4.088 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.076      ;
; -4.083 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.071      ;
; -4.080 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.155     ; 4.892      ;
; -4.066 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display2[2]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.021      ; 5.054      ;
; -4.062 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.870      ;
; -4.060 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.868      ;
; -4.048 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.858      ;
; -4.048 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.858      ;
; -4.041 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.849      ;
; -4.040 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.846      ;
; -4.039 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.847      ;
; -4.031 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.841      ;
; -4.027 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.837      ;
; -4.027 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.837      ;
; -4.019 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.825      ;
; -4.018 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.824      ;
; -4.011 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.817      ;
; -4.011 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.817      ;
; -4.010 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.820      ;
; -3.997 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.803      ;
; -3.994 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.163     ; 4.798      ;
; -3.990 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.163     ; 4.794      ;
; -3.990 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.796      ;
; -3.990 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.796      ;
; -3.984 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.790      ;
; -3.981 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.791      ;
; -3.979 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.789      ;
; -3.978 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 4.927      ;
; -3.978 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.038     ; 4.927      ;
; -3.976 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.036     ; 4.927      ;
; -3.975 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; GClock       ; GClock      ; 1.000        ; -0.036     ; 4.926      ;
; -3.973 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.163     ; 4.777      ;
; -3.969 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.163     ; 4.773      ;
; -3.968 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.155     ; 4.780      ;
; -3.964 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.774      ;
; -3.963 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.769      ;
; -3.962 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[6]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.046      ; 4.975      ;
; -3.962 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.157     ; 4.772      ;
; -3.960 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[5]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.046      ; 4.973      ;
; -3.952 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; DispController:displayOutput|int_display1[0]                           ; CLOCK2_50    ; GClock      ; 1.000        ; 0.017      ; 4.936      ;
; -3.951 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.163     ; 4.755      ;
; -3.951 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.155     ; 4.763      ;
; -3.949 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[0]                           ; GClock       ; GClock      ; 1.000        ; 0.169      ; 5.105      ;
; -3.939 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[4]                           ; GClock       ; GClock      ; 1.000        ; 0.144      ; 5.070      ;
; -3.938 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[1]                           ; GClock       ; GClock      ; 1.000        ; 0.144      ; 5.069      ;
; -3.937 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[3]                           ; GClock       ; GClock      ; 1.000        ; 0.144      ; 5.068      ;
; -3.936 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[6]                           ; GClock       ; GClock      ; 1.000        ; 0.144      ; 5.067      ;
; -3.934 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; DispController:displayOutput|int_display2[5]                           ; GClock       ; GClock      ; 1.000        ; 0.144      ; 5.065      ;
; -3.930 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.163     ; 4.734      ;
; -3.929 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.737      ;
; -3.927 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.159     ; 4.735      ;
; -3.920 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; CLOCK2_50    ; GClock      ; 1.000        ; 0.025      ; 4.912      ;
; -3.919 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; CLOCK2_50    ; GClock      ; 1.000        ; 0.025      ; 4.911      ;
; -3.918 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; CLOCK2_50    ; GClock      ; 1.000        ; -0.161     ; 4.724      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.377 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 4.327      ;
; -3.356 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 4.306      ;
; -3.244 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 4.194      ;
; -3.227 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 4.177      ;
; -3.113 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 4.166      ;
; -3.047 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 4.094      ;
; -3.013 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.963      ;
; -2.995 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 4.044      ;
; -2.966 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.066      ; 4.021      ;
; -2.944 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.073      ; 4.006      ;
; -2.930 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.983      ;
; -2.890 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.937      ;
; -2.883 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.833      ;
; -2.876 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.925      ;
; -2.873 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.046      ; 3.908      ;
; -2.843 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.793      ;
; -2.843 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.793      ;
; -2.827 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.880      ;
; -2.806 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.853      ;
; -2.793 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.743      ;
; -2.784 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.831      ;
; -2.773 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.723      ;
; -2.772 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.068      ; 3.829      ;
; -2.771 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.824      ;
; -2.741 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.790      ;
; -2.738 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 3.789      ;
; -2.727 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.056      ; 3.772      ;
; -2.705 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.758      ;
; -2.704 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.066      ; 3.759      ;
; -2.689 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 3.739      ;
; -2.673 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.623      ;
; -2.668 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.717      ;
; -2.623 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.057      ; 3.669      ;
; -2.620 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.669      ;
; -2.620 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.669      ;
; -2.613 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.666      ;
; -2.593 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 3.644      ;
; -2.592 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.542      ;
; -2.586 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.635      ;
; -2.578 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 3.629      ;
; -2.547 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.497      ;
; -2.499 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.548      ;
; -2.497 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 3.547      ;
; -2.494 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.541      ;
; -2.493 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.066      ; 3.548      ;
; -2.472 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.519      ;
; -2.471 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.524      ;
; -2.438 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.487      ;
; -2.406 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.066      ; 3.461      ;
; -2.403 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.353      ;
; -2.373 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.323      ;
; -2.368 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.415      ;
; -2.362 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.044      ; 3.395      ;
; -2.348 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.397      ;
; -2.336 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.385      ;
; -2.325 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.378      ;
; -2.318 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.365      ;
; -2.308 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.056      ; 3.353      ;
; -2.297 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.344      ;
; -2.286 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.339      ;
; -2.272 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.056      ; 3.317      ;
; -2.264 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.311      ;
; -2.249 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.199      ;
; -2.248 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.297      ;
; -2.241 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.064      ; 3.294      ;
; -2.238 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 3.289      ;
; -2.231 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.057      ; 3.277      ;
; -2.229 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 3.280      ;
; -2.204 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.251      ;
; -2.196 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.243      ;
; -2.168 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.066      ; 3.223      ;
; -2.152 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.199      ;
; -2.098 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 3.149      ;
; -2.058 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.058      ; 3.105      ;
; -2.052 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 3.002      ;
; -2.010 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 2.960      ;
; -1.984 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 3.033      ;
; -1.950 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 3.000      ;
; -1.940 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.044      ; 2.973      ;
; -1.903 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.062      ; 2.954      ;
; -1.857 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 2.906      ;
; -1.844 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 2.894      ;
; -1.773 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 2.723      ;
; -1.561 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.036     ; 2.514      ;
; -1.558 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.036     ; 2.511      ;
; -1.530 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 2.480      ;
; -1.400 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.346 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 2.296      ;
; -1.290 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.039     ; 2.240      ;
; -1.255 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.060      ; 2.304      ;
; -1.092 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.067      ; 2.148      ;
; -1.085 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.049      ; 2.123      ;
; -1.035 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 2.085      ;
; -1.035 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 2.085      ;
; -1.026 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 2.076      ;
; -1.005 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.059      ; 2.053      ;
; -0.983 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.067      ; 2.039      ;
; -0.973 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.059      ; 2.021      ;
; -0.947 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK2_50    ; CLOCK_50    ; 1.000        ; -0.036     ; 1.900      ;
; -0.938 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0  ; GClock       ; CLOCK_50    ; 1.000        ; 0.061      ; 1.988      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
; -0.388 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK2_50   ; 1.000        ; -0.091     ; 1.232      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.626 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.307      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.220 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.162      ; 0.496      ;
; 0.239 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.155      ; 0.508      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.291 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.164      ; 0.569      ;
; 0.325 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.155      ; 0.594      ;
; 0.326 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.155      ; 0.595      ;
; 0.327 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.155      ; 0.596      ;
; 0.329 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.155      ; 0.598      ;
; 0.356 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.186      ; 0.656      ;
; 0.358 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.186      ; 0.658      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display3[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.147      ; 0.620      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.147      ; 0.620      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display5[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.147      ; 0.620      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display6[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.147      ; 0.620      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.147      ; 0.620      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[0]                           ; swapButton   ; GClock      ; 0.000        ; 0.147      ; 0.620      ;
; 0.359 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display1[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.186      ; 0.659      ;
; 0.398 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.673      ;
; 0.402 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.677      ;
; 0.410 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.685      ;
; 0.424 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display4[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.166      ; 0.704      ;
; 0.424 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.166      ; 0.704      ;
; 0.424 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.166      ; 0.704      ;
; 0.424 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display7[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.166      ; 0.704      ;
; 0.424 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display8[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.166      ; 0.704      ;
; 0.439 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.153      ; 0.716      ;
; 0.444 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[1]                           ; swapButton   ; GClock      ; 0.000        ; 0.160      ; 0.718      ;
; 0.444 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[5]                           ; swapButton   ; GClock      ; 0.000        ; 0.160      ; 0.718      ;
; 0.450 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[2]                           ; swapButton   ; GClock      ; 0.000        ; 0.160      ; 0.724      ;
; 0.450 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[3]                           ; swapButton   ; GClock      ; 0.000        ; 0.160      ; 0.724      ;
; 0.450 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[4]                           ; swapButton   ; GClock      ; 0.000        ; 0.160      ; 0.724      ;
; 0.451 ; DispController:displayOutput|swap                                                                                               ; DispController:displayOutput|int_display2[6]                           ; swapButton   ; GClock      ; 0.000        ; 0.160      ; 0.725      ;
; 0.461 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.593      ;
; 0.489 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.621      ;
; 0.500 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.773      ;
; 0.501 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.774      ;
; 0.501 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.774      ;
; 0.502 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.775      ;
; 0.504 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.777      ;
; 0.505 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; DispController:displayOutput|int_display5[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.778      ;
; 0.513 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.788      ;
; 0.513 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.788      ;
; 0.513 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.788      ;
; 0.514 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.789      ;
; 0.515 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.790      ;
; 0.516 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; DispController:displayOutput|int_display4[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.791      ;
; 0.527 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.802      ;
; 0.531 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; DispController:displayOutput|int_display4[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.153      ; 0.808      ;
; 0.533 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.665      ;
; 0.552 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; CLOCK2_50    ; GClock      ; 0.000        ; -0.034     ; 0.642      ;
; 0.552 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.684      ;
; 0.572 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.845      ;
; 0.573 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.846      ;
; 0.574 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; DispController:displayOutput|int_display8[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.847      ;
; 0.574 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; GClock       ; GClock      ; 0.000        ; 0.048      ; 0.706      ;
; 0.585 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.858      ;
; 0.586 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.859      ;
; 0.588 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[2]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.861      ;
; 0.588 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.861      ;
; 0.589 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[5]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.862      ;
; 0.591 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.866      ;
; 0.591 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.866      ;
; 0.591 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; DispController:displayOutput|int_display5[6]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.149      ; 0.864      ;
; 0.592 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.867      ;
; 0.592 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.867      ;
; 0.595 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.870      ;
; 0.596 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.871      ;
; 0.600 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; DispController:displayOutput|int_display7[3]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.875      ;
; 0.601 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; DispController:displayOutput|int_display7[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.153      ; 0.878      ;
; 0.603 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; DispController:displayOutput|int_display7[4]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.153      ; 0.880      ;
; 0.603 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; DispController:displayOutput|int_display4[1]                           ; CLOCK2_50    ; GClock      ; 0.000        ; 0.151      ; 0.878      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'swapButton'                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.491      ;
; 0.341 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.493      ;
; 0.346 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.498      ;
; 0.348 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.500      ;
; 0.353 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.505      ;
; 0.354 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                                        ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; GClock       ; CLOCK_50    ; 0.000        ; 0.008      ; 0.506      ;
; 0.568 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 0.904      ;
; 0.660 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 0.996      ;
; 0.787 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.196      ; 1.127      ;
; 0.789 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.196      ; 1.129      ;
; 0.817 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.153      ;
; 0.823 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.159      ;
; 0.829 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.163      ;
; 0.830 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.164      ;
; 0.842 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.178      ;
; 0.842 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.176      ;
; 0.868 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.186      ; 1.198      ;
; 0.916 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.248      ;
; 0.923 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.257      ;
; 0.926 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.260      ;
; 0.950 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.282      ;
; 0.973 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.309      ;
; 0.974 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.310      ;
; 0.975 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.196      ; 1.315      ;
; 0.978 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.089      ; 1.211      ;
; 0.979 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.315      ;
; 0.981 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.315      ;
; 0.982 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.316      ;
; 0.995 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.329      ;
; 0.996 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.334      ;
; 0.998 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.334      ;
; 1.012 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.350      ;
; 1.027 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.198      ; 1.369      ;
; 1.033 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.367      ;
; 1.035 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.373      ;
; 1.040 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.376      ;
; 1.044 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.376      ;
; 1.047 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.383      ;
; 1.048 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.175      ; 1.367      ;
; 1.052 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.390      ;
; 1.067 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.399      ;
; 1.072 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.404      ;
; 1.088 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.196      ; 1.428      ;
; 1.088 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.422      ;
; 1.091 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.427      ;
; 1.106 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.442      ;
; 1.106 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.442      ;
; 1.107 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.441      ;
; 1.123 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.186      ; 1.453      ;
; 1.128 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.460      ;
; 1.136 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.474      ;
; 1.139 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.471      ;
; 1.142 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.476      ;
; 1.144 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.476      ;
; 1.149 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.487      ;
; 1.158 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.496      ;
; 1.163 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.495      ;
; 1.164 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.496      ;
; 1.181 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.519      ;
; 1.183 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.515      ;
; 1.184 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.518      ;
; 1.184 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.518      ;
; 1.184 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.518      ;
; 1.186 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.173      ; 1.503      ;
; 1.190 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.522      ;
; 1.191 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.186      ; 1.521      ;
; 1.196 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.175      ; 1.515      ;
; 1.216 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.550      ;
; 1.226 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.562      ;
; 1.248 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.479      ;
; 1.255 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.089      ; 1.488      ;
; 1.255 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.591      ;
; 1.257 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.593      ;
; 1.258 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.596      ;
; 1.258 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.596      ;
; 1.264 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.598      ;
; 1.279 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.510      ;
; 1.294 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.525      ;
; 1.300 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.634      ;
; 1.302 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.089      ; 1.535      ;
; 1.304 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.196      ; 1.644      ;
; 1.313 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.187      ; 1.644      ;
; 1.329 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.203      ; 1.676      ;
; 1.330 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.186      ; 1.660      ;
; 1.336 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.670      ;
; 1.341 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.673      ;
; 1.345 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.681      ;
; 1.349 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.185      ; 1.678      ;
; 1.350 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.192      ; 1.686      ;
; 1.350 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.682      ;
; 1.357 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.194      ; 1.695      ;
; 1.371 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.186      ; 1.701      ;
; 1.373 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.604      ;
; 1.383 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.190      ; 1.717      ;
; 1.387 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.618      ;
; 1.390 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.621      ;
; 1.395 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.727      ;
; 1.397 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; GClock       ; CLOCK_50    ; 0.000        ; 0.184      ; 1.725      ;
; 1.397 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                                          ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ; GClock       ; CLOCK_50    ; 0.000        ; 0.188      ; 1.729      ;
; 1.408 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ; CLOCK2_50    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.639      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
; 0.986 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK2_50   ; 0.000        ; 0.035      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                 ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GClock ; Rise       ; GClock                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display1[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display2[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display3[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display4[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display5[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display6[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display7[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; DispController:displayOutput|int_display8[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GClock ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
+--------+--------------+----------------+------------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[13] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[14] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[15] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[16] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[17] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[18] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[19] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[1]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[20] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[21] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[22] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[23] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[24] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[25] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[26] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[27] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[28] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[29] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[2]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[30] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[31] ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[3]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[4]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[5]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[6]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[7]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[8]  ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[9]  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                                                                                               ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk1                                                   ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]                                                                                                 ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                                                                                               ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[0]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[1]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[2]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[3]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[4]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[5]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[6]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|q_a[7]                    ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[0]  ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[10] ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[11] ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; CLOCK2_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|q_a[12] ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk0                                                                                         ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                          ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                        ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_address_reg0                   ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_datain_reg0                    ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMemory:dataMem|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_bg91:auto_generated|ram_block1a0~porta_we_reg                         ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; instructionMemory:instructionMem|lpm_rom:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_8o01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                          ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                            ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dataMem|dataMem|sram|ram_block|auto_generated|ram_block1a0|clk0                                                                                         ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; instructionMem|instructionMem|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'swapButton'                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; -0.225 ; -0.041       ; 0.184          ; Low Pulse Width  ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.818  ; 1.034        ; 0.216          ; High Pulse Width ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
; 1.040  ; 1.040        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; 3.379 ; 4.249 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; 3.379 ; 4.249 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; 3.144 ; 3.952 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; 3.199 ; 4.006 ; Rise       ; GClock          ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; -1.092 ; -1.705 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; -1.436 ; -2.087 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; -1.282 ; -1.924 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; -1.092 ; -1.705 ; Rise       ; GClock          ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 6.336 ; 6.578 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 4.847 ; 5.034 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 4.474 ; 4.609 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 4.400 ; 4.523 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 4.372 ; 4.492 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 4.414 ; 4.540 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 4.673 ; 4.820 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 4.611 ; 4.784 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 4.530 ; 4.687 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 4.629 ; 4.795 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 4.457 ; 4.586 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 4.814 ; 5.014 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 4.723 ; 4.897 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 4.416 ; 4.557 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 4.847 ; 5.034 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 4.271 ; 4.386 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 4.563 ; 4.686 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 4.819 ; 5.001 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 4.631 ; 4.771 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 4.303 ; 4.404 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 4.589 ; 4.738 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 4.525 ; 4.674 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 4.236 ; 4.337 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 4.388 ; 4.494 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 4.409 ; 4.518 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 4.729 ; 4.910 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 4.459 ; 4.605 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 4.262 ; 4.376 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 4.603 ; 4.783 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 4.441 ; 4.580 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 4.304 ; 4.400 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 4.285 ; 4.367 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 4.472 ; 4.597 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 4.187 ; 4.266 ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 6.060 ; 6.447 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 9.495 ; 9.733 ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 8.358 ; 8.452 ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 8.056 ; 8.174 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 7.954 ; 8.117 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 9.177 ; 9.412 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 8.537 ; 8.767 ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 8.570 ; 8.749 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 9.495 ; 9.733 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 8.874 ; 9.032 ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 8.076 ; 8.313 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 9.680 ; 9.964 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 9.231 ; 9.469 ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 8.115 ; 8.209 ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 7.813 ; 7.931 ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 7.697 ; 7.867 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 8.913 ; 9.148 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 8.273 ; 8.503 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 8.306 ; 8.485 ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 9.231 ; 9.469 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 8.610 ; 8.768 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 9.416 ; 9.700 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 7.766 ; 8.223 ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 6.571 ; 6.974 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 6.454 ; 6.815 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 5.510 ; 5.831 ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 4.851 ; 5.081 ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 6.092 ; 6.420 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 7.766 ; 8.223 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 7.040 ; 7.509 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 6.206 ; 6.527 ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 6.079 ; 6.457 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 5.070 ; 5.312 ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 5.504 ; 5.811 ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 5.451 ; 5.770 ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 4.691 ; 4.882 ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 6.206 ; 6.527 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 5.354 ; 5.572 ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 5.191 ; 5.460 ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 4.388 ; 4.538 ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 4.828 ; 5.010 ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 4.420 ; 4.575 ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 4.630 ; 4.806 ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 4.499 ; 4.657 ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 4.558 ; 4.734 ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 5.191 ; 5.460 ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 5.529 ; 5.738 ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 5.196 ; 5.495 ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 4.985 ; 5.249 ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 5.529 ; 5.738 ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 4.474 ; 4.625 ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 4.815 ; 4.980 ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 4.921 ; 5.106 ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 4.673 ; 4.821 ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 4.518 ; 4.674 ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 4.518 ; 4.674 ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 4.385 ; 4.529 ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 4.295 ; 4.407 ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 4.309 ; 4.423 ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 3.949 ; 4.024 ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 3.949 ; 4.022 ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 4.281 ; 4.393 ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 5.104 ; 5.282 ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 4.254 ; 4.362 ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 5.104 ; 5.282 ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 4.387 ; 4.498 ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 4.298 ; 4.410 ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 4.389 ; 4.507 ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 3.975 ; 4.055 ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 4.391 ; 4.518 ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 5.434 ; 5.657 ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 4.210 ; 4.334 ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 4.514 ; 4.679 ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 4.595 ; 4.781 ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 4.292 ; 4.409 ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 4.397 ; 4.550 ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 5.434 ; 5.657 ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 4.226 ; 4.338 ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 4.590 ; 4.749 ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 4.327 ; 4.472 ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 4.296 ; 4.435 ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 4.404 ; 4.553 ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 4.590 ; 4.749 ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 4.369 ; 4.491 ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 4.472 ; 4.621 ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 4.505 ; 4.670 ; Rise       ; GClock          ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 5.799 ; 6.145 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 4.056 ; 4.132 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 4.333 ; 4.462 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 4.259 ; 4.378 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 4.232 ; 4.347 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 4.275 ; 4.395 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 4.520 ; 4.661 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 4.461 ; 4.628 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 4.383 ; 4.534 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 4.477 ; 4.637 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 4.314 ; 4.438 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 4.656 ; 4.848 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 4.568 ; 4.735 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 4.273 ; 4.410 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 4.687 ; 4.867 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 4.134 ; 4.245 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 4.415 ; 4.533 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 4.662 ; 4.837 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 4.482 ; 4.617 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 4.167 ; 4.264 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 4.443 ; 4.586 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 4.378 ; 4.521 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 4.102 ; 4.199 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 4.249 ; 4.351 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 4.270 ; 4.375 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 4.575 ; 4.749 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 4.321 ; 4.462 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 4.126 ; 4.235 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 4.452 ; 4.625 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 4.298 ; 4.432 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 4.167 ; 4.259 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 4.148 ; 4.227 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 4.330 ; 4.450 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 4.056 ; 4.132 ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 5.310 ; 5.601 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 5.046 ; 5.237 ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 5.134 ; 5.329 ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 5.461 ; 5.584 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 5.462 ; 5.668 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 6.418 ; 6.503 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 5.232 ; 5.290 ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 5.134 ; 5.310 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 5.920 ; 6.250 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 5.046 ; 5.237 ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 6.883 ; 7.313 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 6.519 ; 6.816 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 4.911 ; 5.077 ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 4.911 ; 5.077 ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 5.099 ; 5.291 ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 5.285 ; 5.534 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 6.541 ; 6.845 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 5.324 ; 5.523 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 5.026 ; 5.166 ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 5.646 ; 5.878 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 5.612 ; 5.773 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 6.454 ; 6.584 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 4.685 ; 4.906 ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 6.337 ; 6.724 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 6.260 ; 6.609 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 5.318 ; 5.625 ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 4.685 ; 4.906 ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 5.877 ; 6.192 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 7.520 ; 7.961 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 6.786 ; 7.236 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 4.533 ; 4.717 ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 5.863 ; 6.226 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 4.897 ; 5.130 ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 5.313 ; 5.609 ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 5.263 ; 5.570 ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 4.533 ; 4.717 ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 6.022 ; 6.332 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 5.205 ; 5.416 ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 4.243 ; 4.389 ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 4.243 ; 4.389 ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 4.665 ; 4.841 ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 4.274 ; 4.424 ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 4.475 ; 4.645 ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 4.349 ; 4.502 ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 4.406 ; 4.576 ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 5.014 ; 5.274 ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 4.321 ; 4.466 ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 5.018 ; 5.307 ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 4.813 ; 5.067 ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 5.371 ; 5.574 ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 4.321 ; 4.466 ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 4.650 ; 4.809 ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 4.752 ; 4.930 ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 4.512 ; 4.654 ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 3.818 ; 3.888 ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 4.364 ; 4.514 ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 4.236 ; 4.374 ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 4.152 ; 4.259 ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 4.166 ; 4.276 ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 3.818 ; 3.889 ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 3.818 ; 3.888 ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 4.136 ; 4.244 ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 3.843 ; 3.920 ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 4.111 ; 4.215 ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 4.963 ; 5.137 ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 4.238 ; 4.345 ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 4.155 ; 4.262 ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 4.241 ; 4.355 ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 3.843 ; 3.920 ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 4.244 ; 4.366 ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 4.068 ; 4.187 ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 4.068 ; 4.187 ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 4.360 ; 4.519 ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 4.436 ; 4.615 ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 4.146 ; 4.258 ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 4.247 ; 4.395 ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 5.280 ; 5.496 ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 4.083 ; 4.190 ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 4.150 ; 4.284 ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 4.180 ; 4.320 ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 4.150 ; 4.284 ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 4.256 ; 4.399 ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 4.434 ; 4.587 ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 4.222 ; 4.339 ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 4.321 ; 4.464 ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 4.351 ; 4.509 ; Rise       ; GClock          ;
+---------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]   ; 6.815 ; 6.909 ; 7.685 ; 7.779 ;
; ValueSelect[0] ; MuxOut[1]   ; 6.416 ; 6.538 ; 7.221 ; 7.355 ;
; ValueSelect[0] ; MuxOut[2]   ; 6.653 ; 6.781 ; 7.494 ; 7.623 ;
; ValueSelect[0] ; MuxOut[3]   ; 7.167 ; 7.367 ; 7.904 ; 8.103 ;
; ValueSelect[0] ; MuxOut[4]   ; 6.470 ; 6.615 ; 7.288 ; 7.452 ;
; ValueSelect[0] ; MuxOut[5]   ; 6.376 ; 6.487 ; 7.198 ; 7.348 ;
; ValueSelect[0] ; MuxOut[6]   ; 6.963 ; 7.179 ; 7.774 ; 7.991 ;
; ValueSelect[0] ; MuxOut[7]   ; 6.242 ; 6.608 ; 7.355 ; 7.130 ;
; ValueSelect[1] ; MuxOut[0]   ; 6.580 ; 6.674 ; 7.388 ; 7.482 ;
; ValueSelect[1] ; MuxOut[1]   ; 6.181 ; 6.303 ; 6.924 ; 7.042 ;
; ValueSelect[1] ; MuxOut[2]   ; 6.370 ; 6.498 ; 7.153 ; 7.282 ;
; ValueSelect[1] ; MuxOut[3]   ; 6.844 ; 7.024 ; 7.563 ; 7.762 ;
; ValueSelect[1] ; MuxOut[4]   ; 6.187 ; 6.332 ; 6.947 ; 7.111 ;
; ValueSelect[1] ; MuxOut[5]   ; 6.093 ; 6.204 ; 6.857 ; 7.007 ;
; ValueSelect[1] ; MuxOut[6]   ; 6.680 ; 6.896 ; 7.433 ; 7.650 ;
; ValueSelect[1] ; MuxOut[7]   ; 5.785 ; 6.325 ; 7.014 ; 6.613 ;
; ValueSelect[2] ; MuxOut[0]   ; 6.635 ; 6.729 ; 7.442 ; 7.536 ;
; ValueSelect[2] ; MuxOut[1]   ; 6.236 ; 6.358 ; 6.978 ; 7.096 ;
; ValueSelect[2] ; MuxOut[2]   ; 5.595 ; 5.551 ; 6.115 ; 6.389 ;
; ValueSelect[2] ; MuxOut[3]   ; 6.017 ; 6.166 ; 6.658 ; 6.819 ;
; ValueSelect[2] ; MuxOut[4]   ; 5.241 ; 5.354 ; 5.903 ; 6.036 ;
; ValueSelect[2] ; MuxOut[5]   ; 5.223 ; 5.267 ; 5.821 ; 6.007 ;
; ValueSelect[2] ; MuxOut[6]   ; 6.017 ; 6.161 ; 6.621 ; 6.913 ;
; ValueSelect[2] ; MuxOut[7]   ; 5.301 ; 5.455 ; 6.012 ; 6.082 ;
+----------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]   ; 5.603 ; 5.685 ; 6.368 ; 6.456 ;
; ValueSelect[0] ; MuxOut[1]   ; 5.845 ; 5.968 ; 6.579 ; 6.695 ;
; ValueSelect[0] ; MuxOut[2]   ; 5.904 ; 6.038 ; 6.645 ; 6.772 ;
; ValueSelect[0] ; MuxOut[3]   ; 6.879 ; 7.082 ; 7.620 ; 7.816 ;
; ValueSelect[0] ; MuxOut[4]   ; 5.253 ; 5.370 ; 5.904 ; 6.047 ;
; ValueSelect[0] ; MuxOut[5]   ; 5.464 ; 5.604 ; 6.116 ; 6.256 ;
; ValueSelect[0] ; MuxOut[6]   ; 6.028 ; 6.260 ; 6.709 ; 6.934 ;
; ValueSelect[0] ; MuxOut[7]   ; 5.953 ; 6.114 ; 6.689 ; 6.843 ;
; ValueSelect[1] ; MuxOut[0]   ; 5.331 ; 5.413 ; 6.041 ; 6.129 ;
; ValueSelect[1] ; MuxOut[1]   ; 5.548 ; 5.658 ; 6.169 ; 6.292 ;
; ValueSelect[1] ; MuxOut[2]   ; 5.516 ; 5.650 ; 6.161 ; 6.295 ;
; ValueSelect[1] ; MuxOut[3]   ; 6.342 ; 6.541 ; 6.988 ; 7.206 ;
; ValueSelect[1] ; MuxOut[4]   ; 5.824 ; 5.957 ; 6.491 ; 6.624 ;
; ValueSelect[1] ; MuxOut[5]   ; 5.394 ; 5.534 ; 6.083 ; 6.209 ;
; ValueSelect[1] ; MuxOut[6]   ; 5.785 ; 6.013 ; 6.427 ; 6.674 ;
; ValueSelect[1] ; MuxOut[7]   ; 5.415 ; 5.572 ; 6.056 ; 6.232 ;
; ValueSelect[2] ; MuxOut[0]   ; 4.956 ; 5.037 ; 5.605 ; 5.699 ;
; ValueSelect[2] ; MuxOut[1]   ; 5.148 ; 5.254 ; 5.782 ; 5.907 ;
; ValueSelect[2] ; MuxOut[2]   ; 5.398 ; 5.347 ; 5.898 ; 6.177 ;
; ValueSelect[2] ; MuxOut[3]   ; 5.837 ; 5.979 ; 6.450 ; 6.615 ;
; ValueSelect[2] ; MuxOut[4]   ; 5.054 ; 5.160 ; 5.697 ; 5.827 ;
; ValueSelect[2] ; MuxOut[5]   ; 5.040 ; 5.065 ; 5.620 ; 5.811 ;
; ValueSelect[2] ; MuxOut[6]   ; 5.802 ; 5.923 ; 6.387 ; 6.680 ;
; ValueSelect[2] ; MuxOut[7]   ; 5.116 ; 5.242 ; 5.796 ; 5.882 ;
+----------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.658   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK2_50       ; -2.319   ; 0.986 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -7.733   ; 0.339 ; N/A      ; N/A     ; -3.000              ;
;  GClock          ; -9.658   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
;  swapButton      ; 0.210    ; 0.208 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -886.734 ; 0.0   ; 0.0      ; 0.0     ; -293.687            ;
;  CLOCK2_50       ; -92.752  ; 0.000 ; N/A      ; N/A     ; -110.720            ;
;  CLOCK_50        ; -15.716  ; 0.000 ; N/A      ; N/A     ; -13.772             ;
;  GClock          ; -778.266 ; 0.000 ; N/A      ; N/A     ; -164.910            ;
;  swapButton      ; 0.000    ; 0.000 ; N/A      ; N/A     ; -4.285              ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; 6.806 ; 7.204 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; 6.806 ; 7.204 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; 6.412 ; 6.822 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; 6.570 ; 6.942 ; Rise       ; GClock          ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; ValueSelect[*]  ; GClock     ; -1.092 ; -1.705 ; Rise       ; GClock          ;
;  ValueSelect[0] ; GClock     ; -1.436 ; -2.087 ; Rise       ; GClock          ;
;  ValueSelect[1] ; GClock     ; -1.282 ; -1.924 ; Rise       ; GClock          ;
;  ValueSelect[2] ; GClock     ; -1.092 ; -1.705 ; Rise       ; GClock          ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 12.174 ; 12.263 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 9.325  ; 9.236  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 8.514  ; 8.462  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 8.414  ; 8.351  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 8.375  ; 8.269  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 8.420  ; 8.352  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 8.998  ; 8.875  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 8.813  ; 8.765  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 8.702  ; 8.644  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 8.928  ; 8.861  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 8.490  ; 8.425  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 9.325  ; 9.236  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 9.149  ; 9.049  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 8.457  ; 8.412  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 9.304  ; 9.233  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 8.139  ; 8.086  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 8.806  ; 8.634  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 9.258  ; 9.159  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 8.787  ; 8.693  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 8.159  ; 8.068  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 8.674  ; 8.583  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 8.744  ; 8.664  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 8.060  ; 8.001  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 8.383  ; 8.246  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 8.377  ; 8.259  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 9.106  ; 9.043  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 8.504  ; 8.453  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 8.165  ; 8.113  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 8.816  ; 8.781  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 8.448  ; 8.401  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 8.234  ; 8.097  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 8.207  ; 8.070  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 8.492  ; 8.432  ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 7.960  ; 7.846  ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 11.682 ; 11.781 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 18.805 ; 18.752 ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 16.424 ; 16.277 ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 15.804 ; 15.689 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 15.800 ; 15.622 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 17.745 ; 17.672 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 16.856 ; 16.836 ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 16.992 ; 16.844 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 18.805 ; 18.752 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 17.597 ; 17.503 ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 15.575 ; 15.499 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 19.035 ; 19.100 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 18.293 ; 18.240 ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 15.887 ; 15.731 ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 15.296 ; 15.181 ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 15.314 ; 15.136 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 17.214 ; 17.141 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 16.344 ; 16.324 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 16.480 ; 16.332 ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 18.293 ; 18.240 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 17.085 ; 16.991 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 18.523 ; 18.588 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 14.774 ; 14.663 ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 12.794 ; 12.651 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 12.061 ; 12.223 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 10.642 ; 10.751 ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 9.318  ; 9.398  ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 11.895 ; 11.737 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 14.774 ; 14.663 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 13.661 ; 13.634 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 11.801 ; 11.834 ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 11.801 ; 11.834 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 9.776  ; 9.740  ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 10.678 ; 10.667 ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 10.507 ; 10.557 ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 9.048  ; 9.024  ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 11.583 ; 11.685 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 9.845  ; 9.983  ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 10.035 ; 10.042 ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 8.411  ; 8.397  ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 9.397  ; 9.263  ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 8.483  ; 8.493  ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 8.933  ; 8.876  ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 8.660  ; 8.635  ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 8.790  ; 8.775  ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 10.035 ; 10.042 ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 10.269 ; 10.297 ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 10.023 ; 10.113 ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 9.608  ; 9.705  ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 10.269 ; 10.297 ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 8.671  ; 8.656  ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 9.295  ; 9.201  ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 9.556  ; 9.430  ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 9.096  ; 8.990  ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 8.726  ; 8.680  ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 8.726  ; 8.680  ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 8.444  ; 8.431  ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 8.180  ; 8.154  ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 8.203  ; 8.187  ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 7.541  ; 7.528  ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 7.551  ; 7.532  ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 8.220  ; 8.174  ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 9.349  ; 9.486  ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 8.152  ; 8.096  ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 9.349  ; 9.486  ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 8.496  ; 8.393  ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 8.193  ; 8.164  ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 8.392  ; 8.335  ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 7.582  ; 7.571  ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 8.403  ; 8.364  ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 9.986  ; 10.106 ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 8.099  ; 8.104  ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 8.649  ; 8.662  ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 8.851  ; 8.858  ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 8.311  ; 8.232  ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 8.502  ; 8.506  ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 9.986  ; 10.106 ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 8.123  ; 8.081  ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 8.778  ; 8.781  ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 8.278  ; 8.290  ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 8.235  ; 8.269  ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 8.376  ; 8.390  ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 8.778  ; 8.781  ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 8.383  ; 8.335  ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 8.558  ; 8.568  ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 8.629  ; 8.643  ; Rise       ; GClock          ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; BranchOut           ; CLOCK2_50  ; 5.799 ; 6.145 ; Rise       ; CLOCK2_50       ;
; InstructionOut[*]   ; CLOCK2_50  ; 4.056 ; 4.132 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[0]  ; CLOCK2_50  ; 4.333 ; 4.462 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[1]  ; CLOCK2_50  ; 4.259 ; 4.378 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[2]  ; CLOCK2_50  ; 4.232 ; 4.347 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[3]  ; CLOCK2_50  ; 4.275 ; 4.395 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[4]  ; CLOCK2_50  ; 4.520 ; 4.661 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[5]  ; CLOCK2_50  ; 4.461 ; 4.628 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[6]  ; CLOCK2_50  ; 4.383 ; 4.534 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[7]  ; CLOCK2_50  ; 4.477 ; 4.637 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[8]  ; CLOCK2_50  ; 4.314 ; 4.438 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[9]  ; CLOCK2_50  ; 4.656 ; 4.848 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[10] ; CLOCK2_50  ; 4.568 ; 4.735 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[11] ; CLOCK2_50  ; 4.273 ; 4.410 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[12] ; CLOCK2_50  ; 4.687 ; 4.867 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[13] ; CLOCK2_50  ; 4.134 ; 4.245 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[14] ; CLOCK2_50  ; 4.415 ; 4.533 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[15] ; CLOCK2_50  ; 4.662 ; 4.837 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[16] ; CLOCK2_50  ; 4.482 ; 4.617 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[17] ; CLOCK2_50  ; 4.167 ; 4.264 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[18] ; CLOCK2_50  ; 4.443 ; 4.586 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[19] ; CLOCK2_50  ; 4.378 ; 4.521 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[20] ; CLOCK2_50  ; 4.102 ; 4.199 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[21] ; CLOCK2_50  ; 4.249 ; 4.351 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[22] ; CLOCK2_50  ; 4.270 ; 4.375 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[23] ; CLOCK2_50  ; 4.575 ; 4.749 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[24] ; CLOCK2_50  ; 4.321 ; 4.462 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[25] ; CLOCK2_50  ; 4.126 ; 4.235 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[26] ; CLOCK2_50  ; 4.452 ; 4.625 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[27] ; CLOCK2_50  ; 4.298 ; 4.432 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[28] ; CLOCK2_50  ; 4.167 ; 4.259 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[29] ; CLOCK2_50  ; 4.148 ; 4.227 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[30] ; CLOCK2_50  ; 4.330 ; 4.450 ; Rise       ; CLOCK2_50       ;
;  InstructionOut[31] ; CLOCK2_50  ; 4.056 ; 4.132 ; Rise       ; CLOCK2_50       ;
; MemWriteOut         ; CLOCK2_50  ; 5.310 ; 5.601 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; CLOCK2_50  ; 5.046 ; 5.237 ; Rise       ; CLOCK2_50       ;
;  MuxOut[0]          ; CLOCK2_50  ; 5.134 ; 5.329 ; Rise       ; CLOCK2_50       ;
;  MuxOut[1]          ; CLOCK2_50  ; 5.461 ; 5.584 ; Rise       ; CLOCK2_50       ;
;  MuxOut[2]          ; CLOCK2_50  ; 5.462 ; 5.668 ; Rise       ; CLOCK2_50       ;
;  MuxOut[3]          ; CLOCK2_50  ; 6.418 ; 6.503 ; Rise       ; CLOCK2_50       ;
;  MuxOut[4]          ; CLOCK2_50  ; 5.232 ; 5.290 ; Rise       ; CLOCK2_50       ;
;  MuxOut[5]          ; CLOCK2_50  ; 5.134 ; 5.310 ; Rise       ; CLOCK2_50       ;
;  MuxOut[6]          ; CLOCK2_50  ; 5.920 ; 6.250 ; Rise       ; CLOCK2_50       ;
;  MuxOut[7]          ; CLOCK2_50  ; 5.046 ; 5.237 ; Rise       ; CLOCK2_50       ;
; RegWriteOut         ; CLOCK2_50  ; 6.883 ; 7.313 ; Rise       ; CLOCK2_50       ;
; ZeroOut             ; CLOCK2_50  ; 6.519 ; 6.816 ; Rise       ; CLOCK2_50       ;
; MuxOut[*]           ; GClock     ; 4.911 ; 5.077 ; Rise       ; GClock          ;
;  MuxOut[0]          ; GClock     ; 4.911 ; 5.077 ; Rise       ; GClock          ;
;  MuxOut[1]          ; GClock     ; 5.099 ; 5.291 ; Rise       ; GClock          ;
;  MuxOut[2]          ; GClock     ; 5.285 ; 5.534 ; Rise       ; GClock          ;
;  MuxOut[3]          ; GClock     ; 6.541 ; 6.845 ; Rise       ; GClock          ;
;  MuxOut[4]          ; GClock     ; 5.324 ; 5.523 ; Rise       ; GClock          ;
;  MuxOut[5]          ; GClock     ; 5.026 ; 5.166 ; Rise       ; GClock          ;
;  MuxOut[6]          ; GClock     ; 5.646 ; 5.878 ; Rise       ; GClock          ;
;  MuxOut[7]          ; GClock     ; 5.612 ; 5.773 ; Rise       ; GClock          ;
; ZeroOut             ; GClock     ; 6.454 ; 6.584 ; Rise       ; GClock          ;
; o_display1[*]       ; GClock     ; 4.685 ; 4.906 ; Rise       ; GClock          ;
;  o_display1[0]      ; GClock     ; 6.337 ; 6.724 ; Rise       ; GClock          ;
;  o_display1[1]      ; GClock     ; 6.260 ; 6.609 ; Rise       ; GClock          ;
;  o_display1[2]      ; GClock     ; 5.318 ; 5.625 ; Rise       ; GClock          ;
;  o_display1[3]      ; GClock     ; 4.685 ; 4.906 ; Rise       ; GClock          ;
;  o_display1[4]      ; GClock     ; 5.877 ; 6.192 ; Rise       ; GClock          ;
;  o_display1[5]      ; GClock     ; 7.520 ; 7.961 ; Rise       ; GClock          ;
;  o_display1[6]      ; GClock     ; 6.786 ; 7.236 ; Rise       ; GClock          ;
; o_display2[*]       ; GClock     ; 4.533 ; 4.717 ; Rise       ; GClock          ;
;  o_display2[0]      ; GClock     ; 5.863 ; 6.226 ; Rise       ; GClock          ;
;  o_display2[1]      ; GClock     ; 4.897 ; 5.130 ; Rise       ; GClock          ;
;  o_display2[2]      ; GClock     ; 5.313 ; 5.609 ; Rise       ; GClock          ;
;  o_display2[3]      ; GClock     ; 5.263 ; 5.570 ; Rise       ; GClock          ;
;  o_display2[4]      ; GClock     ; 4.533 ; 4.717 ; Rise       ; GClock          ;
;  o_display2[5]      ; GClock     ; 6.022 ; 6.332 ; Rise       ; GClock          ;
;  o_display2[6]      ; GClock     ; 5.205 ; 5.416 ; Rise       ; GClock          ;
; o_display3[*]       ; GClock     ; 4.243 ; 4.389 ; Rise       ; GClock          ;
;  o_display3[0]      ; GClock     ; 4.243 ; 4.389 ; Rise       ; GClock          ;
;  o_display3[1]      ; GClock     ; 4.665 ; 4.841 ; Rise       ; GClock          ;
;  o_display3[2]      ; GClock     ; 4.274 ; 4.424 ; Rise       ; GClock          ;
;  o_display3[3]      ; GClock     ; 4.475 ; 4.645 ; Rise       ; GClock          ;
;  o_display3[4]      ; GClock     ; 4.349 ; 4.502 ; Rise       ; GClock          ;
;  o_display3[5]      ; GClock     ; 4.406 ; 4.576 ; Rise       ; GClock          ;
;  o_display3[6]      ; GClock     ; 5.014 ; 5.274 ; Rise       ; GClock          ;
; o_display4[*]       ; GClock     ; 4.321 ; 4.466 ; Rise       ; GClock          ;
;  o_display4[0]      ; GClock     ; 5.018 ; 5.307 ; Rise       ; GClock          ;
;  o_display4[1]      ; GClock     ; 4.813 ; 5.067 ; Rise       ; GClock          ;
;  o_display4[2]      ; GClock     ; 5.371 ; 5.574 ; Rise       ; GClock          ;
;  o_display4[3]      ; GClock     ; 4.321 ; 4.466 ; Rise       ; GClock          ;
;  o_display4[4]      ; GClock     ; 4.650 ; 4.809 ; Rise       ; GClock          ;
;  o_display4[5]      ; GClock     ; 4.752 ; 4.930 ; Rise       ; GClock          ;
;  o_display4[6]      ; GClock     ; 4.512 ; 4.654 ; Rise       ; GClock          ;
; o_display5[*]       ; GClock     ; 3.818 ; 3.888 ; Rise       ; GClock          ;
;  o_display5[0]      ; GClock     ; 4.364 ; 4.514 ; Rise       ; GClock          ;
;  o_display5[1]      ; GClock     ; 4.236 ; 4.374 ; Rise       ; GClock          ;
;  o_display5[2]      ; GClock     ; 4.152 ; 4.259 ; Rise       ; GClock          ;
;  o_display5[3]      ; GClock     ; 4.166 ; 4.276 ; Rise       ; GClock          ;
;  o_display5[4]      ; GClock     ; 3.818 ; 3.889 ; Rise       ; GClock          ;
;  o_display5[5]      ; GClock     ; 3.818 ; 3.888 ; Rise       ; GClock          ;
;  o_display5[6]      ; GClock     ; 4.136 ; 4.244 ; Rise       ; GClock          ;
; o_display6[*]       ; GClock     ; 3.843 ; 3.920 ; Rise       ; GClock          ;
;  o_display6[0]      ; GClock     ; 4.111 ; 4.215 ; Rise       ; GClock          ;
;  o_display6[1]      ; GClock     ; 4.963 ; 5.137 ; Rise       ; GClock          ;
;  o_display6[2]      ; GClock     ; 4.238 ; 4.345 ; Rise       ; GClock          ;
;  o_display6[3]      ; GClock     ; 4.155 ; 4.262 ; Rise       ; GClock          ;
;  o_display6[4]      ; GClock     ; 4.241 ; 4.355 ; Rise       ; GClock          ;
;  o_display6[5]      ; GClock     ; 3.843 ; 3.920 ; Rise       ; GClock          ;
;  o_display6[6]      ; GClock     ; 4.244 ; 4.366 ; Rise       ; GClock          ;
; o_display7[*]       ; GClock     ; 4.068 ; 4.187 ; Rise       ; GClock          ;
;  o_display7[0]      ; GClock     ; 4.068 ; 4.187 ; Rise       ; GClock          ;
;  o_display7[1]      ; GClock     ; 4.360 ; 4.519 ; Rise       ; GClock          ;
;  o_display7[2]      ; GClock     ; 4.436 ; 4.615 ; Rise       ; GClock          ;
;  o_display7[3]      ; GClock     ; 4.146 ; 4.258 ; Rise       ; GClock          ;
;  o_display7[4]      ; GClock     ; 4.247 ; 4.395 ; Rise       ; GClock          ;
;  o_display7[5]      ; GClock     ; 5.280 ; 5.496 ; Rise       ; GClock          ;
;  o_display7[6]      ; GClock     ; 4.083 ; 4.190 ; Rise       ; GClock          ;
; o_display8[*]       ; GClock     ; 4.150 ; 4.284 ; Rise       ; GClock          ;
;  o_display8[0]      ; GClock     ; 4.180 ; 4.320 ; Rise       ; GClock          ;
;  o_display8[1]      ; GClock     ; 4.150 ; 4.284 ; Rise       ; GClock          ;
;  o_display8[2]      ; GClock     ; 4.256 ; 4.399 ; Rise       ; GClock          ;
;  o_display8[3]      ; GClock     ; 4.434 ; 4.587 ; Rise       ; GClock          ;
;  o_display8[4]      ; GClock     ; 4.222 ; 4.339 ; Rise       ; GClock          ;
;  o_display8[5]      ; GClock     ; 4.321 ; 4.464 ; Rise       ; GClock          ;
;  o_display8[6]      ; GClock     ; 4.351 ; 4.509 ; Rise       ; GClock          ;
+---------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]   ; 13.284 ; 13.128 ; 13.682 ; 13.526 ;
; ValueSelect[0] ; MuxOut[1]   ; 12.582 ; 12.476 ; 12.980 ; 12.865 ;
; ValueSelect[0] ; MuxOut[2]   ; 13.094 ; 12.940 ; 13.464 ; 13.321 ;
; ValueSelect[0] ; MuxOut[3]   ; 13.591 ; 13.502 ; 13.995 ; 13.920 ;
; ValueSelect[0] ; MuxOut[4]   ; 12.613 ; 12.559 ; 12.987 ; 12.970 ;
; ValueSelect[0] ; MuxOut[5]   ; 12.486 ; 12.378 ; 12.852 ; 12.814 ;
; ValueSelect[0] ; MuxOut[6]   ; 13.738 ; 13.681 ; 14.085 ; 14.039 ;
; ValueSelect[0] ; MuxOut[7]   ; 12.203 ; 12.634 ; 13.065 ; 12.504 ;
; ValueSelect[1] ; MuxOut[0]   ; 12.890 ; 12.734 ; 13.300 ; 13.144 ;
; ValueSelect[1] ; MuxOut[1]   ; 12.188 ; 12.082 ; 12.598 ; 12.483 ;
; ValueSelect[1] ; MuxOut[2]   ; 12.593 ; 12.439 ; 12.998 ; 12.855 ;
; ValueSelect[1] ; MuxOut[3]   ; 13.033 ; 13.001 ; 13.449 ; 13.454 ;
; ValueSelect[1] ; MuxOut[4]   ; 12.112 ; 12.058 ; 12.521 ; 12.504 ;
; ValueSelect[1] ; MuxOut[5]   ; 11.985 ; 11.877 ; 12.386 ; 12.348 ;
; ValueSelect[1] ; MuxOut[6]   ; 13.237 ; 13.180 ; 13.619 ; 13.573 ;
; ValueSelect[1] ; MuxOut[7]   ; 11.296 ; 12.133 ; 12.599 ; 11.607 ;
; ValueSelect[2] ; MuxOut[0]   ; 13.048 ; 12.892 ; 13.420 ; 13.264 ;
; ValueSelect[2] ; MuxOut[1]   ; 12.346 ; 12.240 ; 12.718 ; 12.603 ;
; ValueSelect[2] ; MuxOut[2]   ; 10.935 ; 10.408 ; 10.966 ; 11.175 ;
; ValueSelect[2] ; MuxOut[3]   ; 11.268 ; 11.203 ; 11.649 ; 11.612 ;
; ValueSelect[2] ; MuxOut[4]   ; 10.075 ; 9.984  ; 10.464 ; 10.425 ;
; ValueSelect[2] ; MuxOut[5]   ; 10.149 ; 9.893  ; 10.365 ; 10.467 ;
; ValueSelect[2] ; MuxOut[6]   ; 11.785 ; 11.580 ; 11.978 ; 12.126 ;
; ValueSelect[2] ; MuxOut[7]   ; 10.272 ; 10.273 ; 10.708 ; 10.557 ;
+----------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]   ; 5.603 ; 5.685 ; 6.368 ; 6.456 ;
; ValueSelect[0] ; MuxOut[1]   ; 5.845 ; 5.968 ; 6.579 ; 6.695 ;
; ValueSelect[0] ; MuxOut[2]   ; 5.904 ; 6.038 ; 6.645 ; 6.772 ;
; ValueSelect[0] ; MuxOut[3]   ; 6.879 ; 7.082 ; 7.620 ; 7.816 ;
; ValueSelect[0] ; MuxOut[4]   ; 5.253 ; 5.370 ; 5.904 ; 6.047 ;
; ValueSelect[0] ; MuxOut[5]   ; 5.464 ; 5.604 ; 6.116 ; 6.256 ;
; ValueSelect[0] ; MuxOut[6]   ; 6.028 ; 6.260 ; 6.709 ; 6.934 ;
; ValueSelect[0] ; MuxOut[7]   ; 5.953 ; 6.114 ; 6.689 ; 6.843 ;
; ValueSelect[1] ; MuxOut[0]   ; 5.331 ; 5.413 ; 6.041 ; 6.129 ;
; ValueSelect[1] ; MuxOut[1]   ; 5.548 ; 5.658 ; 6.169 ; 6.292 ;
; ValueSelect[1] ; MuxOut[2]   ; 5.516 ; 5.650 ; 6.161 ; 6.295 ;
; ValueSelect[1] ; MuxOut[3]   ; 6.342 ; 6.541 ; 6.988 ; 7.206 ;
; ValueSelect[1] ; MuxOut[4]   ; 5.824 ; 5.957 ; 6.491 ; 6.624 ;
; ValueSelect[1] ; MuxOut[5]   ; 5.394 ; 5.534 ; 6.083 ; 6.209 ;
; ValueSelect[1] ; MuxOut[6]   ; 5.785 ; 6.013 ; 6.427 ; 6.674 ;
; ValueSelect[1] ; MuxOut[7]   ; 5.415 ; 5.572 ; 6.056 ; 6.232 ;
; ValueSelect[2] ; MuxOut[0]   ; 4.956 ; 5.037 ; 5.605 ; 5.699 ;
; ValueSelect[2] ; MuxOut[1]   ; 5.148 ; 5.254 ; 5.782 ; 5.907 ;
; ValueSelect[2] ; MuxOut[2]   ; 5.398 ; 5.347 ; 5.898 ; 6.177 ;
; ValueSelect[2] ; MuxOut[3]   ; 5.837 ; 5.979 ; 6.450 ; 6.615 ;
; ValueSelect[2] ; MuxOut[4]   ; 5.054 ; 5.160 ; 5.697 ; 5.827 ;
; ValueSelect[2] ; MuxOut[5]   ; 5.040 ; 5.065 ; 5.620 ; 5.811 ;
; ValueSelect[2] ; MuxOut[6]   ; 5.802 ; 5.923 ; 6.387 ; 6.680 ;
; ValueSelect[2] ; MuxOut[7]   ; 5.116 ; 5.242 ; 5.796 ; 5.882 ;
+----------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MuxOut[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BranchOut          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ZeroOut            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemWriteOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RegWriteOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ValueSelect[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; swapButton              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK2_50  ; 40       ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; CLOCK_50   ; 3075     ; 0        ; 0        ; 0        ;
; GClock     ; CLOCK_50   ; 2110     ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; GClock     ; 88900    ; 0        ; 0        ; 0        ;
; GClock     ; GClock     ; 58123    ; 0        ; 0        ; 0        ;
; swapButton ; GClock     ; 56       ; 0        ; 0        ; 0        ;
; swapButton ; swapButton ; 1        ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK2_50  ; 40       ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; CLOCK_50   ; 3075     ; 0        ; 0        ; 0        ;
; GClock     ; CLOCK_50   ; 2110     ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; GClock     ; 88900    ; 0        ; 0        ; 0        ;
; GClock     ; GClock     ; 58123    ; 0        ; 0        ; 0        ;
; swapButton ; GClock     ; 56       ; 0        ; 0        ; 0        ;
; swapButton ; swapButton ; 1        ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 136   ; 136  ;
; Unconstrained Output Ports      ; 100   ; 100  ;
; Unconstrained Output Port Paths ; 711   ; 711  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Mar 15 16:11:10 2024
Info: Command: quartus_sta SingleCycleProcessor -c SingleCycleProcessor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name GClock GClock
    Info (332105): create_clock -period 1.000 -name swapButton swapButton
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.658
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.658      -778.266 GClock 
    Info (332119):    -7.733       -15.716 CLOCK_50 
    Info (332119):    -2.319       -92.752 CLOCK2_50 
    Info (332119):     0.210         0.000 swapButton 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.388         0.000 GClock 
    Info (332119):     0.445         0.000 swapButton 
    Info (332119):     0.772         0.000 CLOCK_50 
    Info (332119):     2.666         0.000 CLOCK2_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -164.910 GClock 
    Info (332119):    -3.000      -110.720 CLOCK2_50 
    Info (332119):    -3.000       -13.772 CLOCK_50 
    Info (332119):    -3.000        -4.285 swapButton 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.752
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.752      -703.541 GClock 
    Info (332119):    -7.001       -14.161 CLOCK_50 
    Info (332119):    -2.007       -80.280 CLOCK2_50 
    Info (332119):     0.297         0.000 swapButton 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.340         0.000 GClock 
    Info (332119):     0.398         0.000 swapButton 
    Info (332119):     0.731         0.000 CLOCK_50 
    Info (332119):     2.412         0.000 CLOCK2_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -164.910 GClock 
    Info (332119):    -3.000      -108.960 CLOCK2_50 
    Info (332119):    -3.000       -13.596 CLOCK_50 
    Info (332119):    -3.000        -4.285 swapButton 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.282      -328.836 GClock 
    Info (332119):    -3.377        -6.468 CLOCK_50 
    Info (332119):    -0.388       -15.520 CLOCK2_50 
    Info (332119):     0.626         0.000 swapButton 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.175         0.000 GClock 
    Info (332119):     0.208         0.000 swapButton 
    Info (332119):     0.339         0.000 CLOCK_50 
    Info (332119):     0.986         0.000 CLOCK2_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -137.943 GClock 
    Info (332119):    -3.000       -47.720 CLOCK2_50 
    Info (332119):    -3.000        -7.486 CLOCK_50 
    Info (332119):    -3.000        -4.270 swapButton 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Fri Mar 15 16:11:13 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


