{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679158373510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679158373510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 23:52:52 2023 " "Processing started: Sat Mar 18 23:52:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679158373510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679158373510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_5bit_up_down -c BCD_5bit_up_down " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_5bit_up_down -c BCD_5bit_up_down" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679158373510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679158373827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_5bit_up_down.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_5bit_up_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_5bit_up_down " "Found entity 1: BCD_5bit_up_down" {  } { { "BCD_5bit_up_down.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679158373849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679158373849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679158373849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679158373849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679158373850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679158373850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR " "Found entity 1: SELECTOR" {  } { { "SELECTOR.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/SELECTOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679158373851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679158373851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679158373865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_5bit_up_down BCD_5bit_up_down:inst " "Elaborating entity \"BCD_5bit_up_down\" for hierarchy \"BCD_5bit_up_down:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/TOP.bdf" { { 168 608 768 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679158373870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTOR BCD_5bit_up_down:inst\|SELECTOR:inst36 " "Elaborating entity \"SELECTOR\" for hierarchy \"BCD_5bit_up_down:inst\|SELECTOR:inst36\"" {  } { { "BCD_5bit_up_down.bdf" "inst36" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { { -144 112 248 16 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679158373871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 BCD_5bit_up_down:inst\|SELECTOR:inst36\|mux21:inst2 " "Elaborating entity \"mux21\" for hierarchy \"BCD_5bit_up_down:inst\|SELECTOR:inst36\|mux21:inst2\"" {  } { { "SELECTOR.bdf" "inst2" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/SELECTOR.bdf" { { 96 1000 1128 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679158373872 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_5bit_up_down:inst\|inst4 BCD_5bit_up_down:inst\|inst4~_emulated BCD_5bit_up_down:inst\|inst4~1 " "Register \"BCD_5bit_up_down:inst\|inst4\" is converted into an equivalent circuit using register \"BCD_5bit_up_down:inst\|inst4~_emulated\" and latch \"BCD_5bit_up_down:inst\|inst4~1\"" {  } { { "BCD_5bit_up_down.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { { 184 360 424 264 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1679158374037 "|TOP|BCD_5bit_up_down:inst|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_5bit_up_down:inst\|inst3 BCD_5bit_up_down:inst\|inst3~_emulated BCD_5bit_up_down:inst\|inst4~1 " "Register \"BCD_5bit_up_down:inst\|inst3\" is converted into an equivalent circuit using register \"BCD_5bit_up_down:inst\|inst3~_emulated\" and latch \"BCD_5bit_up_down:inst\|inst4~1\"" {  } { { "BCD_5bit_up_down.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { { 184 648 712 264 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1679158374037 "|TOP|BCD_5bit_up_down:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_5bit_up_down:inst\|inst2 BCD_5bit_up_down:inst\|inst2~_emulated BCD_5bit_up_down:inst\|inst4~1 " "Register \"BCD_5bit_up_down:inst\|inst2\" is converted into an equivalent circuit using register \"BCD_5bit_up_down:inst\|inst2~_emulated\" and latch \"BCD_5bit_up_down:inst\|inst4~1\"" {  } { { "BCD_5bit_up_down.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { { 184 944 1008 264 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1679158374037 "|TOP|BCD_5bit_up_down:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_5bit_up_down:inst\|inst1 BCD_5bit_up_down:inst\|inst1~_emulated BCD_5bit_up_down:inst\|inst4~1 " "Register \"BCD_5bit_up_down:inst\|inst1\" is converted into an equivalent circuit using register \"BCD_5bit_up_down:inst\|inst1~_emulated\" and latch \"BCD_5bit_up_down:inst\|inst4~1\"" {  } { { "BCD_5bit_up_down.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { { 184 1216 1280 264 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1679158374037 "|TOP|BCD_5bit_up_down:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD_5bit_up_down:inst\|inst BCD_5bit_up_down:inst\|inst~_emulated BCD_5bit_up_down:inst\|inst4~1 " "Register \"BCD_5bit_up_down:inst\|inst\" is converted into an equivalent circuit using register \"BCD_5bit_up_down:inst\|inst~_emulated\" and latch \"BCD_5bit_up_down:inst\|inst4~1\"" {  } { { "BCD_5bit_up_down.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/BCD_5bit_up_down/BCD_5bit_up_down.bdf" { { 184 1504 1568 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1679158374037 "|TOP|BCD_5bit_up_down:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1679158374037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679158374136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679158374136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679158374150 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679158374150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679158374150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679158374150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679158374160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 23:52:54 2023 " "Processing ended: Sat Mar 18 23:52:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679158374160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679158374160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679158374160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679158374160 ""}
