// Seed: 3627343664
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  assign id_1 = 1;
  logic id_5;
  logic id_6;
  assign id_5 = 1;
endmodule
module module_1;
  assign id_1 = id_2;
  logic id_5;
  initial id_1 = 1;
endmodule
