
**** 01/31/16 22:16:36 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "GATES_thrall-ANDinput"  [ c:\users\m\desktop\csci labs\lab1\lab1_thrall-pspicefiles\gates_thrall\andinput.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "ANDinput.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.STMLIB "../../../input.stl" 
* From [PSPICE NETLIST] section of C:\Users\m\AppData\Roaming\SPB_16.6\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 10ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\GATES_thrall.net" 



**** INCLUDING GATES_thrall.net ****
* source LAB1_THRALL
.EXTERNAL OUTPUT ANDoutput
.EXTERNAL OUTPUT ORoutput
.EXTERNAL OUTPUT NORoutput
.EXTERNAL OUTPUT NANDoutput
.EXTERNAL OUTPUT ANDinverted
.EXTERNAL OUTPUT ORinverted
X_U1A         N00122 N00126 ANDOUTPUT $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_x         STIM(1,0) $G_DPWR $G_DGND N00122 IO_STM STIMULUS=x
U_y         STIM(1,0) $G_DPWR $G_DGND N00126 IO_STM STIMULUS=y
X_U2A         N00122 N00126 OROUTPUT $G_DPWR $G_DGND 7432 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3A         N00122 N00126 NOROUTPUT $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         N00122 N00126 NANDOUTPUT $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U5A         N02051 N02063 N01964 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6A         N02051 N02063 N01968 $G_DPWR $G_DGND 7432 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         N01964 ANDINVERTED $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7B         N01968 ORINVERTED $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_x1         STIM(1,0) $G_DPWR $G_DGND N02051 IO_STM STIMULUS=x
U_y1         STIM(1,0) $G_DPWR $G_DGND N02063 IO_STM STIMULUS=y

**** RESUMING ANDinput.cir ****
.END

* C:\Users\thrallm\Desktop\CSCI Labs\Lab1\input.stl written on Thu Jan 28 14:37:09 2016
* by Stimulus Editor -- Lite Version 16.6.0
;!Stimulus Get
;! x Digital y Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 8ms
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS Carry STIM (1, 1) ;! CLOCK 1 0.5 0 0
+   +0s 0
+   +500ms 1
+   Repeat Forever
+      +500ms 0
+      +500ms 1
+   EndRepeat
.STIMULUS y STIM (1, 1) ;! CLOCK 500 0.5 0 0
+   +0s 0
+   +1ms 1
+   Repeat Forever
+      +1ms 0
+      +1ms 1
+   EndRepeat
.STIMULUS x STIM (1, 1) ;! CLOCK 1k 0.5 0 0
+   +0s 0
+   +500us 1
+   Repeat Forever
+      +500us 0
+      +500us 1
+   EndRepeat

**** 01/31/16 22:16:36 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "GATES_thrall-ANDinput"  [ c:\users\m\desktop\csci labs\lab1\lab1_thrall-pspicefiles\gates_thrall\andinput.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_08            D_32            D_02            D_00            
      TPLHMN    7.000000E-09    4.000000E-09    4.800000E-09    4.400000E-09 
      TPLHTY   17.500000E-09   10.000000E-09   12.000000E-09   11.000000E-09 
      TPLHMX   27.000000E-09   15.000000E-09   22.000000E-09   22.000000E-09 
      TPHLMN    4.800000E-09    5.600000E-09    3.200000E-09    2.800000E-09 
      TPHLTY   12.000000E-09   14.000000E-09    8.000000E-09    7.000000E-09 
      TPHLMX   19.000000E-09   22.000000E-09   15.000000E-09   15.000000E-09 


               D_04            
      TPLHMN    4.800000E-09 
      TPLHTY   12.000000E-09 
      TPLHMX   22.000000E-09 
      TPHLMN    3.200000E-09 
      TPHLTY    8.000000E-09 
      TPHLMX   15.000000E-09 


**** 01/31/16 22:16:36 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "GATES_thrall-ANDinput"  [ c:\users\m\desktop\csci labs\lab1\lab1_thrall-pspicefiles\gates_thrall\andinput.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 01/31/16 22:16:36 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "GATES_thrall-ANDinput"  [ c:\users\m\desktop\csci labs\lab1\lab1_thrall-pspicefiles\gates_thrall\andinput.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .02
