================================================================================ 
Commit: 23bfc58b67ba99d38e05bcb1c5fb20a5f7b97932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 12:03:13 2022 -0700 
-------------------------------------------------------------------------------- 
Removed files and added build for MTL files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Vpu/VpuRegs.h
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
README.md

================================================================================ 
Commit: 7ab5028a3a67fef8c5e8ed85d87a5252db089b63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:07:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2344_00

Hsd-es-id: N/A
Original commit date: Thu Aug 18 06:11:58 2022 -0700
Original commit hash: 91b883bc2496dc9ffdba964fa99ad505d9b293b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6c11cc856af55e53d46e8d3fb90a94150f2efbe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:58 2022 -0700 
-------------------------------------------------------------------------------- 
GMD ID values for MTL-M GCD only based on the PCI device ID

[Feature Description]
Read GT DID for MTL M A0.

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017804269
Original commit date: Thu Aug 18 17:14:07 2022 +0530
Change-Id: Id6363fa6f2b3345006f4ee84d99a1649c33867a3
Original commit hash: c15bf3a550b77710c11ecc9a9eb6a0a11a53885c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c

================================================================================ 
Commit: 1e485a1df96497e67033128aa1e02fede052dcce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:48 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] BIOS shall re-enable S0i2.1 and S0i2.2 by default

[Feature Description]
Enabling the S0i2.1/2 as POR

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017792570
Original commit date: Thu Aug 18 15:59:07 2022 +0530
Change-Id: Ia10354004c6c7cb4df0534616509f0c07e42be87
Original commit hash: b1491dfb4cccc978ba68688121be68a1e816c47f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2728869e7ce897e18b71a0c4a41a4708898b64fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:45 2022 -0700 
-------------------------------------------------------------------------------- 
Set IoStandby state to Masked for GPIO which is set
to BKLTCTL functionality.

[Issue Description]
Set IoStandby state is currently set to Latch Last Value
for GPIO which is set to BKLTCTL functionality.

[Resolution]
IoStandby state set to Masked for BKLTCTL functionality.

Package/Module:
GPIOV2

[Impacted Platform]
MTL

Hsd-es-id: 18023538021
Original commit date: Wed Aug 17 10:52:35 2022 +0200
Change-Id: Icbc71cba0b65702332e5dae8047a25f65fe3fefe
Original commit hash: c8e7039ee348f7a5062173acaa2e90d3182860f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 7c551934368eb37bfe4068d05d57740453fe5439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:36 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL_M]Board Support for MTL_M Config3 RVP

[Feature Description]
contains MTL_M Config3 Gpio Mapping changes

Package/Module: BoardPkg

[Impacted Platform]
MeteorLake-M

Hsd-es-id: 16017697601
Original commit date: Wed Aug 10 17:06:48 2022 +0530
Change-Id: I93c8b29a4561bc4f46392d09b29818b0d42d8eec
Original commit hash: 1bcf223bcb12b3dcb25b6fc3840442978975e242

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b6a4c0090458a911bdad0c6c2a9039432ada4cb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:33 2022 -0700 
-------------------------------------------------------------------------------- 
Expanding ME_HANDLE to allow P2SB access and enable other functions

[Feature Description]
ME requires P2SB support within its handle.
I1S compliance needs to be followed.

[Impacted Platform]
ALL

Package/Module: ClientOneSiliconPkg/IpBlock/Me

Hsd-es-id: 14016454177
Original commit date: Mon Apr 18 11:09:43 2022 -0700
Change-Id: I33c49d45d21ff232b0e61b2cb263c498e947c9fd
Original commit hash: 72e39813cf47331c8d3f5b1903461249b80ca8f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchMeLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/DxeMeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitCommonLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeHandle.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: cadcdea69fe9002eeaef91daca0e1d3442e6d7d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:30 2022 -0700 
-------------------------------------------------------------------------------- 
Removal of CstateLatencyControl(0/1/2/3/4/5)TimeUnit

[Feature Description]
Remove all definition and implementation of
CstateLatencyControl(0/1/2/3/4/5)TimeUnit

Package/Module: ClientOneSiliconPkg/, 
MeteorLakeFspPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
Default ALL

Hsd-es-id: 16015170809, 14017233061
Original commit date: Fri Aug 5 17:44:20 2022 +0530
Change-Id: I8130637c3e0c1d36015174ff869d8300fe0fbc6d
Original commit hash: 61e9023c907d7d3e0c6a4550285b3703c04291c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 5e03d7c1c30c16bd6f3e2bc6586e19b5483662e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:27 2022 -0700 
-------------------------------------------------------------------------------- 
MTLP Request to add new HWID for ICCWDT devIce for MTL platform

[Feature Description]
Adding new HWID for ICCWDT device for MTL platform

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16015534594
Original commit date: Wed Aug 17 17:24:16 2022 +0530
Change-Id: I8b04fdbc1eed72692350548033cd86214e311ab9
Original commit hash: 1258f00e781cd99e7c0f5729993a105634752a9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL

================================================================================ 
Commit: dad2723e51549323feccb274d3e2939358d5c6d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:22 2022 -0700 
-------------------------------------------------------------------------------- 
Added MTL-PS ConfigPatch

[Feature Description]
Added MTL-PS ConfigPatch for CRB, RVP and PPV.

Package/Module: BIOS option menu

[Impacted Platform]
MTL-PS

Hsd-es-id: 1509151828
Original commit date: Tue Aug 16 18:39:14 2022 +0800
Change-Id: I2937d242a94373d82c391c3937c2ccef94efd641
Original commit hash: eff4b41060fea548143850667f05d3e10db88e36

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsPpvBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePsRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: e4fb82fba3acb5a03e191dc2c13ab8c5649c55b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2343_01

Hsd-es-id: N/A
Original commit date: Wed Aug 17 21:33:55 2022 -0700
Original commit hash: d90ca68570a48e8659cef728c75e7f813c69729c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 480d304479d10a6970310ed67dfeb24f2de3c8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:16 2022 -0700 
-------------------------------------------------------------------------------- 
Unused Integrated TCCS SOC ports convert Type-A connector policy
that platform setting can't apply to silicon setting.

[Issue Description]
The platform code used PcdCpuUsb30CovTypeAPort# but didn't sync to
silicon policy MappingPchXhciUsbA and EnableTcssCovTypeA.

[Resolution]
The platform code should update MappingPchXhciUsbA and
EnableTcssCovTypeA according the board configure.

The Platform code should use PcdUsbCPort#Properties policy
check platform configure request the lane covert to Type-A port.
If the Port Type is apply Type-A Port then update the silicon policy
MappingPchXhciUsbA and EnableTcssCovTypeA.

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011761432
Original commit date: Thu Aug 11 04:27:26 2022 -0700
Change-Id: Ia6485a8c8955ef418d775c560697f3e632a30b39
Original commit hash: 33a2eafadb975ae93b4420d82a8d5535dd687cd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 48a84de5cdd47c5db438e0fe941fc6a44a601d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:14 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2343_00) and reset Minor Version to 0

Wed Aug 17 20:24:45 2022 -0700
Original commit date: Wed Aug 17 20:24:45 2022 -0700
Original commit hash: 7dbea1b555d82c2ad14e61c8c64a1b3e64b7a2ee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 8b01c989152229a7b8cb65587d5edf3e58d28b87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:06:11 2022 -0700 
-------------------------------------------------------------------------------- 
[PCH] Retire obsolete Thermal UPD

[Feature Description]
1. Retire PchTestTscLock and PchTestPhlcLock UPD
2. Code clean up.

Package/Module: C1S/PCH Thermal

[Impacted Platform]
ALL

Hsd-es-id: 15011699318, 15011699319
Original commit date: Wed Aug 17 16:12:35 2022 +0800
Change-Id: Ia13efcb32b0247843c7936bd2f1cd81d6d311b9e
Original commit hash: d6ca94903092e3106b9c280cc95d80189ef864c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c

================================================================================ 
Commit: 2cf2eee675fbfd5679c6f89123ca53fe332f1be5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:56 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe slots gets disabled during boot

[Issue Description]
PCH PCIe slots gets disabled during boot

[Resolution]
Add PcieRootPortEn knob for RP 12 to 23.

Package/Module: Setup

[Impacted Platform]
MTL-S

Hsd-es-id: 16017041312
Original commit date: Fri Aug 12 12:13:54 2022 -0700
Change-Id: Ia9d461b9ecf5a4624ad9b65a983867866a646f92
Original commit hash: 98745d900c087a534ec99d647aff8495a352d2c6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 9e71a92ee081d4a7279787d6849dba9a429eefe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:49 2022 -0700 
-------------------------------------------------------------------------------- 
Fix TXT SSDT ACPI table

[Issue Description]:
SSDT ACPI table is not being installed into BIOS.

[Resolution]:
Add code for installing SSDT ACPI table in TxtDxe

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017457901
Original commit date: Fri Aug 12 15:57:54 2022 -0700
Change-Id: I5cc809cb82e5e61cdd9de07c79134b20b404fb0f
Original commit hash: 28f852a6ef662a9edc78dcc21c6dc3aa727743a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.inf
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.h
ClientOneSiliconPkg/IpBlock/Txt/Include/Library/TxtLib.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxe.dsc
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9d07b751e10569055ded85684e9974eabe26aa3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:46 2022 -0700 
-------------------------------------------------------------------------------- 
Skip LPC PM programming in HFPGA system.

[Feature Description]
Skip LPC PM programming to avoid hang after LPC PM is set.

Package/Module: SocInitLib

[Impacted Platform]
MTL-S

Hsd-es-id: 14017238598
Original commit date: Mon Aug 15 15:55:36 2022 -0700
Change-Id: I2628811a443321b84b99ba6f22484587b7f30fe3
Original commit hash: 51fd35c225e208617161a87e01f0da16ca20f83d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

================================================================================ 
Commit: 4a255ca7554791cc7793e976a5cf1f9f31d709bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:42 2022 -0700 
-------------------------------------------------------------------------------- 
Skip MtlSocIsEspiEnabled function in HFPGA environment.

[Feature Description]
Skip MtlSocIsEspiEnabled function in HFPGA environment.

Package/Module: MtlPchInitLib

[Impacted Platform]
MTL

Hsd-es-id: 22015559977
Original commit date: Mon Aug 15 21:24:36 2022 -0700
Change-Id: I8b9c0bcc1bc9a3b07a18ee6c06aa810e00bfbaa5
Original commit hash: 20e0d23cd2dfb619a4e3f8bc18f440148f5a1721

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: d0e6063cd65ed2f2f32cb45f196255ee8175653c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:37 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Add a PmcLib for MTL-S

[Feature Description]
MTL-S has implemented incompatible changes in the PMC device which
doesn't allow it to use normal implementation of the PmcLib. Because of
that a special instance of the PmcLib is introduced for MTL-S which will
decide whether a given feature/configuration needs to be done in SOC or
PCH PMC. This commit additionally introduces EarlyDevices PEIM which
installs PMC_DEVICE HOB which allows the new PmcLib to locate PwrmBase
of the MTL-S PCH PMC. In time this PEIM will install any other device
specific data which needs to be available before PCI enumeration.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 18019119294
Original commit date: Thu Jul 28 12:17:58 2022 +0200
Original commit hash: 36b8e7f64fa5e171ac4c48fd204df0a3c90ac24d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcDevice.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: e35141bb1923777f4fc971462020835e249b5080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:33 2022 -0700 
-------------------------------------------------------------------------------- 
Analyze and Fix issue associated with GPIO.

[Issue Description]
'CnviMfUart2ExternalPad' is used uninitialized in this function.

[Resolution]
Need to initialize CnviMfUart2ExternalPad before using.

Package/Module:
GPIO

[Impacted Platform]
Loganville

Hsd-es-id: 16017709150
Original commit date: Wed Aug 17 10:28:42 2022 +0530
Change-Id: If1092869c8011d4509fefcd84dfa252b942afc81
Original commit hash: d8764e5c6f2176c8bd92f3d212bfb95fb91b3549

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: cee970aeff1a2df71605b38cc40f8bc52086b459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:32 2022 -0700 
-------------------------------------------------------------------------------- 
Suppress GCC compiler warning for variable length mismatch

[Issue Description]
This was found when dealing with gcc compiler warnings. In
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
at line107
MePeiPreMemConfig->KtDeviceEnable = ME_DEVICE_AUTO;
ME_DEVICE_AUTO is defined as 2 (0b10) in
file: ClientOneSiliconPkg/IpBlock/Sps/Include/MeDefines.h
KtDeviceEnable is defined at:
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
as:
UINT32 KtDeviceEnable : 1;

[Resolution]
Made both varible of same size

Package/Module:
PeiMePolicyUpdate.c

[Impacted Platform]
Default ALL

Hsd-es-id: 14017186047
Original commit date: Tue Aug 2 14:23:25 2022 +0530
Change-Id: Ic13a1893c36a17c8633ba1fb6bd416cc4d07e6f4
Original commit hash: 5648ad260108c9ac273c1017ffb9e2b8a85381a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h

================================================================================ 
Commit: 9cecddab7c4bda586d7f76d1040f0058abf7cd58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:30 2022 -0700 
-------------------------------------------------------------------------------- 
Adding support for new WLAN discrete module (CNVd) - GalePeak (GaP)

[Feature Description]
Add support for GaP module and PLDR flow.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16015974497, 16016258344, 16017417019
Original commit date: Tue Aug 16 11:07:51 2022 +0530
Change-Id: I0aac1fe6afc72dce70950d6bb89445fd68b11235
Original commit hash: e672e1fae3edf8d11a4a5fc2435a406c7657bf52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: d00ceccd1496591f5f680715136b07b4fb2eb771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2343_00

Hsd-es-id: N/A
Original commit date: Wed Aug 17 00:42:48 2022 -0700
Original commit hash: 849531e68a8cc07a5153c9b67d633800e255e423

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 22b7546cf53de57cb48661b5be0460f043906119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:13 2022 -0700 
-------------------------------------------------------------------------------- 
Add the missed MTL IOE stepID check for WA

[Issue Description] or [Feature Description]
MTL IOE stepID check is missed for some WA

[Resolution]
Added the missed MTL IOE stepID check WA

Package/Module: MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16017748056, 16017748107
Original commit date: Wed Aug 17 11:47:15 2022 +0530
Change-Id: If5d62f4cbe97fd324f86b67d95947d02442836d1
Original commit hash: c1eb997b807914173738a83c9fd286a5cfa71c06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 7107bad6a2584486315b531bff82c14c3594c3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][KW]Usb4PlatformInfo is used uninitialized in this function.

[Issue Description]
Usb4PlatformInfo.CmModeOption' is used uninitialized in this function.

[Resolution]
Initialization Usb4PlatformInfo before query ITBT platform information.

Package/Module:
PlatfromPkg/Usb4Cm

[Impacted Platform]
MTL

Hsd-es-id: 22015617734
Original commit date: Tue Aug 16 19:20:29 2022 +0800
Change-Id: I50b9420f95358eac885fd99fda08bca3decae0aa
Original commit hash: ba603745ba09de081babe235c37d04246f1f747a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.c

================================================================================ 
Commit: a6c14386e342104d365c303e09239508e5e658e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:05 2022 -0700 
-------------------------------------------------------------------------------- 
[USB4][MTL] vPRO Enable/Disable notification function improvement.

[Feature Description]
BIOS reads ME bios payload hob before reading the boot type
(G3 boot or another type of boot). By design,
ME bios payload hob is never installed during S3 exit boot.
So, vpro gets disabled after S3 due to missing ME bios payload hob.
Bios should not try to read ME bios payload hob after S3 exit.

[Resolution]
ME bios payload hob is loaded only after G3 status is 1
That fixes the issue in case of boot from S3 exit,
since G3 status will always be 0.
Due to G3 status being 0,
vpro en/dis function is exited and vpro status remains unchanged.

Package/Module:
PeiMtlMultiBoardInitLib

[Impacted Platform]
MTL-ALL

Hsd-es-id: 15011749350
Original commit date: Fri Aug 12 00:49:26 2022 -0700
Change-Id: I86133265ff68df7d336b329511468e0e105b6fd9
Original commit hash: df8466f3b3c8ee087a30606f26daceb85e366ce8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5962cada143f1b70083a7b54ba095e95cbf2e78e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:05:02 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2342_01

Hsd-es-id: N/A
Original commit date: Tue Aug 16 21:32:57 2022 -0700
Original commit hash: c7822e17415b519295ce356a505e429e91ce214a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8550a6eb0fdf6e0f07ced14424c1494e19a83db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2342_00) and reset Minor Version to 0

Tue Aug 16 20:25:01 2022 -0700
Original commit date: Tue Aug 16 20:25:01 2022 -0700
Original commit hash: 55f412246d4730842c9d18f27b78293b9862b026

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: f11bec3855bb81be9118fee057594dce9187728d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:48 2022 -0700 
-------------------------------------------------------------------------------- 
Fixing some BIOS logs are not match between PEI32 and PEI64 BIOS

[Issue Description]
Some BIOS logs are not aligned between PEI32 and PEI64 BIOS.
1.MemoryS3Datahob base and size.
2.SKipIGfxprogramming.
3.HdaPciBase.
4.MicrocodeRegionBase and MicrocodeRegionSize.

[Resolution]
1.Fixed debug messages output format.
2.Initialzed data structures before use.

Package/Module:
FspPkg/Library
ClientOneSiliconPkg/Fru
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ALL

Hsd-es-id: 15011721031
Original commit date: Mon Aug 8 16:33:13 2022 +0800
Change-Id: I512af7340bf376d811e116b302132b4001ba3b99
Original commit hash: 6b5d371219fcef50c3cd3db90e0aef118344a43b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 4e770c2027b97d237712e103e88b35a22485ea4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:43 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.16.1

Original commit date: Tue Aug 16 16:49:07 2022 -0700
Change-Id: I87e326b1568278b2bd338350b78278663db0d04e
Original commit hash: 4d3a62919d553ae33cb70602129f6cc4a483b96d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3344fe391a93c8a74f263886a72daa6c7364402e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Resolve MRC Read Leveling Failure Caused By ECT
Change

[Issue Description]
MRC fails LP5 Read Leveling with no DQS toggles detected on some bytes.
This issue is not seen when a Jedec Reset is performed at the end of
LP5 Early Command Training (ECT).

[Resolution]
Added back the Jedec Reset at the end of LP5 ECT to ensure that the
command bus is in a known working state before moving on to other
training steps.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015647323
Original commit date: Tue Aug 16 15:23:38 2022 -0700
Change-Id: Iff3e6f703577bb41be1918ab15ce7711e0c3382f
Original commit hash: 0d25e1f2e7f4ef4160b04b2e792ec0d6d16b0675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 927f4f3221c4154465e1b41a093c80b0b956a5bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:20 2022 -0700 
-------------------------------------------------------------------------------- 
[ECC] GUID is duplicate - 2

[Issue Description]
[ECC] GUID is duplicate in
"PchSmiDispatcher.inf" and "SmiDispatcherIbl.inf"

[Resolution]
Creating a new GUID for the duplicate one in
one of the ".inf".

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011722151
Original commit date: Thu Aug 11 19:01:52 2022 +0530
Change-Id: Id4d09be7eacd3e8795575e9896470d270abde106
Original commit hash: 76453467813a91102fcb6293663c7c38d900395a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf

================================================================================ 
Commit: c6f0a4cad56a09155b0763c01291d97fee1bd286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2342_00

Hsd-es-id: N/A
Original commit date: Tue Aug 16 06:00:02 2022 -0700
Original commit hash: f7e3400b149b35e04f1abd1b270f0f91f8f6b478

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 14469c3d2c973c2927de3b127a2aad08fa86660d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:03 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] DMI DownstreamPort Decode Registers configuration

[Feature Description]
WHILE BOOTING, BIOS shall configure DMI DownstreamPort Decode registers
both in IOC and DMI.

[Resolution]
1. Bus number range of DMI port has been changed to 128-223
from 128-255, according to specification.
2. Program required DMI DP registers with the appropriate values.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
MTL-S

Hsd-es-id: 14017248492
Original commit date: Fri Aug 12 09:48:11 2022 +0200
Change-Id: Ib26f71203e24bfa04fd5220c77bad6faddba405a
Original commit hash: d53c5576be95a47f2bebefcdf3f2d1ac79bd3022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: bca7daaf36edccae020efdab5ccedeb716f29e1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:04:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add support for MTL SOC and IOE Die stepID definition

[Issue Description]
Some of MTL SoC and IOE stepID string was not added

[Resolution]
Added the missed MTL SoC and IOE stepID string.

Package/Module: MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16017710310
Original commit date: Tue Aug 16 17:01:56 2022 +0530
Change-Id: If86e7af26811f6b916357356e380b6cbc24a882f
Original commit hash: bbfdeacdf3440763806c478560a975b578e5863d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: 0a5c15ccca68fa85b6da3ebd627aa8affeed1567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:57 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS setting PCI Bus emulation mode (dc.pcibem) incorrectly.

[Issue Description]
Bios is incorrectly setting PCIBEM.

[Resolution]
Corrected PCIBEM programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 22015606003
Original commit date: Mon Aug 8 14:07:09 2022 -0700
Change-Id: Ib46d0a026ec8a60ecb5236b1c31e38a0959d99f4
Original commit hash: f086fc8b767a77a164fe31c4a676887cf89a6367

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7befb578f4cfc35fe3e320da7e856330cf2878fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:54 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] Enable Crashlog in BIOS

[Feature Description]
Enabling the Crashlog

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017703794
Original commit date: Tue Aug 16 14:34:08 2022 +0530
Change-Id: Ib49c1e2a95a9cdf8c50059b604f65afac0dcb7ae
Original commit hash: f229cd809efa0ed7fd451d201dec14455989267f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c786b6ea0b52e05ba00bde50761af21a9de81d23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] Enable Energy Reporting in BIOS by default

[Feature Description]
Enabling the "Energy Reporting"

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017701612
Original commit date: Tue Aug 16 13:16:00 2022 +0530
Change-Id: I6113d670abff952722cd886ed5c18cc04b5f2412
Original commit hash: aaf4dc77b71995e60a486cb2ffda9e80947cb0e8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1ad19ae35027b878e0536bbb3813aabe6d509093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][SOC] Temporarily disable S0i2.1/2.2 in BIOS setup by default

[Feature Description]
Disabling the S0i2.1/2

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017703647
Original commit date: Tue Aug 16 14:28:19 2022 +0530
Change-Id: I1d608d5cdbb21f9f9a9440402b955d0057e2c577
Original commit hash: d3b16a24410d7fe0919356912e69bfd007558453

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 7b2a77d339ee6815439324fb57e789a49e015b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:49 2022 -0700 
-------------------------------------------------------------------------------- 
Deadcode in MiscCommonSmbiosFunction function

[Issue Description]
Logically deadcode in MiscCommonSmbiosFunction function.
File:
ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

[Resolution]
1. Remove condition which causes dead code.
2. Check pointer if it is NULL before incrementing it.

Package/Module:
ClientSmbiosFeaturePkg/SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 16017528797
Original commit date: Fri Aug 12 09:53:01 2022 +0800
Change-Id: Ie473c4cc050bfeab8163dbe3e8b93f5a650a37b3
Original commit hash: 34a8bb4a88ca78239b329a9f723c5ceb04c5efba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 84945ed363164ecdb97d4b730ebd1b64ed9070b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:47 2022 -0700 
-------------------------------------------------------------------------------- 
Deadcode in MiscCommonSmbiosFunction function

[Issue Description]
Logically deadcode in MiscCommonSmbiosFunction function.
File:
ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

[Resolution]
Remove condition which causes dead code.

Package/Module:
ClientSmbiosFeaturePkg/SmbiosMiscDxe

[Impacted Platform]
ALL

Hsd-es-id: 16017588783
Original commit date: Thu Aug 11 21:15:10 2022 +0800
Change-Id: I59f837352912d477c3a2e10c9d7ecd4a0dd94850
Original commit hash: 385b54467d059996ad9808ae0d9e8fe8b7ab0054

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 05fde64a3f90b41b3cda0c0834c47ab3c63cd7bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:41 2022 -0700 
-------------------------------------------------------------------------------- 
Update MTL GPIOs

[Feature Description]
Update MTL GPIOs

Package/Module: GPIO

[Impacted Platform]
MTL

Hsd-es-id: 1509151828
Original commit date: Tue Aug 16 11:58:31 2022 +0800
Change-Id: I8ba7fc3f9d01ee94ab3c0b0e4f9dd644beb8ed18
Original commit hash: edf67992890f2160430d1051d3984669fcb82cc2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc

================================================================================ 
Commit: 1b24497f627a3809c4f024010fbf3a273e280713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:39 2022 -0700 
-------------------------------------------------------------------------------- 
Ec library to return gracefully in ECless setup

[Feature Description]
The EC library does not return when failed after performing
EcInterface. The follow on IoWrite in none EC platform will
cause platform to hang. Adding proper handling for such condition.

Package/Module:EC

[Impacted Platform]
MTL

Hsd-es-id: 1509151828
Original commit date: Tue Aug 16 13:39:53 2022 +0800
Change-Id: I2ff5ab38a38139a5ee7476f88ceedb728f9464a8
Original commit hash: 43de9643013e5fd35aad4ee84e070f56070f144a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c

================================================================================ 
Commit: 8fb96a1dc9dda639df37a0dcba344671312fe390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:32 2022 -0700 
-------------------------------------------------------------------------------- 
Clean up CPOC for _CPC object

[Issue Description]
CPOC could be removed

[Resolution]
Clean up CPOC for _CPC object
and optimize code to reduce if-else conditional checks

Package/Module: C1S/CpuPowerManagement

[Impacted Platform]
ALL

Hsd-es-id: 22015600007
Original commit date: Thu Aug 11 13:26:23 2022 +0800
Change-Id: I1cf38c6f9e6003b1a773bf545b229b112785bb87
Original commit hash: 27c49c840c780d9acd6c0c1b4ca2903fceec73a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 772209d8c8b8eb81c9866850f5d617410a44f2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:29 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2341_00

Hsd-es-id: N/A
Original commit date: Mon Aug 15 21:33:39 2022 -0700
Original commit hash: 2d6db8d44a8084845e260704dbe80b6d559c3505

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8b701e03086544cc438aa89b31cc91ac06ab127d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:03:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2341_00) and reset Minor Version to 0

Mon Aug 15 20:25:13 2022 -0700
Original commit date: Mon Aug 15 20:25:13 2022 -0700
Original commit hash: 42f17916136913602ea77f5ad362ebe3d4e71431

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 33e4b074a7d7800a6a8b326f9389a80a34725ae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:02:48 2022 -0700 
-------------------------------------------------------------------------------- 
[LP5] Simics boot ASSERT in BaseSiConfigBlockLib

[Issue Description]
BIOS boot hits ASSERT (Status = Invalid Parameter) in BaseSiConfigBlockLib.
This happens because MEMORY_CONFIGURATION size is not a multiple of DWORDs.
The issue was introduced in MRC- Mimic WC display pattern in IPQ.
One byte (MimicWcDisaplayInIpq) was added, without padding bytes.

[Resolution]
- Add 3 padding bytes at the end of MEMORY_CONFIGURATION to keep the size being multiple of DWORDs.
- Ensure MEMORY_CONFIGURATION.MimicWcDisaplayInIpq and MrcInput.MimicWcDisaplayInIpq are in sync.
- Add debug prints to show the size of 3 MRC-related config blocks, to speed up debug of such issues.

[Impacted Platform]
all

Hsd-es-id: 14017283142
Original commit date: Wed Aug 10 16:13:25 2022 -0700
Change-Id: Idd005dfe9c3778d363f8e4c9c249e4bbc7b028e3
Original commit hash: e9a081c1ef77c0dde64879a7fc20d1a5b163032c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: ce45910fcbc715d8b94b07f26eb8c5fa2d11d28f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:00:05 2022 -0700 
-------------------------------------------------------------------------------- 
Clean TCSS IP unsupport WA in Simics

[Feature Description]
1. Enabled xHCI only. PCIe RPs and DMA are disabled by default until
SIMICS supports TBT feature.
2. Removed the TCSS WA to skip TCSS support.
3. Added additional check for MultiPhaseSiInit when registering PPI
Notify for TCSS PEI Init Done.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]


Hsd-es-id: 22015431631
Original commit date: Sun Jul 17 15:38:12 2022 -0700
Change-Id: I8b4e47da264c7c936224bc27d8793da46bcbb81f
Original commit hash: e02847ce2cf0117ae05199275e9cbeea73b22f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: c81342343ac75858e00caaceba65d79f558e1817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 11:00:01 2022 -0700 
-------------------------------------------------------------------------------- 
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal

[Issue Description]
With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
CLK_REQ map clk_req is disabled for that port and GPP_C_5 stayed low.

[Resolution]
Updated WwanPerstGpioPolarity to active high

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 14016765065
Original commit date: Tue Aug 9 14:27:49 2022 -0700
Change-Id: I62ccb1831e9df70cfc64d2b7fec57c018d6f8063
Original commit hash: f93bf871033f09ca0d640f668a348fa8d7973ade

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 2419245921794031a992ef14d4bdc93604e8e315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:59 2022 -0700 
-------------------------------------------------------------------------------- 
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal

[Issue Description]
With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
CLK_REQ map clk_req is disabled for that port and GPP_C_5 stayed low.

[Resolution]
Updated WwanPerstGpioPolarity to active high

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 14016765065
Original commit date: Mon Aug 8 11:01:01 2022 -0700
Change-Id: I95a330d229773ce27f73399c29318b2643585208
Original commit hash: 1b034c8fece8446b243725ad5031c47f6bf355b7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 621d4844efca99c37e889965deb78f6283b74049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2337_00

Hsd-es-id: N/A
Original commit date: Sun Aug 14 21:33:19 2022 -0700
Original commit hash: d35b3bed15b13e0922dbd0b7834fc0e35807a0f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 90488054f5b061e2c4502a384732adfcb2d5f29d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2337_00) and reset Minor Version to 0

Sun Aug 14 20:25:08 2022 -0700
Original commit date: Sun Aug 14 20:25:08 2022 -0700
Original commit hash: 04c90ec9f60c43eb22ab2e230a9cf8107daa082f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 4a8ce99b76d306f7eae68c6c05cd26166cf27c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:28 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2336_00

Hsd-es-id: N/A
Original commit date: Sat Aug 13 21:42:16 2022 -0700
Original commit hash: 5623ff9e37a834546562f71d59b81feec5d5c7c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: aa7fe6938a330354668dead68530510d7ce87b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:27 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.16.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Mon Aug 8 12:13:26 2022 -0700
Change-Id: Iaf331572f8d64956fd96162dcbbc996e98e72379
Original commit hash: 49983a3847222abfcf3483a7b6276f904c90cef5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db474bf0d8f228614487a89c2ae8ee3e8553e180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:25 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.31

Fri Aug 12 18:54:42 2022 -0700
Original commit date: Fri Aug 12 18:54:42 2022 -0700
Original commit hash: 85fd53cb5c7624fa7a5d40c6fff31c05816eba1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b09e74ea3048a2d38446fab32cb16ea6de0cef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PC 0055 hang observed running Restarts
from Windows

[Issue Description]
PC 0055 hang observed running Restarts from Windows on MTL-P A0
00T4 DDR5 CRB, HW Comp triggered before MRC register restore completes

[Resolution]
Perform ForceComp before Normal Mode exit during Warm, S3 and Fast boot
Set the registers in offset range 0xe8 to 0x120 as the earliest to be
Save and Restoring in SaveDataDdrioPerSaGv32PerByte array

[Impacted Platform]
ALL

Hsd-es-id: 22015619149
Original commit date: Wed Aug 10 17:05:18 2022 -0700
Change-Id: Iecfb3111ce63c6e6ebd08acfbc973e5d0679baf8
Original commit hash: d2bb485ac3d91a86836ae54bb0a2ead4d442d22f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 22b2f28552a1f9e5adb14ee49535263a94f3cf85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:22 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.30

Original commit date: Fri Aug 12 18:53:47 2022 -0700
Change-Id: I20224f801ca6cc718ced5d57144f151bb7065662
Original commit hash: c5a789b9cad8956632f4e57c8e107837ececbaeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7c43e1a7d8867d7c7ffda71da5b00472d6dfbd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:20 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Revert Safe Mode Configs for DDR5 and LP5

[Feature Description]
(1) MRC must disable the following power training steps by default for
DDR5 configurations: DIMMODTT, RDODTT, RDEQT
(2) MRC must configure a default DDR5 and LP5 SAGV work point config of
3200 G4, 3200 G4, 3200 G4, 3200 G4
(3) MRC must configure a default DDR5 and LP5 McSafeMode mask of 0x7FF

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015590367
Original commit date: Mon Aug 8 11:28:01 2022 -0700
Change-Id: Icf07b46a819a98b2b21a41a300fe097ac0d5f160
Original commit hash: 6d899032d8cd4eb554a07f2eb70f5f3e507f8047

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a2853db8f37a0e11b3fae4a17ec55ed03f4dfe5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:18 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.29

Mon Aug 8 10:42:35 2022 -0700
Original commit date: Mon Aug 8 10:42:35 2022 -0700
Original commit hash: 8fcf25ab6dd773366bd7519b08a3fc7551c15fb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d303fb2b8765f84ac29e8d18406d2170f3584f28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MC en_srx_wr_retraining bits are not save/restored

[Issue/Feature Description]
MRC not saving/restoring MCx_CHy_CR_PM_SREF_CONTROL_REG
without en_srx_wr_retraining register field save/restored
WR retraining with PkgC enabled will fail after warm reset

[Resolution]
- Adding MCx_CHy_CR_PM_SREF_CONTROL_REG to save/restore MRC flow
updating SaveDataMcPerSaGv32PerCh and MRC_REGISTER_COUNT_SAGV.
- Deleted CR_PM_SREF_CONTROL from SROverrideList in
RegisterOverride.py to avoid this register is going to be removed again
in future CRIF updates.

[Impacted Platform]
ALL

Registers impacted: MC [X] Phy [ ] Both [ ]

Hsd-es-id: 14017174120
Original commit date: Wed Jul 27 01:21:02 2022 -0700
Change-Id: I6cac368ca370ab04f8926430383efac9694b6613
Original commit hash: 4ee3493ec889217cbe9c8545639c26f710f499fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b48fc92d6ad82d9ea5b6663a9b97e195857f20c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:15 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.28

Original commit date: Mon Aug 8 10:36:43 2022 -0700
Change-Id: Id3655622b58f2ec1e0f1233a0ca2c292333aa253
Original commit hash: 32a72eb45151651f24623feeecda077cee4f8a31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83797658e7151559595f1165795a80575d155bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MrcMcLowPowerMode() is overriding MC Init Values

[Issue Description]
MrcMcLowPowerMode () programs the low power mode registers for all
MCs and Channels. However, this function is within a controller
loop which overrides certain low power mode register fields. These
new values will be overwritten once MrcMcLowPowerMode() gets called
for the next iteration of the controller loop since
MrcMcLowPowerMode() always programs all Contorller and channels

[Resolution]
Move MrcMcLowPowerMode () outside of the Controller loop and remove
all software multicast calls within MrcSchedulerParametersConfig()

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All

Registers impacted: MC

Hsd-es-id: 22015584369
Original commit date: Wed Aug 3 21:19:53 2022 -0700
Change-Id: I31a201ad3e41f9ce4beec4f0a6cece35fb731898
Original commit hash: 7197b87ccd366519c811e463389780fa3a4b672c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: a5b0c2f62b425822f47fd13953378baee45fd5ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:12 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.27

Fri Aug 5 15:15:11 2022 +0800
Original commit date: Fri Aug 5 15:15:11 2022 +0800
Original commit hash: 4b7073bf805a59ffab63ee1d0317ffc228f21819

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9d9c64da562d4408e1d9606787d389c586ee8ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Search for closest low Freq in ConvertFreq2Clock

[Issue/Feature Description]
Testing hit DIVIDE 0 error. Outputs Frequency becomes 0.

[Resolution]
Search freq in ConvertFreq2Clock and choose the closest
low Freq instead of asking for exact match.

In GetChannelDimmtCK, normalize Ratio when calcuating Clock for
CUSTOM_PROFILE.

In McFrequencySet, use Outputs->Frequency to get Ratio instead
of from Inputs->Ratio (CUSTOM_PROFILE1) as it bypasses
the FreqMax checking and causes unmatch between Frequency and ratio.

In GetChannelDimmNmode, follow XMP3.0 spec to get NMode from SPD XMP
profile data.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 15011612609
Original commit date: Wed Jul 20 11:06:45 2022 +0800
Change-Id: I005e667bb61fbed45cda08c95af091f032473bae
Original commit hash: df1a03a9c0471d91ea81c9484d6f62b298f4c697

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a98461c66f851b60645cb2b8ea1c0596a8d1d4b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:08 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.26

Mon Aug 1 11:55:49 2022 -0700
Original commit date: Mon Aug 1 11:55:49 2022 -0700
Original commit hash: 1559353c68f216c9039548a64c085415a5fbd49b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acb1373efb640f1e997c3e60c078d4e52efa12c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | DDR5 LP5] Advance MRC Safe Mode to enable SAGV

[Feature Description]
Changed the default DDR5 and LP5 configs to meet the following
requirements:
(1) MRC must enable SAGV by default for both LP5 and DDR5
(2) MRC must configure a default LP5 SAGV work point config of
3200 G4, 3200 G4, 4267 G4, 4267 G4
(3) MRC must configure a default DDR5 SAGV work point config of
3200 G4, 4000 G4, 3200 G2, 4000 G2
(4) MRC must configure a default LP5 McSafeMode config mask of 0x4FF
cleared bit 8: MC_SAFE_SELF_REFRESH
cleared bit 9: MC_SAFE_RD_WR_RETRAINING

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14017218080
Original commit date: Mon Aug 1 11:38:29 2022 -0700
Change-Id: Ia215711b2d544b860b60946f9ea5892e57605ed3
Original commit hash: 775dd4bb3ea4bb9331ed776d5c2562fe2c2fd8c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 81543f992edc09788a3cc0692d7303f01e1bf0e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:04 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.25

Mon Aug 1 11:11:47 2022 -0700
Original commit date: Mon Aug 1 11:11:47 2022 -0700
Original commit hash: 6fc8256a545835a8be3cb16c56ccb03f1c7f4b5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b45102f3333e4af2b09a3ac918c0b7b89515dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:03 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable WRVC2D, RDVC2D, RDODTT, RDEQT
DIMMODTT training steps by default

[Feature Description]
In order to enable LP5 4267 MT/s and add stability to
DDR5 4000 MT/s the WRVC2D, RDVC2D advanced trainings steps and
the RDODTT, RDEQT, DIMMODTT power training steps

[Resolution]
Remove WRVC2D, RDVC2D, RDODTT, RDEQT, DIMMODTT from
MRC_SAFE_OVERRIDE_TRAINING so these knobs take their default
enabled values from bios menu setup options
Set LP5 to 4267 for Safe Mode Frequency

[Impacted Platform]
ALL

Hsd-es-id: 22015569349
Original commit date: Mon Aug 1 09:47:28 2022 -0700
Change-Id: I7fa1ff6a6b2e36ff56591d33402c221f96c9b247
Original commit hash: 66943b854101755d10b61f297e4bf345b96985fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 419a106df8ffd4a4a32f780c078ac648f31b70f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:59:01 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.24

Mon Aug 1 10:42:29 2022 -0700
Original commit date: Mon Aug 1 10:42:29 2022 -0700
Original commit hash: 0914a7bae60a0a16ce52fdf2a13ad941065ae6c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 406aadfe7642f5f751cacf2459dd8622564b83fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] LP5 ECT CA and CS sweep is not tracking
consecutive passes

[Issue Description]
Current LP5 ECT CA/CS sweep does not track consecutive passes
correctly.Our current code does not account for speckling and
does not center the pi code correctly based on all the passing
pi codes

[Resolution]
Create a new function which tracks the consecutive passes and
reports if the minimum consecutive pass threshold has been met.
When detemining the center Pi code, take into account if the total
number of consecutive passes is even or odd.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
MTL-M, MTL-P, MTL-S

Registers impacted: None

Hsd-es-id: 22015548582
Original commit date: Thu Jul 21 12:41:59 2022 -0700
Change-Id: Iaa807a872379e01d76226f6030e48e9dd4395e12
Original commit hash: 8b0fbf5745efa5efcf5cf5e64e0cbd42fb885a6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 88918149f75f1c093ecb5b84b0b8d896851e006b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:57 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.23

Mon Aug 1 10:26:17 2022 -0700
Original commit date: Mon Aug 1 10:26:17 2022 -0700
Original commit hash: e2cc83353af625c2d20b77bd6aafbf19c14dcf4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f836d4d5d4aba24450290d8cc7b787767189e6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:56 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RdOdt training fails due to incorrect re-centering flow

[Issue]
RdOdt training fails due to incorrect re-centering flow.
The failure signature is dead bytes on the data bus after Rd ODT training is done.

[Resolution]
Split and reorder of how SocOdt, ReadEQTraining and Recentering are executed.

[Impacted Platform]
ALL

Hsd-es-id: 14017173534
Original commit date: Thu Jul 28 16:33:38 2022 -0700
Change-Id: Ib829e58c2f318e26d89eaffa0f502350f4b7023a
Original commit hash: 1eb1607a6787698bfefb6fe648f1be7620bdbabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cb5b050524b044598de6974a1b9c752b0f1b8d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.22

Fri Jul 29 12:32:16 2022 -0700
Original commit date: Fri Jul 29 12:32:16 2022 -0700
Original commit hash: a4def2d843b553c1833b6367d4c12373140046b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43d6794b66850d249a55d029a5545fd8091ad772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC calculates the SAGV RFI mitigation MAX_Freq - 1bin WP with a lower Qclk ratio

[Issue]
If all WP are the same, system runs SAGV{WP0, WP1, WP2, WP3} without incremental values of Qclk ratio
Case a) example:
MAX_FREQ DDR5 = 4000 MT/s + SAGV enabled,
system runs SAGV{WP0, WP1, WP2, WP3} = [4000 @ G4 , 3600 @ G4 , 4000 @ G4 , 4000 @ G2]

Case b) example:
MAX_FREQ DDR5 = 3200 MT/s + SAGV enabled,
system runs SAGV{WP0, WP1, WP2, WP3} = [3200 @ G4 , 3199 @ G4 , Fail, Fail ]

[Resolution]
In MRC the SaGvType of RfiHighBwSaGv was not considering the RfiMitigationRequired
range of "Max data rate is between 4400 to 6400" from MemSS HAS
Added to the condition of when RfiHighBwSaGv for MTL-M the range of
"Max data rate is between 4400 to 6400" does not apply

[Impacted Platform]
ALL

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015532956
Original commit date: Thu Jul 21 17:19:24 2022 -0700
Change-Id: Iaec616a1dc00331186ee738436619b4788e78ca3
Original commit hash: 32db92cd08ad5e3ad890ed4774fbce03baabfacc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 2edc2baaa35895365fded146cb840303a7de6189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:50 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.21

Fri Jul 29 12:23:44 2022 -0700
Original commit date: Fri Jul 29 12:23:44 2022 -0700
Original commit hash: 67baf3b6edff3a294c568b7be034e4e3a78fb7d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb67e461d6759a31f161f920e05616856b2449c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] MR20 should be programmed to FSP-OP[0] and FSP-OP[1] during Jedec Init

[Issue/Feature Description]
Read leveling is not showing any Rdqs toggles.

[Resolution]
MR20 should be programmed to both FSP-OP0 and FSP-OP1 to bypass this issue.
This will not harm frequency switching since MR20 is a constant value across
frequency points.

Remove unnecessary jedec reset at the end of ECT training. We only need to switch
to high frequency and do not require a full reset.

[Impacted Platform]
Registers impacted: MR

Hsd-es-id: 22015535835
Original commit date: Thu Jul 21 07:57:05 2022 -0700
Change-Id: Ieca8ab90a73800d79301af4d735f6be2eccf79c2
Original commit hash: c6b5c5aa950336353ac0af0ec4ddc0aeb50effb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 72ad01f2d89b7c354418a4b73d679c08c4029ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.20

Thu Jul 28 12:13:27 2022 -0700
Original commit date: Thu Jul 28 12:13:27 2022 -0700
Original commit hash: 96c66fb309ad78b801a42f4c61c628801fa9b812

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73d9c575fdb9d017fa7c79d75d3ee655436b6bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] 2R LP5 has all zeros for data RMT with MRC 0.6.11.27

[Feature Description]
Skip reset sequence at start of RMT when LPDDR5

[Resolution]
Add check for not LPDDR5 before calling MrcResetSequence

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22015523762
Original commit date: Mon Jul 25 18:45:39 2022 -0700
Change-Id: If59d89171e761925e21d3a67c1c33c79c90fbfe9
Original commit hash: 9fd3f87e1a943f7395b75e0b3b2facc3ff82578d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 2dc98118ebd13c6d11d4ebfab27521bd5c34c199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:44 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.19

Thu Jul 28 10:19:29 2022 +0800
Original commit date: Thu Jul 28 10:19:29 2022 +0800
Original commit hash: d48faa319543eac03154b08b224f2866f4c5aa1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af1b7c67c14ced5a10a09a51fd0a73e3794cef42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:42 2022 -0700 
-------------------------------------------------------------------------------- 
[Porting from ADL-S | DDR5 | OC] Add OCSafeMode to control some OverClocking configs

[Issue/Feature Description]
Some XMP memory modules use very aggressive timing parameters.
Memory training might fail. MRC uses workaround to tune them, such like
tCL. However, some special memory modules do work with such aggressive
configures.

MRC need add a BIOS knob to control it.

[Resolution]
Add OCSafeMode to control some OverClocking configs.
When OCSafeMode=1, MRC uses less aggressive configures.
By default, OCSafeMode=1.

Delete tCLDefault and other timing default variables from SA_SETUP.

Package/Module:

[Impacted Platform]
MTL OC.

Hsd-es-id: 15011651202
Original commit date: Wed Jul 27 11:07:17 2022 +0800
Change-Id: I901827ad0c8709b87bd6f91a08dce15e3784f3d1
Original commit hash: d2b0891b613954e59c197beb9cb3b2a829abdc24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 54765c31e50843d9154659e00d72ffde1252cacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:39 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.18

Wed Jul 27 11:01:38 2022 -0700
Original commit date: Wed Jul 27 11:01:38 2022 -0700
Original commit hash: 6a183424cd5076d5a8de2cce8d06eabd2eeeb0a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 435d2ddb91dd1237d0167d9719ce29ca3016a608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:37 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Advanced Rx 2D Timing Centering kills Rx eye on 2R configs

[Issue Description]
Read Voltage Centering 2D training step on 2R systems is causing Rx eye to be incorrect

[Root Cause]
ChangeMargin function for RdV is programming register with an uncached offset and without
clearing the offset to 0 before testing subsequent rank, the start of the subsequent rank
will start off the last tested RdV for previous rank instead of the original RdV that was
at the start of the training step.

[Resolution]
Clean out offset to ChangeMargin after the vref sweeps.

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 14017049914
Original commit date: Thu Jul 14 10:39:45 2022 -0700
Change-Id: I23e62f979fc89445fef2325dd0775524cd070f79
Original commit hash: 9ee52aacd4a2a969ba63816a6a2b118f85c5c2d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e06cf417d23cb984cbcf93cb703a549a92bdc54b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:35 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.17

Wed Jul 27 10:56:13 2022 -0700
Original commit date: Wed Jul 27 10:56:13 2022 -0700
Original commit hash: a03e7b92f6d9413405d42b6e93e0192badf5916f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9438c2a9267638139212d5364491f0172e24b3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:34 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Power measurement fails with divide-by-zero error on 2R configs

[Issue/Feature Description]
If Rtt_WR gets trained to a value of 0 (a valid value) during DimmOdtTraining, then
during power measurments, there will be a divide by 0 error.

[Resolution]
Add a check in power measurments, if RDram = 0, then the associated equation,
((Bits Pop * 1000 * [(Voltage - (RDram * Voltage / (RDram + RPhy))) ^ 2] / RDram / 2))
should be forced to a value of 0, rather then solving for the equation which would lead to a divide by 0.
The expectation here is that Rdram should be a large value when the termination is disabled
which would result in a value of 0 when Rdram is taken to the limit of infinity.

[Impacted Platform]
Registers impacted: None

Hsd-es-id: 22015523763
Original commit date: Tue Jul 26 07:55:57 2022 -0700
Change-Id: I825a4eec96476d1555eae4450ef29df161cd0a38
Original commit hash: 318545bfca581927b9d390618aa8be1215583a5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9b3c18457e95d06fcf73bd5fd9397f9080306bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.16

Wed Jul 27 13:52:43 2022 +0800
Original commit date: Wed Jul 27 13:52:43 2022 +0800
Original commit hash: c3984cf0c82abe9462e06b4ac496fc452b033164

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a097674a12b5a740b99e36825aaee033792f0b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Add BIOS knob RxVrefOffset

[Issue/Feature Description]
When we enabled DDR5 OC on ADL-S, we found some specific
OC memory modules failed at ECT training. MRC need rasie
the default RxVref value.

[Resolution]
There are 2 methods.
1)
Add a BIOS knob RxVrefOffset. User can input an offset value.
MRC will add the offset to the calculated default value.

2)
Besides that, we plan to hard-code change the default value with
ian offset at high-freq, but such change need be based on the
experimental results collected from real boards at post silicon.
Currently, keep the direct change as a plan.

Package/Module:

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011565337
Original commit date: Wed Jul 13 14:57:02 2022 +0800
Change-Id: I0d8f93dc70a931edb267df305f2634e88512447f
Original commit hash: 9f4d306b7da56f418baee16d625a2fe4ed5957cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1dcc546f38373b0d3e26e790fa5496fa9b51b19f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.15

Tue Jul 26 15:36:41 2022 -0700
Original commit date: Tue Jul 26 15:36:41 2022 -0700
Original commit hash: 60904daa1a6fd14dbf18612e85ac3a3631b40809

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06cde3fc3aadcc180a9d9a3ec4dd5be9b992cf94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:26 2022 -0700 
-------------------------------------------------------------------------------- 
Update SaveRestore Comment block and CRIF parser to enhance clarity

[Issue/Feature Description]
We need to restructure the comment block within MrcSaveRestore.c that prints out the save/restore register data to make it more consistent / easier to understand.

[Resolution]
1. Save Restore Data will always be run with normal Parser
-Comment out a condition in RegisterXMLparserMultiFile.py so we always get final size of all registers
2. Add additional input parameter to parser command line for sku which will rename save restore functions correctly
-Example: const SaveDataControl MTLS_SaveDataMcCommon32PerMc[] = ...
3. Change comment block format in MrcSaveRestore.c to improve clarity
4. Clarify magic numbers and what to do with the final numbers
-Usage in MrcInterface.h

[Impacted Area/Platform]

Registers impacted: None

Hsd-es-id: 22014836617
Original commit date: Thu Apr 28 13:18:10 2022 -0700
Change-Id: I34e22e82099b98a74ee019ad31687e8a4dd44611
Original commit hash: a967c7d6718e74fa0bfbe7590dd1aabe39d13717

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b20d6f2638d8c74691802162c9256780feef8c7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:24 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.14

Tue Jul 26 12:16:35 2022 -0700
Original commit date: Tue Jul 26 12:16:35 2022 -0700
Original commit hash: db58a2bcb703d13b474acb84b3586d4ea33aee70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61bb53d256f3bb932041fee28d274de29033184f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove duplicate GSM_GT for dis_pt_it

[Issue/Feature Description]
Two get/set names were attached to the same register feild.

[Resolution]
Removed GsmMccDisPageTableIdleTimer and kept GsmMccPageIdleTimerDisable.

[Impacted Platform]
Registers impacted: None

Hsd-es-id: 22015271347
Original commit date: Fri Jul 8 14:35:47 2022 -0700
Change-Id: I02ae2c1c2fbb6e830910d64237a9f20cf654bbf8
Original commit hash: 1734632d226f4824d422a7154cfba7d735e204bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 0b3fc003dbcc9f4aef0843775a986a5dc6f34336 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:21 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.13

Tue Jul 26 17:27:49 2022 +0800
Original commit date: Tue Jul 26 17:27:49 2022 +0800
Original commit hash: c1bd1d60ff156f16c57a927e1b33be8436a74c57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21ed890c3beb85c8ad989e3a00f5193b9541b3fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:19 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Update Tcwl calc for PDA enumeration

[Feature Description]
For MTL-S and MTL-M/P B stepping, the Tcwl Padding in PDA enumeration needs to be updated to match spec requirements

[Resolution]
Modify TcwlCalc

Package/Module:

[Impacted Platform]
MTL-M/P B0, MTL-S

Hsd-es-id: 22015490902
Original commit date: Wed Jul 20 16:47:17 2022 +0800
Change-Id: Id56ee69f4faa247a6167b3df1c9ef4943f5fb489
Original commit hash: 4bb064bc562db919203706ea4c62d27db3342acc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 9b631cbd506dcf32361c7f567b65303c47017c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:17 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.12

Tue Jul 26 15:55:46 2022 +0800
Original commit date: Tue Jul 26 15:55:46 2022 +0800
Original commit hash: a26ac56babae90af0994fef3cbd4223f732ef2e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5b2213d6a6dcdd2d2e84959c8dfd5c3286a8277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Removal of TGL H W/a for driving CS during CA training

[Feature Description]
MTL HW has the fix for DDR5 CA Training, so workaround should be removed

[Resolution]
Remove setting of CS[3:2] to the same value as CS[0:0]

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015518437
Original commit date: Mon Jul 18 15:28:54 2022 +0800
Change-Id: I27ac3315823a30d15d8ef783181ee31cced98314
Original commit hash: ca35495c5c85b0631a4b16ff5d334b21b1c9bed3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a96c04ed1db04b1a27328afbd5b599b8fae15b7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:14 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.11

Mon Jul 25 19:17:12 2022 -0700
Original commit date: Mon Jul 25 19:17:12 2022 -0700
Original commit hash: f40a9c4d04d638487d77bda704e621da4b353f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c4975a8809edf722483c9ccc9d3744016aebf6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:12 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add Return MrcFail if RefPi FSM produces a result of 0 for any enabled partitions.

[Feature Description]
Return mrcFail when any RefPi4Xover results in 0.

[Resolution]
Added check to compare this value during printing.

Hsd-es-id: 22015180923
Original commit date: Tue Jul 5 21:11:17 2022 -0700
Change-Id: I217db81cf7b75d23b9f59c0211185072d53217fa
Original commit hash: 2b5439282c7fb77de8a1a5befd9d85f4ca53146a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 6474c56e4c5846be963c105a9c91b095707ef1c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:10 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.10

Mon Jul 25 13:58:19 2022 -0700
Original commit date: Mon Jul 25 13:58:19 2022 -0700
Original commit hash: 718249d875cab57e39c7dcf24930cb2e9ccfcb55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6053039f42260593118bdf85b1184d5fd6ee544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Use the extended MAX_F_QCLK for Desktop

[Issue/Feature Description]
To support OverClocking of Gear2 over freq 8467MTS, Desktop
extends MAX_F_QCLK to 8bits (actually 9 bits).
MRC need follow it.

[Resolution]
Use the extended MAX_F_QCLK for Desktop and B0, but still use the old
7-bit MAX_F_QCLK for A0 mobile.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 22014786900
Original commit date: Tue Jul 19 15:01:00 2022 +0800
Change-Id: I2edc9dd045ee08700ca40ac411dfabf483b9058f
Original commit hash: 8cb7bd59e715bebbd834f407e769abe7a4a039e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 3c6dc4840b08de9893682ac3722d5655a9315e3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:06 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.9

Mon Jul 25 15:06:27 2022 +0800
Original commit date: Mon Jul 25 15:06:27 2022 +0800
Original commit hash: 9eb066bde1bc9ba29cac75916b1dcb246d8f8dde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7b3b0dd5e1e8bfeb93603833bbd4979f51c7669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:04 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Disable divider when frequency is above 9600

[Issue/Feature Description]
Disable divider when frequency is above 9600

[Resolution]
Per discussion with stakeholders, MRC disables divider
when frequency is above 9600.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 15011636563
Original commit date: Mon Jul 25 09:08:46 2022 +0800
Change-Id: I352543d37f9d23c4fd14c12a9c0ef27783606c5a
Original commit hash: 18debb7aa947ce45385000e58d4c234de904ef5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7d2a57399e864b225031ba17d1d7ac6f5c059c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:03 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.8

Fri Jul 22 13:00:41 2022 -0700
Original commit date: Fri Jul 22 13:00:41 2022 -0700
Original commit hash: 5eaa1973528547106182ba44161f44fbd245da76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a21e7e13d7973e4a29de89e81dde4d8b1744741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:58:01 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] VCCSA_INTRPOL value in the PMA CR for the current SAGV point is not updated

[Issue Description]
When MRC is trying to train different SAGV points with the same QCLK ratio,
PMA HW is supposed to update registers containing QCLK ratio,
gear and VCCSA value, but it doesn't (stays at reset value).

[Root Cause]
PCode does not update the VCCSA_INTRPOL value in the PMA CR for the current SAGV point
when the QCLK RATIO is same as the previous SAGV point.

[Resolution]
Permanent WA, as MRC is aware of current index QCLK ratio.
The first time MRC switches to that ratio, pcode will respond back
with interpolated voltage. MRC will save voltage and for
the immediate WPs that use the same ratio, it will use the ratio from the first time.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015508755
Original commit date: Fri Jul 8 23:50:16 2022 -0700
Change-Id: I751636f1da0dfc4610bd6fce5fba6a74a7bd72b3
Original commit hash: 31b9cd27a6968e1211f770c147f3c309b95a3593

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 8a6309cfa50d43c2717b14713890b03a9bd93634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:59 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.7

Fri Jul 22 12:24:55 2022 -0700
Original commit date: Fri Jul 22 12:24:55 2022 -0700
Original commit hash: 4b48585f329f92ca08d703204667ab41d4b2cd1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3569faefb6f2178148165b2a8c8d95875c829789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:57 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Need to set VTT WCK Blocktrain rst for DIMM1

[Feature Description]
For Dimm1 configurations Block train rst is in Vtt Wck partition

[Resolution]
Call MrcWckBlockTrainResetToggle in MrcBlockTrainResetToggle if DIMM1 is populated

[Impacted Platform]
MTL-S

Hsd-es-id: 15011590569
Original commit date: Mon Jul 18 14:15:24 2022 +0800
Change-Id: I4160d47f2b4f54edd6df21e6259dbe6511ebb1da
Original commit hash: bc90a95a9d1088bcbabc2521ad36d3d9a161c5f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 3cb1f1f10d5250cc6bb11540bea7b3b626eba653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:56 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.6

Thu Jul 21 16:38:27 2022 -0700
Original commit date: Thu Jul 21 16:38:27 2022 -0700
Original commit hash: f73f51b27f3f3b0f03092859839b23b2f4ef4e91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33a6c68553116bc3c488f0a10e6f7b4c6f88e24b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:54 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CMDV1D Centering always sees passes

[Issue/Feature Description]
1D Sweep is always showing pass when enabled.

[Root Cause]
Issue is due to IoReset between the point test and reading the errors.
IoReset clears DataTrainFeedback and that is where the error information is sourced for CaParity.

[Resolution]
Move JEDEC Reset and IoReset to before RunIoTest.
Call IoReset before leaving the function.

Hsd-es-id: 22015508746
Original commit date: Tue Jul 12 18:35:51 2022 -0700
Change-Id: Ie2550e76943f6a97d913e226dd25694e01996e6e
Original commit hash: b37527cdaf9d03e73aab686b047e3377a92a3767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 82709cd9426f8aec6deffc034b0551a2ca7ad67a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:51 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.5

Thu Jul 21 12:28:06 2022 -0700
Original commit date: Thu Jul 21 12:28:06 2022 -0700
Original commit hash: e0b1d9b75f9e1db2a4e9b75b96de41a2be54578a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d9b1f539dd365251f412578d497aef315fefd6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Print MemSS PMA CCE CRs

[Feature Description]
- Print the MemSS PMA CR values programmed into the CCE enable fields to
help with post-silicon debug.
- Print the MRC inputs used to select the PMA CCE enable register settings.
- Added PmaCceConfig to MrcPrintInputParameters unit test.
- Update MrcPrintInputParameters to check that formatted string does not
overflow print buffer.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015120328
Original commit date: Mon May 16 15:14:23 2022 -0700
Change-Id: I9d04c75878beb026e45c3a218828d6e95e61937a
Original commit hash: 5d7b67aeade255daee40b6b094966f7a7856fe98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 3e225d62b305f46008e119cbc00a064a6c942edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.4

Mon Jul 18 17:24:49 2022 -0700
Original commit date: Mon Jul 18 17:24:49 2022 -0700
Original commit hash: 2b26a0d7f43ba78571f0213c35e92cdb56c8f7f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a361a092547422caaecddbcd24d665b3bd3c8dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] With Vddq Training tests, CmdT awalys fails with the "BusFailure=1!" log

[Issue Description]
Regardless of how much margin is given to CmdT parameter; the initial CmdT test always fails.

[Problem]
Math done with INT16 variable that ends with a large positive number that causes the subsequent uses of this INT16
variable to be a negative number instead of a large positive number. Resulting in the UPM Limit being larger than
the allowed sweep range of CmdT and thus always ending as an error as it will only continue if the current margin
exceeds the UPM Limit.

[Resolution]
Make the variable in question be INT32 and that fixes the problem.

[Affected Platforms]
ALL

Hsd-es-id: 22014921859
Original commit date: Mon May 9 20:01:59 2022 -0700
Change-Id: I449205e85c9f9150de73051a9fec0a479b632414
Original commit hash: 585619aeb9c29b3ec147036db083ac3877097b5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e8afc0065c3dff1ecd68d34b162f6cd28c330bb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:43 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.3

Fri Jul 15 16:10:10 2022 -0700
Original commit date: Fri Jul 15 16:10:10 2022 -0700
Original commit hash: c499782e52f76df68bd9cdf903bd6d788e82585c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2764147f747db61fd2034b2383fb31fd20aae0e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:41 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Clean up code around programming TrainWCkMask and tWckHalfRate

[Issue/Feature Description]
Clean up and simplify the code for programming TrainWckMask and tWckHalfRate during
wck leveling

[Impacted Platform]
Registers impacted: Phy

Hsd-es-id: 22015275183
Original commit date: Thu Jun 9 10:28:17 2022 -0700
Change-Id: I0fdc975146d8bbee111630e9bab8dca183341743
Original commit hash: f8d01979b158ab53dba9fb119de282c5430752b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 4249db4bedc354ba8396502daceabae8b34c164d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:39 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.2

Fri Jul 15 15:57:54 2022 -0700
Original commit date: Fri Jul 15 15:57:54 2022 -0700
Original commit hash: 422d8578cc81ec85a70405e9e5b9c3e35e2ced49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 419a338ae30ebaa5cb99291d73105ee24f741fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:38 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update MTL-M B0 Mc & DDRIO Register Headers to 22ww27f

[Feature Description]
Merge MC & DDRIO MTL-M/P B0 Reigister headers from 22ww27f McDdrio CRIF

[Resolution]
Update Python Register CRIF Parser to check against previous CRIF data for Register parameter comparision
Parse 22ww27f MTL-M B0 CRIF against 22ww26b MTL-M/P A0 and 22ww28a CRIF XML
Generate merged headers and integrate to MRC

[Affected Platforms]
MTL-M MTL-P MTL-S

[Impacted Registers]
Mc [ ] Phy [] Both [x]

Hsd-es-id: 16017241448
Original commit date: Fri Jun 24 13:25:36 2022 +0530
Change-Id: I0ae121f429ba1aa3a385f9553a112dd3b1b67d4a
Original commit hash: 9513831fa8b0ad990b9ef9fa6c831ac245c618fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl13xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl13xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlExxx.h

================================================================================ 
Commit: f24041732facc42bc45c2db6cd4a9d803b8e170b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.13.1

Fri Jul 15 15:28:27 2022 +0800
Original commit date: Fri Jul 15 15:28:27 2022 +0800
Original commit hash: 3ec10c3f303d105fddf29c22c2e0ad763e202f3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41d2b743d19f3cd8a6ed364800c0681ac7741bdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:30 2022 -0700 
-------------------------------------------------------------------------------- 
[Porting from ADL-S][MTL-S | DDR5 | OC] Change XMP tCL if it's much smaller than STD_PROFILE's

[Issue/Feature Description]
Some DDR5 XMP memory provide inappropriate tCL value which is
too small, such like 30. STD profile's tCL usually is 40.
ECT might fail when tCL is too small.

[Resolution]
When parsing tAAmin, check if it's much smaller than STD profile's.
If so, change it to (STD profile's tCL - 2). Such formula is
based on experiments using a few memory modules.

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011564540
Original commit date: Wed Jul 13 14:17:49 2022 +0800
Change-Id: I4bcefb5daf7438aef29904afbf97fa468778a488
Original commit hash: b86abf64835ff512b856f7d140cf269322087f6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0563c25689e05bf0ed6ad5eecd86536a6f8cfb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:28 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.13.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015513717
Original commit date: Thu Jul 14 17:37:33 2022 -0700
Change-Id: Ie87be5908c25c9357ea16399e0b95a272184169d
Original commit hash: 43c922caf2580df208ce3f5ca329d13ce7531d54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f2c4070ab66bad8cf746c1133d6b1d7a101f816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:26 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2336_00) and reset Minor Version to 0

Sat Aug 13 20:31:35 2022 -0700
Original commit date: Sat Aug 13 20:31:35 2022 -0700
Original commit hash: 1e4a910f0d872071dcbc75556c521999d1286f34

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 07e484da024328db13ec57ef09261f484b97fc17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:19 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2335_01

Hsd-es-id: N/A
Original commit date: Fri Aug 12 21:33:37 2022 -0700
Original commit hash: e51b1107120fa7b5ab7fcd6e12367247756a1d4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e74717020f76ba9da1be25f37471f3a6f4183256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2335_00) and reset Minor Version to 0

Fri Aug 12 20:23:24 2022 -0700
Original commit date: Fri Aug 12 20:23:24 2022 -0700
Original commit hash: 8591664be9c46be4057dcbcab02652d441d4605b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: e265719567db6340728c2983bf54ae25180afce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:57:16 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2335_00

Hsd-es-id: N/A
Original commit date: Fri Aug 12 16:25:18 2022 -0700
Original commit hash: b00e8998307806033a4b2ae171f300b0fe51f62e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e9e87613fdc746b38b89d27a539302e7c4ce7ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:59 2022 -0700 
-------------------------------------------------------------------------------- 
Install PPI Signal Display Init Pre Mem

[Feature Description]
Install PPI after enabling native display GPIOs

[Resolution]
Install PPI after enabling native display GPIOs

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017355084
Original commit date: Wed Jul 13 23:13:46 2022 +0530
Change-Id: I9d400ef11b892d2c29717073ff545985da03bcbc
Original commit hash: 3bd47a72645105f5668b2b4aaa34d15d6bf885f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf

================================================================================ 
Commit: ccb0dcc373d922f68fc665f26c35642eecaac5e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:50 2022 -0700 
-------------------------------------------------------------------------------- 
Fix duplicated GUID

[Issue Description]
1. GUID is the same in MonoStatusCode.inf and
MonoStatusCodeNull.inf files
2. GUID is the same in SecSerialPortInitLib.inf and
SecSerialPortInitLibNull.inf files

[Resolution]
1. Create new GUID for MonoStatusCodeNull.inf
2. Create new GUID for SecSerialPortInitLibNull.inf

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011721747
Original commit date: Thu Aug 11 12:45:06 2022 +0800
Change-Id: Ia1b31f9868f822c81393c52f37080e3b5e45f5e5
Original commit hash: 588f4e1c285dbd86902041ead0dffefad8076330

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.inf

================================================================================ 
Commit: 23d786a652147f0c86e53835af440db6bdcbecb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:44 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][CPU] Retire obsolete unnucessary UPDs

[Feature Description]
UPDs no one uses.

[Resolution]
Remove UPDs no one uses.

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 15011699028
Original commit date: Tue Aug 9 15:40:28 2022 +0800
Change-Id: I79c5f0f9103ab79e1023aafbd5118dbeadb36df9
Original commit hash: d81c7df1f9151edd22601a033e54a8af524057e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 1d13f2a91a5f3f5475d20b20d5286903d26a39c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:41 2022 -0700 
-------------------------------------------------------------------------------- 
Fix duplicated GUID

[Issue Description]
GUID is the same in PeiTraceHubDebugLibSyst.inf and
PeiTraceHubDebugLibSystFsp.inf files

[Resolution]
Create new GUID for PeiTraceHubDebugLibSystFsp.inf

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011721906
Original commit date: Thu Aug 11 12:03:52 2022 +0800
Change-Id: I537e00f3d520bf4a2b2ecc7db6c74e2dc23ed2c5
Original commit hash: 6cc298801ea91df0c8dbc8e91c34f64df0c9d5d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugLibSystFsp.inf

================================================================================ 
Commit: 3de90fcc1969ad6eb8744b24079c852b207bbccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:35 2022 -0700 
-------------------------------------------------------------------------------- 
[CNVi] Rename or retire obsolete UPD

[Feature Description]
Retire obsolete CNVi UPD

[Resolution]
1. Deprecate TestWifiLtrEn option and enable it by default.
2. Clean up un-used GPIO functions.

Package/Module:
C1S/CNVi

[Impacted Platform]
MTL

Hsd-es-id: 15011704418, 15011704419
Original commit date: Mon Aug 8 22:13:29 2022 +0800
Change-Id: I6d37e579e76fca2c9fc7df9b2fb00a1dc5b77226
Original commit hash: 0bc72626772e8d5b5227fd75e55d3843424b7521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviConfigHob.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviHandle.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: faeaff6b35916a2ec379eac6efed956ae63deccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S][HFPGA][SOCS][PCH] IOWR PCH.PMC failed

[Issue Description]
IOWR appears on DMI link and enters PCH DMI but never
leaves PCH DMI IOSF.

[Resolution]
DMI's PCI COMMAND register is not cleared now before programming,
thus MemBase and MemLimit programming works as expected.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
MTL-S

Hsd-es-id: 22015444321
Original commit date: Mon Aug 8 12:09:08 2022 +0200
Change-Id: I39d1981b933a3d6341d8d0990654fed8946ed53a
Original commit hash: 291145d5b479f43d4d8761a929780ed954f4bdb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 04a6c98ff4dcdbf9d9cc257b3ececd2a85057381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:26 2022 -0700 
-------------------------------------------------------------------------------- 
Turbo mode option helptext calling out the depreciated knob

[Issue Description]
Turbo mode option helptext calling out the depreciated knob

[Resolution]
Turbo mode option helptext calling out the depreciated knob

Package/Module MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 22015580022
Original commit date: Wed Aug 10 16:24:26 2022 +0530
Change-Id: I1f982a214826082c82f1700035b01a1a70bc5ede
Original commit hash: 98110df09d218fdc4971cdf6d40721a1c8ea7192

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a1e127c853248faf1f277880babe52626047f042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2334_02

Hsd-es-id: N/A
Original commit date: Thu Aug 11 21:33:33 2022 -0700
Original commit hash: 7c54bdc29d7e0de625ff203e14d4b5464ef56098

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 50edeb5e44cfa41839d68652254e6fe223f4e8e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2334_00) and reset Minor Version to 0

Thu Aug 11 20:28:35 2022 -0700
Original commit date: Thu Aug 11 20:28:35 2022 -0700
Original commit hash: ac6bafc40dcecb01dd2d40824b6cbe3cfefdc4a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2cf0f247896311bf5e9fd1f5d526cc65fef3cdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:16 2022 -0700 
-------------------------------------------------------------------------------- 
Update Error Handling for Storage Redirection with Secure Boot disable

[Issue Description]
When storage redirection failed, SUT will attempt to boot the next boot
option and continue with secure boot disabled.

[Resolution]
If storage redirection failed, BIOS will check if need to restore the
secure boot setting and issue a cold reset.

Package/Module: PlatSamplePkg / ME

[Impacted Platform]
MTL.

Hsd-es-id: 14017233168
Original commit date: Wed Jul 27 17:36:46 2022 +0800
Change-Id: Ied8c97bf1b087b567e14892e3a1f2d433d8e7b0a
Original commit hash: 55bdde6ee929f923f85d80403beb9385b2256472

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 52bc8fe5f21b64b035afbefb4d7427f6abcb4d35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:14 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS shall provide controlled option to disable PROCHOT demotion

[Feature Description]
To provide control option to disable ProcHot Demotion algorithm

[Resolution]
To provide control option to disable ProcHot Demotion algorithm,

Package/Module:
C1S/PlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017437416
Original commit date: Wed Aug 10 17:56:55 2022 +0800
Change-Id: I23fb6c64ca97bfe8d34272ac2fdc3d10930b2699
Original commit hash: 11b12acaaf2c56db8c658c334630425f98efbd82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0a46bebd5e048a6ca3f9c5553838d3bbffaacfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:11 2022 -0700 
-------------------------------------------------------------------------------- 
FSP ResetType in FspInitPreMem must align to FSP Spec - part1

[Issue Description]
FSP ResetType in FspInitPreMem doesn't align to FSP 2.4 Spec.

[Resolution]
Changed FSP reset type from UINT32 to EFI_STATUS in FspInitPreMem.

Package/Module:
C1S/FSP

[Impacted Platform]
ALL

Hsd-es-id: 15011734789
Original commit date: Wed Aug 10 15:50:32 2022 +0800
Change-Id: Ifbe173cdd0139ca1298545a12116f2d5f2133f6f
Original commit hash: 093ba601abf35c8313020d2ff55daf28a4f09777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: a2e2164cd2b779fe830b7a6094699e2396abcb65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:10 2022 -0700 
-------------------------------------------------------------------------------- 
[Coverity] Missing break in IsHeciAsyncMessage function

[Issue Description]
Missing break in IsHeciAsyncMessage function.

[Resolution]
Add break after each judgement.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
MTL

Hsd-es-id: 15011681325
Original commit date: Wed Aug 10 16:33:03 2022 +0800
Change-Id: I7fd7dd0037b91864039354a7f0e04b6f1a8914a3
Original commit hash: 7f848e2ff771eb58d5fd1d2710017df0360ec104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeHeciAsyncSupportLib/DxeHeciAsyncSupport.c

================================================================================ 
Commit: 42daae1e9af5e6934e444ee32271d469a996e4d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:08 2022 -0700 
-------------------------------------------------------------------------------- 
Update IP register/names base on osxml 1p0_r2 release

[Feature Description]
Update CNVi register definition based on osxml 1p0_r2 release.

[Resolution]
n/a

[Impacted Platform]
ALL

Package/Module:
ClientOneSiliconPkg/IpBlock/CNVi

Hsd-es-id: 14017220811
Original commit date: Thu Aug 4 19:03:59 2022 -0700
Change-Id: Idd46f32db4394d3c6956d25910fb221480431948
Original commit hash: 4f95919174454ee570b3b64af45c9be666005bc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c

================================================================================ 
Commit: 8aa9d37abdba349a778184dd21d87b1eb3fa0add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]VCCST setting has been disabled after IFWI 24.4.1

[Issue Description]
VCCST setting has been disabled after IFWI 24.4.1

[Resolution]
Change default value of VCCST to enabled.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011727356
Original commit date: Tue Aug 9 16:42:10 2022 +0800
Change-Id: I07c234cf85a8a362005b91a5cfd748fb9cd1f35a
Original commit hash: de40ffdae595f37b3e6b6a3360896f16f83588eb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6531793ad6af077cbcc8ae64aa9c496f19a352bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:56:02 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] RTD3 support: MTL S with UDIMM DDR5 RVP board

[Feature Description]
GPIO configuration must be set to map MTL-S RVP.

[Resolution]
PCIe RPs RTD3 support for UDIMM DDR5 RVP board is added.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22015251896
Original commit date: Wed Jul 27 17:47:08 2022 -0700
Change-Id: If18014de835c130acdf90050756c3fafe13a44e1
Original commit hash: ef3a9de2e151f9656aeb2b166f1e6e6d704a4d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 2ac4a84dfcbd5f38d334e01a8b6a249e21cb58fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:48 2022 -0700 
-------------------------------------------------------------------------------- 
Remove CRID/SRID override feature.

[Feature Description]
Remove CRID/SRID override feature

[Resolution]
Remove CRID/SRID override feature

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]


Hsd-es-id: 16017341391
Original commit date: Tue Jul 26 14:04:59 2022 +0530
Change-Id: I29ef3ea7bec94161d827826cab8f9c72d484977b
Original commit hash: 5e10ecbd0147ec81941c919bd2ec97484b3f444b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c

================================================================================ 
Commit: acdc2c471ec6e3604b1fe6ca971ef7bf588af664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:42 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2334_01

Hsd-es-id: N/A
Original commit date: Thu Aug 11 08:28:04 2022 -0700
Original commit hash: 899f6f217e8168022661595812eca95d8d22dc43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6102773f80adc2bb149fd9a89feb183dba5f878e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:40 2022 -0700 
-------------------------------------------------------------------------------- 
Enable support for VTD for MCP A2

[Feature Description]
BIOS shall apply below setting by default for MCP A2.
VT-d (BIOS system agent:) <== Enabled
x2APIC opt-out (BIOS VT-d setting:) <== Disabled
Scalable mode (BIOS VT-d setting:) <== Enabled
DMA Control Guarantee (BIOS VT-d setting:) <== Enabled
Control IOMMU Preboot behavior (BIOS VT-d setting:) <== Enabled
VMX (Intel Virtualization Technology) (BIOS CPU config:) <== Enabled
X2APIC Enable (BIOS CPU config :) <== Enabled
VPU (BIOS system agent:) <== Enabled
IPU (BIOS system agent:) <== Enabled

[Resolution]
Update the config patch tables.

Package/Module: MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
ALL

Hsd-es-id: 15011722050
Original commit date: Tue Aug 9 10:29:12 2022 +0800
Change-Id: I3f52fab0a184f2aaae16b2881e62229f276cbf25
Original commit hash: dbe31595abc8b53be4a5f7c009179d5569c43d5f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b792b61cc9638e3498cc0ae60de1acbda8e82d59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:38 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2334_00

Hsd-es-id: N/A
Original commit date: Thu Aug 11 08:15:38 2022 -0700
Original commit hash: 6f9699c7c955ba5ee035ab84f95195001873ab94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d7623576fdde619a920b7563046956742186fb26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:36 2022 -0700 
-------------------------------------------------------------------------------- 
Free allocated memory in SMRAM for all paths

[Issue Description]
During SPI calls through SMM to make our code hardened against TOCTOU
attacks and copy buffer coming into the function to local instance for
further processing. Only successful path at the moment has freeing
previously allocated memory leading to potential running out of SMRAM.

[Resolution]
Made sure allocated pool gets cleared in all paths. No only in correct
one.

Package/Module:
ClientOneSiliconPkg/IpBlock/Spi/Dxe

[Impacted Platform]
All

Hsd-es-id: 18023277791
Original commit date: Thu Jul 28 17:29:18 2022 +0200
Original commit hash: fa2a700b8dac6de43f30458989b2183dd594541b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 3a7c744c4a09f1c193cbce22c8640f69fcb68ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][SOC][PCIe] - EQ preset-coeff mapping is not programmed for PXPB
Port1 (x1 CEM slot in RVP)

[Issue Description]
preset to coefficient mapping should be done for 1st rootport of each
controller, else other rootports won't take any effect

[Resolution]
program preset to coefficient mapping registers for each
RP0 of controller

Package/Module: ClientOneSiliconPkg/

[Impacted Platform]
ALL

Hsd-es-id: 15011677435
Original commit date: Fri Jul 29 06:07:51 2022 +0530
Change-Id: I64938a63af55ae3dadd61656b4ae70e4fa506256
Original commit hash: f9ee33c35801d1002c14d5bda520bb1f5149e59a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c7ac067d4c36027f3a1bd754a4611c413522c3c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:31 2022 -0700 
-------------------------------------------------------------------------------- 
[ADL to MTL code sync][MTL] BIOS setup show Intel Turbo Boost
Technology item in Performance page when disable
"Intel SpeedStep & Intel Speed Shift Technology" on Intel Pentium
platform.

[Issue Description]
BIOS setup show Intel Turbo Boost Technology item in Performance page
when disable "Intel SpeedStep & Intel Speed Shift Technology" on Intel
Pentium platform.

[Resolution]
Change logic to disable turbo mode if EIST and HWP are both disabled

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011322570
Original commit date: Thu Aug 4 12:52:55 2022 +0530
Change-Id: I99ff63d99b9463ffa00fc7282bb84a0dc8c806fa
Original commit hash: 48e26a90216e0194791bd4cbf5cb3508a278336e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c

================================================================================ 
Commit: e4b70043bb3db7ece6e0fdd2e01bfda9b063b758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:29 2022 -0700 
-------------------------------------------------------------------------------- 
Realtek Audio is not enumerating.

[Issue Description]
YB issue observed on Intel SST driver.

[Resolution]
Fix SDI0 and SDI1 fisbaling flow.
Bit[0] is for SDI0 and Bit[1] is for SDI1.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22015608820
Original commit date: Thu Aug 11 14:33:38 2022 +0200
Original commit hash: 7540fcad3221a9864e8d61300d43721063ee219e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: bfd97e0b88b6a37a3264c727529daabebdde8ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:27 2022 -0700 
-------------------------------------------------------------------------------- 
[IPSD] Resolve gcc errors from IpPcieSip17.

[Issue Description]
Fix gcc build errors.

[Resolution]
Fix gcc build errors.

Package/Module:
IpPcieSip17

[Impacted Platform]
MTL

Hsd-es-id: 15011669174
Original commit date: Fri Jul 29 18:18:29 2022 +0530
Change-Id: I690551e56a97737a689886de58c364f24b5907e2
Original commit hash: 39ebaf0724762977266a55b466e7cfab59054adb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h

================================================================================ 
Commit: 7fe24a7aecc11296bb14bb73b8dff4eca0086af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:25 2022 -0700 
-------------------------------------------------------------------------------- 
Integrating WW30 OSXML headers for sNCU, MemSS an Punit.

[Feature Description]
Integrating WW30 OSXML headers for sNCU, MemSS an Punit.

[Resolution]
Integrating WW30 OSXML headers

Package/Module: Vpu,sNCU,MemSS,Punit

[Impacted Platform]
MTL

Hsd-es-id: 16017516118
Original commit date: Thu Aug 4 15:12:21 2022 +0530
Change-Id: I009a0ea0baecd7cc58e8b44a8883c7cd134e884b
Original commit hash: f2e5484092dc0090ae15c55917497343e5e9b672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.c

================================================================================ 
Commit: 36d4c75ec16b2358c5e798157e75aa8f06ce0d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS] Update PCIe settings with lockbits in TCSS RP

[Feature Description]
Update PCIe settings with lockbits in TCSS RP

[Resolution]
Set B_TCSS_PCR_SRL_SRL and B_TCSS_PCR_IMRLE_SRL

Package/Module: ClientOneSiliconPkg/Tcss

[Impacted Platform]
MTL

Hsd-es-id: 14017182452
Original commit date: Wed Jul 27 15:01:11 2022 +0200
Change-Id: Ic0b3be8ff35603794dee5c9b3d87cc1b2183e8a1
Original commit hash: 07b6af0d668519c04cfae727cd84ecf2ec9b117c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 69091ae5e101d35d0012a860135695792790ffa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:16 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P and M AEP] Sensel Forcepad support.

[Feature Description]
Add Sensel Forcepad support

[Resolution]
Added Sensel Forcepad support.

Package/Module: MeteorLakeBoardPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 16017456459
Original commit date: Thu Jul 28 16:46:01 2022 +0530
Change-Id: I0bdaac712bb70be82be0654e0d0b14ff73f61bb4
Original commit hash: f51cdbc1132f3e2b58ff8a679303105405223c26

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 4892d9d490b0a628c538b4345368a33d4af7c806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:12 2022 -0700 
-------------------------------------------------------------------------------- 
Program CCE Shadow Registers

[Feature Description]
Programming the CMI Shadow Registers in CCE when TME is enabled

[Resolution]
Program Shadow Register only when CMI register bit36 is set

Package/Module: NOC

[Impacted Platform]
ALL

Hsd-es-id: 16017639112
Original commit date: Mon Aug 8 22:06:11 2022 +0530
Change-Id: I5725955d17e42e8b897abf37414c69807bdb09d0
Original commit hash: e58f57b61f466f8a012ba7ec4c3ef947823c0fc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocCce0.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 127a4b64aa504f66424498a983f7a95d5ed9f1ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:10 2022 -0700 
-------------------------------------------------------------------------------- 
MTLP A0 PO FWTS Multiple failure is observing
while running FWTS logs

[Issue Description]
Multiple failure is observing while running FWTS logs

[Resolution]
Synced with ADL

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017291495
Original commit date: Fri Aug 5 09:56:11 2022 +0530
Change-Id: I1f15f989d78854ff380e1d39e2a161965e1e640e
Original commit hash: f31c1e5d213f7cb31149140282079b201bb15c5a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN1Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/TFN2Participant.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl

================================================================================ 
Commit: 444fdbc06f1acc93285b1b1b1f692536e16d267a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:55:04 2022 -0700 
-------------------------------------------------------------------------------- 
The TCSS BIOS is set SW configure register lock bit in End of PEI

[Feature Description]
BIOS shall lock below IOM_TYPEC_SW_CONFIGURATION_1,
IOM_TYPEC_SW_CONFIGURATION_3, IOM_TYPEC_SW_CONFIGURATION_4
by end of Pei to prevent device enumeration and configuration
relevant setting down in the runtime. All TCSS related
initialization must be completed before locking those bits.

[Resolution]
The BIOS set IOM_TYPEC_SW_CONFIGURATION_x lock bit in End Of PEI.

Package/Module: ClientOneSiliconPkg/PeiTcssInitLib

[Impacted Platform]
ALL

Hsd-es-id: 15011729685
Original commit date: Tue Aug 2 08:26:39 2022 -0700
Change-Id: I9de30b28ba3316345340485a52a0caa21836186b
Original commit hash: 58d7f1349ec1fe372076f441054608ed9871e902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: eae9e3757c1f8d9956d880229d3a08efd622510c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:48 2022 -0700 
-------------------------------------------------------------------------------- 
Fix coverity issue: Logically deadcode in GetToken function.

[Issue Description]
Logically deadcode in GetToken function
in file /Intel/Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Line:1042

[Resolution]
Remove deadcode since the execution cannot reach it.

Package/Module:
I2cFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017529390
Original commit date: Mon Aug 8 10:56:33 2022 +0800
Change-Id: I92787252995f4c7e5dc6ef2009b115ff6f00be20
Original commit hash: ef2cfec9857e19d5542ccedf45197ce75bcef066

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: 03bb6771e1a2b9820acfa91e1edcaec24f4f4ed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:46 2022 -0700 
-------------------------------------------------------------------------------- 
Remove possibility to disable SW-ATS of a specific IOMMU

[Feature Description]
MTL has 3 devices support ATS. Windows Gfx driver doesn't refer to
SATC table and enforce SW Address Translation (ATS) even when SATC
node is removed. IPU/VPU drivers don't call API either.
SATC/SIDP table are used to list the trusted devices but it can't
enforce OS to discard SW ATS enabling.

[Resolution]
Remove possibility to disable SW-ATS of a specific IOMMU

Package/Module: ClientOneSiliconPkg/VTd

[Impacted Platform]
MTL

Hsd-es-id: 15011680237
Original commit date: Fri Jul 29 14:00:55 2022 +0200
Change-Id: I14343675ccd81efec5fa2667b653578c6e10cdc9
Original commit hash: 54f6ff248a77301e74236baf13e1f6d6fff27c52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 16f6c3f2fa6f0b98b725a27fb5f5f0589c9a8cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:44 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Swap the Mailbox data for CCF AutoGV feature

[Issue Description]
BIOS implementation of Mailbox data for CCF AutoGV feature is different
from Pcode's since the definition of "CCF_AUTOGV_BIOS_DISABLED" bit of
Mailbox data is unclear in HAS.

[Resolution]
Update BIOS code to swap the Mailbox data for CCF AutoGV feature.
New logic:
BIOS_MAILBOX_DATA = 0, means CCF AutoGV feature is enabled.
BIOS_MAILBOX_DATA = 1, means CCF AutoGV feature is disabled.

Package/Module: ClientOneSiliconPkg/PeiCpuPowerManagementLib

[Impacted Platform]
ALL

Hsd-es-id: 22015594321
Original commit date: Tue Aug 9 10:27:55 2022 +0800
Change-Id: I4e1e879ef1e8e3fed75d11267a6f28496fae5628
Original commit hash: 420940af0b99a562cf39a9c03fffbf4090091138

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: f1d4ffddff40f9b15485f24def5a93cb25113269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2333_00

Hsd-es-id: N/A
Original commit date: Wed Aug 10 21:39:28 2022 -0700
Original commit hash: edee4d403782c6305cd8264d7869f52010a5562b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: be3ac28f4846a046b6f7fa468fbdd8b5a2261033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:54:07 2022 -0700 
-------------------------------------------------------------------------------- 
Removal of Tags for ADBG.

[Feature Description]
Tags for ADBG.

[Resolution]
Removal of Tags for ADBG in DG/Igfx Files

Package/Module: DG/Graphics

[Impacted Platform]
MeteorLake-M, MeteorLake-P, MeteorLake-S

Hsd-es-id: 15011696216
Original commit date: Mon Aug 8 14:18:38 2022 +0530
Change-Id: I94ff8eebede3b5b1e2615a1ead84b2264e9aed5f
Original commit hash: 95e1f863ae9d4c9779210406be86ef1ecb0a5b57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl

================================================================================ 
Commit: 67cc16f27e8cb7b25a0ba9abec0b19d2fd95bb72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:48 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2332_00

Hsd-es-id: N/A
Original commit date: Tue Aug 9 21:35:19 2022 -0700
Original commit hash: 6b82e6e30becd021f7d0cd71ef5a88c4494916ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: af4a64b8b4ad4bbeb7029cf5dd3be995a8ff2d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:46 2022 -0700 
-------------------------------------------------------------------------------- 
MTL Platform tags clean-up

[Feature Description]
Remove tags for BT, Wireless Device, HDA and others on MTL

[Resolution]
Cleaning tags for MTL source code

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011672449
Original commit date: Mon Aug 1 17:57:03 2022 +0800
Change-Id: Icedb0c9304810d40d054abd46149c22c26febd70
Original commit hash: 8ef31c64fe3d9559f4477c3f7fdfb6ce3e496ab8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/CustomOptionControl.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/Setup/InitStringList.h

================================================================================ 
Commit: 3ca3db66093889196d37f1b1d3a66dead15fe4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:44 2022 -0700 
-------------------------------------------------------------------------------- 
PLL Trim support for IA Atom domain.

[Feature Description]
Add PLL Trim support for IA Atom (domain 5).

[Resolution]
Added Config block policy and setup for IA Atom PLL Trim.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017230887
Original commit date: Wed Aug 3 18:25:14 2022 -0700
Change-Id: I25449e0ed65f9fa35622e1cce31d8aca8b17928e
Original commit hash: a4b42537f0a97db5f243721ad84f1503e058af5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 0fc92d08b67794ee8718060a1689a3942bd308d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2332_00) and reset Minor Version to 0

Tue Aug 9 20:23:56 2022 -0700
Original commit date: Tue Aug 9 20:23:56 2022 -0700
Original commit hash: 8cce6d198307cf3413827043e087e65c3d0149f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 425c97ff029b215daf89f74680d29cd14c646a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:38 2022 -0700 
-------------------------------------------------------------------------------- 
Add Malaysia to BIOS DSM 6GHZ Support - WiFi DSM
[Feature Description]
Malaysia is country that will request platform certification
additionally to modular certification for 6-7GHz.

[Resolution]
Add DSM 6GHZ Support for Malaysia.

Package/Module:
CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011698253
Original commit date: Tue Aug 9 14:53:57 2022 +0800
Change-Id: Ib324178ae9f4c63d44063c498cf327a9162c3d9e
Original commit hash: 481a9d7ca7a67978e35f550b02e03699ea172c87

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni

================================================================================ 
Commit: a9ef7e952715504a2abdc8a8ded3bf8c133a444f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:13 2022 -0700 
-------------------------------------------------------------------------------- 
Using Edk2 SMBUS libraries for MTL-M MTL-S

[Issue Description]
MTL-S Smbus uses libraries with wrong PciCfgBase pointing
to SOC instead of PCH.

[Resolution]
Linked Edk2 libraries and for now used old libraries, which
will be replaced in next commits. Edk2 libraries have depenency
on Smbus Ppi and it is necessary to install it early.
To do that more space for FSP-M is needed.

Package/Module: ClientOneSiliconPkg, MeteorLakedBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 18022433676
Original commit date: Mon Jun 6 05:08:45 2022 -0700
Change-Id: Id070c6fbf2e9a2a3347beb63d134e29a77566d7b
Original commit hash: 827eb9a8e94d0bc7a3e71667c007c833b55548b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.inf
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcmRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: b9665c1a06a5c0a7e17f25489adee50772e5707d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add Malaysia to BIOS DSM 6GHZ Support - WiFi DSM

[Feature Description]
Malaysia is country that will request platform certification
additionally to modular certification for 6-7GHz.

[Resolution]
Add DSM 6GHZ Support for Malaysia.

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011698248
Original commit date: Tue Aug 9 14:27:11 2022 +0800
Change-Id: I103d44c5e42c8c0b4e40da9d411fe40d20121758
Original commit hash: 4155005474c276871135b70a532b3b3e0cb7c6d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 1afd18b6eb63692b7426241454f0d794c263828b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:53:06 2022 -0700 
-------------------------------------------------------------------------------- 
[ME] Retire obsolete UPD

[Feature Description]
Retire obsolete ME UPD

[Resolution]
1. Retire HostResetNotification and ManufRstAndHaltOnS3Resume
UPD and delete ME reserved UPD.
2. Remove deprecated SendDidMsg in release section.
3. Code clean up.

Package/Module:
C1S/ME

[Impacted Platform]
ALL

Hsd-es-id: 15011699183, 15011699184
Original commit date: Mon Aug 8 15:47:00 2022 +0800
Change-Id: I1d0eb333a65d86bb73717637b4652ec0d67f4ddc
Original commit hash: d506289602f13df22a065143dddca2dc515bbab8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 593b8bf6c6c247fa0d256246615138f4ffad0f80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:57 2022 -0700 
-------------------------------------------------------------------------------- 
Retimer Capsule cannot execute destroy function

[Issue Description]
Fixed the retimer capsule update cannot execute destroy function

[Resolution]
Let retimer capsule update can execute destroy function and code clean

Package/Module:
TcssCapsuleFeaturePkg, EcFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011727132
Original commit date: Tue Aug 9 14:15:15 2022 +0800
Change-Id: I2440e95d3c4a51104ad0f81c3f4c1b9da540d5e7
Original commit hash: 6fa31dd7ac9249259b2a2885e16bf5ff29339f89

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 68d348d2bb194d39a1ba1d1e601bc96496fde733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2331_01

Hsd-es-id: N/A
Original commit date: Mon Aug 8 21:33:24 2022 -0700
Original commit hash: 12fe9b73f8866db638b3a222fcc7431b2c0b62fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c530241114e2af9e80c442c7dd215396d3844934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:42 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2331_00) and reset Minor Version to 0

Mon Aug 8 20:24:22 2022 -0700
Original commit date: Mon Aug 8 20:24:22 2022 -0700
Original commit hash: 122f59ca760477384bf9a4e738e37f81aaf88012

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a8d3cbe1bbb4540a633b1ea3f87114623c57ac5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:40 2022 -0700 
-------------------------------------------------------------------------------- 
Retire obsolete Restrict XmlCli UPD

[Feature Description]
FSP must use Reserved UPD without restrict tags instead of restrict UPD.

[Resolution]
Remove unused XmlCli UPD PCDs

Package/Module: MeteorLakeFspPkg/Upd

[Impacted Platform]
MTL

Hsd-es-id: 15011699321, 15011699320
Original commit date: Mon Aug 8 16:33:34 2022 +0800
Change-Id: Ibc6b6198d7d220db70175d56bb7196dee894417f
Original commit hash: c7cae7436e164095bfcfa88280d6a7a57f3844be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 86e91092d828bcc6a6e2d3d300308c23fe22914b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:38 2022 -0700 
-------------------------------------------------------------------------------- 
Support ME capsule firmware update cross different generation

[Issue Description]
1. ME Capsule update would get failed on new generation.
- Since the new generation CPU is not supported yet.
- This change would use the default ME GUID for new generation.
2. ME capsule update would get failed on eHAP mode.
- EnforceEDebugMode policy is not set after applying ME Capsule.
MeBiosPayloadHob is not available on eHAP platform.
- Therefore BIOS cannot identify ME firmware type and uses
default ME ESRT GUID.

[Resolution]
- Default ME GUID:
FE83D193-3695-42AA-9775-448E03F3EEB4
- PlatformMeUpdateHookLib
- To provide the platform specific information for ME
firmware capsule update.
- NULL library would return UNSUPPORTED and use the
default ME GUID as ImageTypeId.
- FmpDeviceLibMe
- Using different GUID to identify ME firmware type.
Prevent the CSME update trigger from OS
would cause unexpected issue.
- Decouple the Silicon dependency (PchInfoLib).
- On platform side, assign the NULL library with this change.
- Need to apply ME FMP capsule with default GUID on eHAP mode
and detect the GUID to set EnforceEDebugMode accordingly.

Package/Module: CapsuleFeaturePkg/FmpDeviceLibMe

[Impacted Platform]
ALL

Hsd-es-id: 15011701425
Original commit date: Fri Aug 5 11:33:14 2022 +0800
Change-Id: If18b17ba46903a57abff92f4af7b1f9e023d65ef
Original commit hash: b444f2c7746e5700bf3555698ae99469578f0099

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/PlatformMeUpdateHookLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmPchInfoLibNull/PchInfoLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmPchInfoLibNull/PeiDxeSmmPchInfoLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeUpdateHookLibNull/PlatformMeUpdateHookLibNull.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformMeUpdateHookLibNull/PlatformMeUpdateHookLibNull.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Readme.md
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 187fba58a161138d99c1e0e5440e298a1a234e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:23 2022 -0700 
-------------------------------------------------------------------------------- 
Features/Ec/EcFeaturePkg: Fix GUID conflicts in EcFeaturePkg Libraries

[Issue Description]
GUID conflicts identified below
GUID 7FE22E12-889E-48D5-9F91-B7CBE265C94C is the same in BaseEcLib.inf and BaseEcLibNull.inf files
GUID E08B01D2-49BB-4C40-8544-E2A5DA61E6D5 is the same in BaseEcMiscLib.inf and BaseEcMiscLibNull.inf files
GUID EF851C9A-3C79-43E8-930B-7946297EA001 is the same in BaseEcTcssLib.inf and BaseEcTcssLibNull.inf files
GUID E56D5D9A-A698-11EC-B909-0242AC120002 is the same in DxeBatteryLib.inf and DxeBatteryLibNull.inf files

[Resolution]
Generating and changing GUIDs for BaseEcLibNull, BaseEcMiscLibNull,
BaseEcTcssLibNull & DxeBatteryLibNull

[Impacted Platform]
All

Hsd-es-id: 15011633268
Original commit date: Tue Jul 26 14:41:51 2022 -0700
Change-Id: I9cba7893161906e4bfedc30759d76306a628a809
Original commit hash: a9b63225bfea99f1d32d60d104ad423a60142a0d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.inf
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.inf
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.inf
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.inf

================================================================================ 
Commit: fbfddb2a379c82231a25bd84fea354e041b69d64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2331_00

Hsd-es-id: N/A
Original commit date: Mon Aug 8 06:55:48 2022 -0700
Original commit hash: c73e1c184c2562a13a55509a854b5a8b35a5f652

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1d631dd4af7819327b76f737360f0fb51b358c01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:11 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe Root Ports are visible in MTL-P

[Issue Description]
PCH PCIe Root Ports are visible in MTL-P

[Resolution]
PCH PCIe Root Ports are suppressed in MTL-P

Package/Module:
MTLP

[Impacted Platform]
MTLP

Hsd-es-id: 22015559203
Original commit date: Mon Aug 8 17:14:31 2022 +0530
Change-Id: If87d55df0a6582f3945b7922fec46910e4394d17
Original commit hash: efa6e9ab44cc04450540365899d670350cce520a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 294d58adf7defbc8b81be78efadee02b703ac470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:09 2022 -0700 
-------------------------------------------------------------------------------- 
Enabling the StorageRTD3

[Issue Description]
During PO some of the features were disabled

[Resolution]
Enabling back the below feature
StorageRtd3Support

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017591478
Original commit date: Mon Aug 8 13:44:43 2022 +0530
Change-Id: If6b251f3d9bf415132062fdf671605e4e574a5c1
Original commit hash: a9c42ac0004e2ad19dc448ff54692bf275c4103c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 26fdcf581f12b9f1fb27d96a911b3eec76e7e379 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:07 2022 -0700 
-------------------------------------------------------------------------------- 
Remove PMC S0i2 safesetting
[Issue Description]
During PO disabled some of the features.

[Resolution]
Enabling back the below PCH feature
PmcLpmS0i2p0En
PmcLpmS0i2p1En
PmcLpmS0i2p2En

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017591533
Original commit date: Mon Aug 8 13:35:20 2022 +0530
Change-Id: I0c43d5625dc9b6bbd4a7853bdd5e52bd2019f95d
Original commit hash: ef8b62602a6afd5494c91796e78a6539ce6f55f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c97504c471d2ed5b92f299b67582d354d885efe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:05 2022 -0700 
-------------------------------------------------------------------------------- 
Remove CPU Safe setting

[Issue Description]
During PO, disabled some of the features.

[Resolution]
Enabling back the below CPU feature
PmgCstCfgCtrlLock

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017591508
Original commit date: Mon Aug 8 13:21:07 2022 +0530
Change-Id: I095c07f2b0335ad4cd89e202416962cab5bdadfe
Original commit hash: 3fd34e19b17e589b650de306ef53acebb50c9a29

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1ac125615385ba0ee58e581055edf6265628303d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:04 2022 -0700 
-------------------------------------------------------------------------------- 
Unable to get expected string in ACPI dump for PMAX Object Enabled

[Issue Description]
PMAX ACPI table is not installed under SSDT due to VPD-PCD token number
is conflicting with other PCD's token number

[Resolution]
Modified the VPD-PCD Token number.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017411341
Original commit date: Mon Aug 8 12:20:45 2022 +0530
Change-Id: I7773ef846d58561dfc88bb61ca129123bd231bf5
Original commit hash: a2426993f4be7a940f73ad69589b47f368bd1a83

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec

================================================================================ 
Commit: 386d7b71f4c40c2dd263f11d90ef3b482426681d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:52:01 2022 -0700 
-------------------------------------------------------------------------------- 
Removal of EMTTM depreciated knob

[Issue Description]
Turbo mode option helptext calling out the EMTTM depreciated knob

[Resolution]
Removed occurances of EMTTM Knob

Package/Module: MeteorLakeFspPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 22015580022
Original commit date: Mon Aug 8 12:33:41 2022 +0530
Change-Id: I6aff521ae2322a359f0881a8be09f9eb954ddd4d
Original commit hash: 42cfca2a12da7b6854d58a7b91bee3093d823e9a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 54515f7af19dd626333062f2196a62301c9ba180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:49 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/PMC: Skip some PMC commands not supported in emulated platform.

[Issue Description]
BIOS will ASSERT in emulated platform because of some PMC commands
are not supported.

[Resolution]
Skip such PMC commands in build target for emulated platform.

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/

[Impacted Platform]
MTL

Hsd-es-id: 15011701937
Original commit date: Mon Aug 8 14:56:21 2022 +0800
Change-Id: I205fe6971a23d1f991eca886b0483af4e4b9b33e
Original commit hash: 279e9f067221aeaf7949a27690981a9d8eed43b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 16493b8db34759a2c48d82be893748c9ae11ffc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:42 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/PlatformPkg add driver PlatformVTdSamplePei

[Issue Description]
MeteorLake uses TE based PEI phase DMA protection.
It uses driver PlatformVTdSamplePei.

[Resolution]
Remove driver PlatformVTdInfoSamplePei.
Add driver PlatformVTdSamplePei.

Package/Module: MeteorLakePlatSamplePkg/PlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011721009
Original commit date: Mon Aug 8 13:48:25 2022 +0800
Change-Id: Ib1a48ae8fabd41c6e8c612256426e2429e3305b8
Original commit hash: 31e1a087d3bc942e63e8e4e7f5dfb1a87a963134

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: e424ee4de04a7c5aa8dca1e6ccae6154b454e647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:35 2022 -0700 
-------------------------------------------------------------------------------- 
C1S-Remove duplicate programming for Acoustic Noise Mitigation feature

[Issue Description]
Current BIOS code sends MAILBOX_VR_CMD_WRITE_ACOUSTIC_MITIGATION_RANGE
command 3 times(for 3 VRs) during each POST. But it doesn't need to send
it for separate VRs, as this is a common feature which doesn't have VR
address as parameter to the Mailbox Command.

[Resolution]
Remove duplicate programming for Acoustic Noise Mitigation feature and
change BIOS code to send MAILBOX_VR_CMD_WRITE_ACOUSTIC_MITIGATION_RANGE
command once only during each POST.

Package/Module: ClientOneSiliconPkg/PeiVrLib

[Impacted Platform]
ALL

Hsd-es-id: 22015529863
Original commit date: Thu Aug 4 22:17:36 2022 +0800
Change-Id: I65d36b99df2e7970b36ad26fca73cc77b7626043
Original commit hash: 179787fd73038026775838dbff9ce495fbf28a59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 6389cf5fbd6ffc2643b7e0df71487134358dedf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:33 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2327_00

Hsd-es-id: N/A
Original commit date: Sun Aug 7 21:33:41 2022 -0700
Original commit hash: f6684251b15b72003c4ba8ebb9d2466dce1dc743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 20addc11e6678a7682d44d61fed5c95041046942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2327_00) and reset Minor Version to 0

Sun Aug 7 20:24:48 2022 -0700
Original commit date: Sun Aug 7 20:24:48 2022 -0700
Original commit hash: 31f7adfbc66a65604c7d98cc6112f982fbd1c0df

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: df90e34eeaad4cfbf90c5296014436c648447ae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Fx for TDP PL1 and PL2 issue

[Issue Description]
1. MSR 0x610 depends on three inputs
1. MSR (0x614 for nominal tdp,
0x649 for level 1 tdp, 0x64a for level 2 tdp)
2. PPM override table
3. User overrides in setup
2. MSR610.PL1 depends on inputs #1 and #3,
MSR610.PL2 depends on inputs #2 and #3

[Resolution]
2. MSR610.PL1 depends on inputs #1 and #3,
MSR610.PL2 depends on inputs #2 and #3

Package/Module: ClientOneSiliconPkg\PeiCpuPowerManagementLib

[Impacted Platform]
ALL

Hsd-es-id: 15011632018
Original commit date: Fri Jul 22 13:50:44 2022 +0800
Change-Id: I44e425f9a197ef51a0a9de9dd805114251817e88
Original commit hash: 6e1069897bf36e93831c6fb06d8d56d5ee03b28b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h

================================================================================ 
Commit: 491e1e7cf8c6c4c243e0334d1c8ffb62d1d31534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2326_00

Hsd-es-id: N/A
Original commit date: Sat Aug 6 21:33:20 2022 -0700
Original commit hash: 6b6659f793ee452e0dc7de2b57c5797ab02f966e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ec89708059aaae127f163d49d895049612d9fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:16 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2326_00) and reset Minor Version to 0

Sat Aug 6 20:25:02 2022 -0700
Original commit date: Sat Aug 6 20:25:02 2022 -0700
Original commit hash: 62a05a12f3ad062fb8c5f2263335da3cd62cabb6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 625b2c47ace21086ed9a59fc6509764d4d944f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2325_01

Hsd-es-id: N/A
Original commit date: Fri Aug 5 21:33:32 2022 -0700
Original commit hash: 7c5c860cc97c48b8a8d1ec19b9698554385a1b11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2cab82bbf0c7264b22b80ba95788ea95a233bb8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:51:09 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2325_00) and reset Minor Version to 0

Fri Aug 5 20:24:44 2022 -0700
Original commit date: Fri Aug 5 20:24:44 2022 -0700
Original commit hash: a9fe7c0ecd8348877f5f1271a8772b08e5f50c68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b348894618545f21b8aa7bb9c658c6e8a3b9e125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:50 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2325_00

Hsd-es-id: N/A
Original commit date: Fri Aug 5 11:11:02 2022 -0700
Original commit hash: b3e548ff9d6d08be4cf13d9d27d3bfcbcfbca7ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b05c4b097fb4deeafd8f900fe80a5b0e8845fb94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:39 2022 -0700 
-------------------------------------------------------------------------------- 
PPV Skuid fix

[Issue Description]
Unable to boot due to PC 0080 hang - PPV Skuid incorrect

[Resolution]
corrected ppv skuid

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 14017202885
Original commit date: Thu Aug 4 13:51:12 2022 -0700
Change-Id: I50d2665f3b99afbf1ae6f0b36824a0fbc864df86
Original commit hash: a2b9ae9db00dd3de3b7191017a271dd4ca1248ad

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 991b522ae8d1f567dffa68cb6dedefee9d872e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:30 2022 -0700 
-------------------------------------------------------------------------------- 
[IP_FW_Pcie]Fix register access errors and
rename Register folder to Registers.

[Issue Description]
Fix Register access error and rename Register folder to Registers.

[Resolution]
Fix Register access error and rename Register folder to Registers.

Package/Module:
IpPcieSip17

[Impacted Platform]
MTL

Hsd-es-id: 16017513830
Original commit date: Thu Jul 28 12:08:29 2022 +0530
Change-Id: Ic6ee1b68dff7e60e97bb1c118839453067ac1fac
Original commit hash: ecc0915277e40b0d592bde6a5655df8516159b9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/ENDPOINT0.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieRegs.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieSipRegs.h

================================================================================ 
Commit: 3754f877ac6db23bbb924fa0075bda9696fef0f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:26 2022 -0700 
-------------------------------------------------------------------------------- 
RPE SETUP UI update for Storage Sanitization

[Feature Description]
To avoid user to have additional flow to select Report generation,
every time after performing Storage Sanitization, generating report
and storing in CSME NVM web storage is highly recommended.

[Resolution]
1. Removed documentation bios knob from SETUP
2. Update command interface to align with latest RPE spec
3. RPE triggered verification flow thru user console APP

Package/Module:
MeteorLakePlatSamplePkg/Rpe

[Impacted Platform]
MeteorLake

Hsd-es-id: 15011574324
Original commit date: Wed Aug 3 19:08:53 2022 +0800
Change-Id: Ibb593c2c98bf46581006507316b6a4f9231aaf00
Original commit hash: 7c25aebdde27808095145c41f00e5eb9b736d921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
MeteorLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/StorageEraseNotifyProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.inf
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: f1e09fecaf8bfb07214abc5fc3574fa0c5fb976d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:22 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlPch: Implement isCLK device

[Feature Description]
Implemented PCH isCLK ASL device which allows the code to control PCIe
clocks.

[Resolution]
n/a

Package/Module: ClientOneSiliconPkg/MtlSoc

[Impacted Platform]
MTL-S

Hsd-es-id: 14016946568
Original commit date: Thu Jun 2 10:14:04 2022 +0200
Original commit hash: 0882bd356f229c78ec0ee11e2e2038c1c8d706eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/IsClkMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl

================================================================================ 
Commit: 8f3914e37bfc8ec8407a7ed21d08c9305a88638c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:20 2022 -0700 
-------------------------------------------------------------------------------- 
SATA header align to auto-generated OSXML header

[Feature Description]
The goal is to have the IP header file used by PCH code aligned
with OSXML.

[Resolution]
1. Remove definitions that are not used by PCH code (152 registers).
2. Align the names of registers in the IP header to the
auto-generated header.
3. Fully align header comments to the auto-generated OSXML
header comments.
4. Create a separate header RstRegs.h for the RST registers
and align their names (remove _SATA_(CFG/MEM) prefix).
5. Update PCH code with the new names of registers
from SataRegs.h header.
6. Update PCH code with the new names of registers from RstRegs.h
header and accordingly add/modify header includes in the files
that are using them.
7. Create header comparison configuration file for this IP.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18016154854
Original commit date: Thu Jul 21 10:43:49 2022 +0200
Change-Id: Ia25baba17ba4beac6e2b48955c5979fd0eba9a75
Original commit hash: 56e0aaed30494c4fd40a3c4ca0f5cddc57c402fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/RstRegs.h
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 02501a99898bc2efbeb123d7b9512159ebab7733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:15 2022 -0700 
-------------------------------------------------------------------------------- 
Improvement the Dump BiosVersion feature

[Issue Description]
"StandaloneMm Handler" on Serial log doesn't distinguish for
smi handler

[Resolution]
Use specific handler called out Instead of printing
"StandaloneMm Handler"

Package/Module:
Seamless
[Impacted Platform]
GNR

Hsd-es-id: 15011573050
Original commit date: Fri Jul 15 10:18:33 2022 +0800
Change-Id: I3ee3a6f389cbaa3f017b984651f6721886331e01
Original commit hash: 4ee747cc0b330cc69ee71f6d6bddcca0e210bb20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MmRuntimeUpdateLib.h
ClientOneSiliconPkg/Library/MmRuntimeUpdateLibNull/MmRuntimeUpdateLibNull.c

================================================================================ 
Commit: a2aadc90945984eb9a4852055ef7ffd6642c8df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:11 2022 -0700 
-------------------------------------------------------------------------------- 
PCIe RP header Update.

[Feature Description]
This change aligns PCIe IP register names with OSXML.

[Resolution]
OSXML register definitions applied.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18016156807
Original commit date: Thu Jul 28 10:43:42 2022 +0200
Change-Id: I30cfd758974bfebd2f85c659bb5cc543c8d2ffcb
Original commit hash: b2fa94da2035250685d4031e850ecee7281082b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.h

================================================================================ 
Commit: 2308d32c862e74407c2dd1e316bd09bca72bc742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:08 2022 -0700 
-------------------------------------------------------------------------------- 
Memory Manufacturer showing as Unknown in BIOS for LPDDR5

[Issue Description]
Memory Manufacturer showing as Unknown in BIOS for LPDDR5

[Resolution]
Added code as per the ADL.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 22015503423
Original commit date: Thu Jul 21 17:29:40 2022 +0530
Change-Id: Ibf5d9d0bb5d7d862e5bc2a94af0640a836312449
Original commit hash: 241072d9cadce3733e7e0f7ca8caa2106d3c105d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 12380ab83883adffd3a8f064561eab32a58335ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:06 2022 -0700 
-------------------------------------------------------------------------------- 
Correct BIOS default setting for MTL-P GCS

[Issue Description]
For MTL-P GCS, SNDW0 and SNDW0 Multiline shoule be set to Disabled as
default.

[Resolution]
Add following setting to MTL-P GCS pathtable
1. Set SNDW#0, SNDW#1 to Disabled.
2. Set SNDW#0 Multiline to Disabled.
3. Rename mMeteorLakePLp5PchSetupConfigPatchTable to
mMeteorLakePLp5GcsPchSetupConfigPatchTable.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS only

Hsd-es-id: 15011679474
Original commit date: Tue Aug 2 16:09:23 2022 +0800
Change-Id: Ia10b5bab341a5c1aea9f76d2e2b4a1d2dd513bed
Original commit hash: 522b968ed64dd3d1e599c9fe396bfe8e345fc0b7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4fc41702aebc76d3c60f396a72c8770f2c6dd0df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:02 2022 -0700 
-------------------------------------------------------------------------------- 
MTL External Build support - CPU DT tags clean-up.

[Issue Description]
MTL N is not POR

[Resolution]
Removed tags along with code.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017522931
Original commit date: Wed Aug 3 18:34:25 2022 +0530
Change-Id: Id22887ec401dc1fbdee0a77a9691fcba2ed377da
Original commit hash: 2c9746b408a12e79d5f543eca6119b7342a69407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: d07c1afc2ab5a988354b73c24189cc1f6c6b62da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:50:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_03

Hsd-es-id: N/A
Original commit date: Thu Aug 4 21:33:44 2022 -0700
Original commit hash: b1ee0888960f76cb89b95b1c119def253edfc3a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8273eb7245a1d7539fe2f33ada5aacae6c18ce7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2324_00) and reset Minor Version to 0

Thu Aug 4 20:25:16 2022 -0700
Original commit date: Thu Aug 4 20:25:16 2022 -0700
Original commit hash: 0672c228236c199cdc6ece9fd496863f7225a802

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9db76bd259e4135415834382234f4807bff69d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:52 2022 -0700 
-------------------------------------------------------------------------------- 
DLVR RFI Mitigation enablement - Move to OEM DSM function.

[Feature Description]
DLVR can be changed by the OEM, hence it should be implemented as an OEM
DSM function.

[Resolution]
Move DLVR implementation from IntelWifiFeatureDsm.asl to OEM
WifiFeatureDsm.asl under Function#11

Package/Module: CnvFeaturePkg

[Impacted Platform]


Hsd-es-id: 16017502034
Original commit date: Wed Aug 3 13:27:10 2022 +0530
Change-Id: Ieb4862618a5d273ad7083e73ac3e18fd0d1f707b
Original commit hash: 8fd29e66a2fec05f7930e7662a612ab150437287

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc11.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: b0d7f654336d37a764b9dedabfcbb4ba141af351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:50 2022 -0700 
-------------------------------------------------------------------------------- 
DLVR RFI Mitigation enablement - Move to OEM DSM Function

[Feature Description]
DLVR can be changed by the OEM, hence it should be implemented as an OEM
DSM function.

[Resolution]
Move DLVR implementation from IntelWifiFeatureDsm.asl to OEM
WifiFeatureDsm.asl under Function#11

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017502034
Original commit date: Wed Aug 3 16:47:41 2022 +0530
Change-Id: I8d2afa809742801f2cd5bf59fda55bbfb6a041a7
Original commit hash: 279889e4bad3e2fd506ee7cde362222178366df2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl

================================================================================ 
Commit: 464f74f26cec2c0470e385a2214d2eaae61a967a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:45 2022 -0700 
-------------------------------------------------------------------------------- 
Retimer Capsule Update Support multiple FW in one cap

[Feature Description]
Support multiple Retimer FW images in one cap and protocol flow clean

[Resolution]
Support retimer capsule update with cap file include multiple FW

Package/Module:
TcssCapsuleFeaturePkg, EcFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011538593
Original commit date: Wed Aug 3 17:37:50 2022 +0800
Change-Id: Ic4eb61b2cf5111087e46239cf1d7604434596fa3
Original commit hash: dcc21828167e076c64ae12de2c13c9fb646de5a6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/EcCommon.h
Features/Ec/EcFeaturePkg/Include/Library/EcTcssLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/ITbtRetimerPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
Features/Tcss/TcssCapsuleFeaturePkg/Include/Protocol/RetimerCapsuleUpdate.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/ITbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf

================================================================================ 
Commit: 95e6cc4e9ac9a5b30206846446e6cdd65df7b9f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:30 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_02

Hsd-es-id: N/A
Original commit date: Thu Aug 4 13:37:23 2022 -0700
Original commit hash: 065a7bdb8bd6f85e8d6a5e8f22899d889895985e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f639b86eb80beb22cef34d3b681a4edc441c8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:29 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "Partial Klocwork errors fix"

[Issue Description]
Observing delay around 4 to 5 mins while booting to OS

[Resolution]
This reverts commit af7ddc3e3319c239bd781a4013d68a374bba6ee7.
Reverted issue causing file alone.

Package/Module:
Intel\Features

[Impacted Platform]
ALL

Hsd-es-id: 16017545234
Original commit date: Fri Aug 5 00:48:42 2022 +0530
Change-Id: I85201ac46e3a752c5bf871d9311f16415758ea41
Original commit hash: eac8c4e5313dae7032dbb86ed3e204392f21ae39

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 9b87d45971c74f3978501f6205b84a145671ce95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:21 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_01

Hsd-es-id: N/A
Original commit date: Thu Aug 4 11:26:16 2022 -0700
Original commit hash: 2c806b27a75d1db130bbdb1a1badec57e3e21e38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: db63188bf2c04c00afba561e593f31d84656c4bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:11 2022 -0700 
-------------------------------------------------------------------------------- 
ACE Request BIOS to program ACE TCA.TCUSB register to 8

[Feature Description]
PSF Deferred Write Buffer support requires additional TCUSB setting.

[Resolution]
New Private field that controls if TCA needs additional configuration.

Package/Module:
ClientOneSiliconPkg->HdaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 22015426101
Original commit date: Fri Jul 29 13:50:37 2022 -0700
Change-Id: Ife8c2a4b2b5de26f0cfb52f6e2ccf8a906396ac1
Original commit hash: cbecedae1912cb12c3539cd91c66ff50f2159eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c

================================================================================ 
Commit: d515d5095560b582392b8542d2ff003c0df9de53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:07 2022 -0700 
-------------------------------------------------------------------------------- 
Fix GrantCount programming on MTPS Psf

[Issue Description]
BIOS tries to program PSF_1_DEV_GNTCNT_RELOAD_DGCR9 register which
does not exist and in results BIOS programs
PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT0 which should not.

[Resolution]
Program PSF_1_DEV_GNTCNT_RELOAD_DGCR8 register instead.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib

[Impacted Platform]
MTL-S

Hsd-es-id: 22015432335
Original commit date: Mon Aug 1 14:41:17 2022 +0200
Original commit hash: cc91c8e6b3e5626a2e4d828fd73262573d4d7c81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: 36bafbf5babe67816a88635aa38dc395e1dc1ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2324_00

Hsd-es-id: N/A
Original commit date: Thu Aug 4 08:04:17 2022 -0700
Original commit hash: 779580cd6cdb89b02462389f888a9ade4c65a7ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 71e97531612461ccc110ca5818b4ae2fdb9ceef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:49:02 2022 -0700 
-------------------------------------------------------------------------------- 
[TCSS]BIOS CM to use Force Power on 40G integrated products

[Feature Description]
Set/Unset force power for SWCM 40G ITBT product, register in three
phase, ITbtDxeEntryPoint, ResetHandler and ExitBootService

[Resolution]
Adding USB4 DXE driver for register call back in above phase

Package/Module:
PlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 15011664955
Original commit date: Tue Aug 2 23:08:11 2022 +0800
Change-Id: I8d3285da283d5f9c360d5e69dfe1d3f5feab48f6
Original commit hash: 9d23bc27e6295e8d6cbde7f6f18fe7c382b859b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4Hr.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf

================================================================================ 
Commit: fd0928a7dd0fcb7253defb08a0be4080c0e9df01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:59 2022 -0700 
-------------------------------------------------------------------------------- 
MTLP MTL P682 LP5 GPIO setting causing high power

[Issue Description]
Issue is caused due to improper gpio pin configuration

[Resolution]
Corrected gpio pin configuration

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015417146
Original commit date: Thu Jul 28 10:08:36 2022 +0530
Change-Id: Id5d26a960b536597164cb0850a6175f66e84e4d9
Original commit hash: 3e9e71d83672b678cec145253c808a34f8ab886e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 4f48d3856771c55152dac2c8631a60328782647b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:56 2022 -0700 
-------------------------------------------------------------------------------- 
FWSTS SMBIOS Table not created if HeciInit driver exits with an error

[Issue Description]
FWSTS SMBIOS Tables not updated in certain flows.

[Resolution]
Moved FWSTS smbios creation to a dedicated file with other
ME SMBIOS tables.
Reworked related files.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18022689415
Original commit date: Tue Jul 5 14:31:07 2022 +0200
Change-Id: I106fe01cb668cf6878011e2625e88492a00525de
Original commit hash: 3579ac7661e8add1dd952c317a06cec0411713d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FwStsSmbiosTable.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosInternal.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c

================================================================================ 
Commit: dae640d99208c2185b1f824536c9aa21e66a6bfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:52 2022 -0700 
-------------------------------------------------------------------------------- 
Fix ISH menu reveal in PCH Setup Menu

[Issue Description]
ISH menu is presented in Setup despite that ISH is disabled in PMC.
That is because function that checks if ISH is supported on platform
always returns true.

[Resolution]
Add creating HOB that contains BOOLEAN value of ISH is supported in PMC.
HOB is created in SOC lib and PCH lib both. If ISH is supported on any
of these - HOB value will be copied to SetupVolatileData and ISH menu
will be revealed in PCH Setup if HOB has TRUE value, and not be revealed
otherwise. HOB value is read in PCH Setup and and then is decided
to show ISH menu or not.

Package/Module:
MeteorLakePlatSamplePkg/Setup
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib

[Impacted Platform]
MTL-M, MTL-P, MTL-S

Hsd-es-id: 22015441084
Original commit date: Mon Jul 18 16:27:15 2022 +0200
Original commit hash: db64428764db96695aa198df7575aee7ff3dfd4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 2544d54d639fef937311fcba5a7798551b8cb52e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:49 2022 -0700 
-------------------------------------------------------------------------------- 
Correctly trigger BiosGuard SMI in capsule update code

[Issue Description]
BIOS update fails when BIOS Guard is enabled.

[Resolution]
BiosGuard SMI registration is changed from IoTrap to SWSMI.
The code to invoke BiosGuard SMI needs to change accordingly.

Package/Module: CapsuleFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017430595
Original commit date: Tue Aug 2 02:03:51 2022 +0800
Change-Id: Ic184dedfa137d42b22b67b928b8876c01a6b7665
Original commit hash: 12b6457e08c3e0cd10aeaf88daef631797f3f3f6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h

================================================================================ 
Commit: f99d0db4b9b3812a8671dbe1a3ad4f2ac9ae02bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:46 2022 -0700 
-------------------------------------------------------------------------------- 
Partial Klocwork errors fix

[Issue Description]
KW errors are reported in  BIOS 1292_00:

[Resolution]
Fixed KW errors reported under the packages mentioned above.

Package/Module:
Intel\ClientOneSiliconPkg, Intel\Features

[Impacted Platform]
ALL

Hsd-es-id: 15011452499, 15011440707, 15011440495
Original commit date: Tue Jul 12 18:05:04 2022 +0530
Change-Id: I7822b6618a0eba35134d244cb0fcf0b8813dc399
Original commit hash: af7ddc3e3319c239bd781a4013d68a374bba6ee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 793eaceb1196ab8d700d5173b3772489c3f58c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:40 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlSoc: Include GPIOv2 ASL lib in MtlPch

[Issue Description]
Gpiov2 ASL library was not included in the Fru.

[Resolution]
Includede the library.
Package/Module: ClientOneSiliconPkg/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 16016437144
Original commit date: Wed Aug 3 17:15:49 2022 +0200
Original commit hash: 61db22029aba836a9c956e0dd37896541d35caf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioMtlPch.asl

================================================================================ 
Commit: e099a0f47280d5442346c611be455bf2d7dd1a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:27 2022 -0700 
-------------------------------------------------------------------------------- 
MTLPS add SkuID for reworked RVP

[Issue/Feature Description]
Build-Verified MeteorLake_QualityCheck failed

[Resolution]
Resolve Bad DOS EOL newline character

Package/Module:

[Impacted Platform]
MTL-PS reworked RVP

Hsd-es-id: 1509151828
Original commit date: Thu Jul 21 17:34:47 2022 +0800
Change-Id: I69a1ce6d6f3fe38cecd542ea18bfc18282e5dccb
Original commit hash: 5af285bcc0b69ab006e76c7fc3f8160308ae50a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc

================================================================================ 
Commit: 0051f34debc03e84eda0b78aa808ea93bc77a012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:25 2022 -0700 
-------------------------------------------------------------------------------- 
MTL add SkuID for reworked RVP

[Issue/Feature Description]
Add SkuID for reworked RVP with topology 2 (i.e. DDIA DP + DDIB HDMI + TCP3 DP)
and topology 3 (i.e. only DDIB DP), including update their display ID and VBT
settings.

[Resolution]
na

Package/Module:

[Impacted Platform]
MTL reworked RVP

Hsd-es-id: 1509151828
Original commit date: Thu Jul 21 16:33:40 2022 +0800
Change-Id: I7fedb5bc12835c9ee9d181c4c4724f64e237732b
Original commit hash: b441b18ac51893ebb07d9e52dc85399c74d60456

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5OnlyDpRvp.dsc

================================================================================ 
Commit: 13389f3c271359883a590d4a68816eccdc2dd712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:21 2022 -0700 
-------------------------------------------------------------------------------- 
Disable Ncu Bar Decode in GFX

[Feature Description]
Disable Ncu Bar Decode in GFX

[Resolution]
Program all bits in VF BAR

Package/Module: IGFX

[Impacted Platform]
ALL

Hsd-es-id: 16017501705
Original commit date: Tue Aug 2 21:57:36 2022 +0530
Change-Id: I5fd5e457a066473f761cb26cf0f1300ac0c69288
Original commit hash: 0df629a8a6cdc1b9957ac3225cde27ef91acbd52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf

================================================================================ 
Commit: a3c2b4fd5bf312cdbe25357ae31a194b592b5472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2323_00

Hsd-es-id: N/A
Original commit date: Wed Aug 3 21:34:11 2022 -0700
Original commit hash: ec8c9ea6a295af86fb1139e01d041a66e484c2a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2fa44f74c8d478e9e78de5f928e77867c0d20ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:11 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2323_00) and reset Minor Version to 0

Wed Aug 3 20:25:19 2022 -0700
Original commit date: Wed Aug 3 20:25:19 2022 -0700
Original commit hash: 539969be794b5fec3da2ba89410291ab5f4464e1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 596a85ba2d8e1e1c11cde65510daa3d2540d161d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:48:10 2022 -0700 
-------------------------------------------------------------------------------- 
Extend CSME Measurement to TPM-PCR option Enumerating Twice

[Issue Description]
Extend CSME Measurement to TPM-PCR option Enumerating Twice
in the Bios page under PCH-FW Configuration.

[Resolution]
remove the extra setting of Extend CSME Measurement

Package/Module: MeteorLakePlatSamplePkg / ME

[Impacted Platform]
MTL.

Hsd-es-id: 16017494267
Original commit date: Wed Aug 3 15:34:34 2022 +0800
Change-Id: I54573013eb32c196b2ce35c48c342ead07a84b58
Original commit hash: 70f61f8f89187e3b5d96f23990ba77d5759ee74d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: f22f4835be396e9c01a5ac4f4147b9066916525b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:55 2022 -0700 
-------------------------------------------------------------------------------- 
Partial GPIO support for MTL-S to enable PCIe RTD3 on SIMICS

Hsd-es-id: 15010981671
Original commit date: Wed Jun 1 15:36:14 2022 -0700
Change-Id: I393ac890899903d4045bedb8b265be3a9fe31163
Original commit hash: e434333030bd4bc908ccde44c65bf65cf00fbf03

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: f7f98fe8c9e3a0280f35bab87e646d8417cb8f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:39 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlSoc/Sata: Set power management on SATA adapter

[Feature Description]
SATA adapter is a new IP which requires BIOS configuration to enable
power management in order for platform to enter S0ix. BIOS needs to
enable autonomous power management and disable acc clockgate.

[Resolution]
n/a

Package/Module: ClientOneSiliconPkg/MtlSoc/Sata

[Impacted Platform]
MTL-M/P

Hsd-es-id: 18023193107
Original commit date: Mon Aug 1 14:46:50 2022 +0200
Original commit hash: 6e1a83036f7cd555a2dd14eb18eec6a3664646a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Include/Register/SataRegs.h

================================================================================ 
Commit: 386d89f5c0faf41e3ab2ef4e8b297f0b14438874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:37 2022 -0700 
-------------------------------------------------------------------------------- 
Trace captures are not decoded completely with undefined messages.

[Issue Description]
Some ME post code are not fixed value and caused the decode failure.

[Resolution]
Assign fixed value to ME post code and update doxygen file.

Package/Module: C1S/Doxygen

[Impacted Platform]
MTL

Hsd-es-id: 22015513345
Original commit date: Wed Jul 27 13:29:25 2022 +0800
Change-Id: I718be90868515d4c76e1b77f770a50e05ddb0de0
Original commit hash: 91e88d7aaadb745a12a941c2e65f14838eb72e37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 381397d46960acc9f5b05b9b5b97339fcccd5909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:35 2022 -0700 
-------------------------------------------------------------------------------- 
Remove Hybrid storage support

[Issue Description]
BIOS shall remove the Hybrid storage drive support from client platform

[Resolution]
Removed the usage of Hybrid storage support since Hybrid storage devices
are discontinued

Package/Module: ClientOneSilicionPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017146692
Original commit date: Tue Jul 5 19:48:30 2022 -0700
Change-Id: Ib195e5dbadfd9f1f4830dcc6931fdc180ee60270
Original commit hash: c6bee034241792230254a3c4aef54cd86c4e93ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStoragePolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 2079a986f1a461c1da3cc0173ac743034e1bf4de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL FSP] CF9 Global Reset Configuration is not done in Dispatch Mode

[Issue Description]
Because of PcdFspWrapperEnable clean up, some function's behavior is
not as expected as before.
LockConfig() in MeReadyToBoot.c will always be skipped because
PcdFspWrapperEnable is always set to true on MTL.

[Resolution]
Keep original behavior and
1. Remove PcdFspWrapperEnable == 1
2. Replace PcdFspWrapperEnable == 0 by PcdFspBinaryEnable == 1
3. Remove PcdFspWrapperEnable from DEC/DSC

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017178096
Original commit date: Tue Jul 5 12:57:11 2022 +0800
Change-Id: Id19d38dc7fb3bb78af740b397566bd028755a5eb
Original commit hash: dbd789cde87568a3c3caad1ca87d720b13382d0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 2855f658aed55535f9abb1c6652bcae73f8bafbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:47:03 2022 -0700 
-------------------------------------------------------------------------------- 
Update Processor Disable setup knob

[Issue Description]
SetupPgPtr(???/Processor Disable/) is not as expected
which should has full path

[Resolution]
Update Processor Disable setup knob
by checking PcdOverclockEnable

Package/Module: PlatSamplePkg\Setup

[Impacted Platform]
ALL

Hsd-es-id: 15011581214
Original commit date: Tue Aug 2 13:39:40 2022 +0800
Change-Id: Ib3c9ab13bfd4813eebd4e06f4d4352461df5eae0
Original commit hash: 09071f065785477d72cd29329052973b3941e2df

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 6a2a73201d2890cb029ecc3ad8bdd2f4ea6f874c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2322_01

Hsd-es-id: N/A
Original commit date: Tue Aug 2 21:34:38 2022 -0700
Original commit hash: 91505e1cdc376fb90c3188259870811762b66b2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f7e7c2c3cff9d91019f6b23ad74e413a0a698d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Align FSP ResetType with FSP 2.4 SPEC

[Issue Description]
FSP ResetType in Platform/Wrapper code doesn't align to FSP 2.4 Spec.

[Resolution]
Changed FSP reset type from UINT32 to EFI_STATUS.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017386186
Original commit date: Tue Aug 2 09:33:38 2022 +0800
Change-Id: I3972c153b3bfbc53b278849830276ef9aa4d39da
Original commit hash: 617b89a8efd8aca5f004a934482777f0fdff4f25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformLib/DxeFspWrapperPlatformLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/PeiFspWrapperPlatformResetLib.c

================================================================================ 
Commit: 7b3b0d637b667e4868b4a251f857423af956e24b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2322_00) and reset Minor Version to 0

Tue Aug 2 20:24:34 2022 -0700
Original commit date: Tue Aug 2 20:24:34 2022 -0700
Original commit hash: e49a7524b17d0179349ec4ad1aa3e6e73194345b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 854affd976eef703c3c2b6056de9c1f6565d586d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:36 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/VTd Remove VTd PEI PMR platform driver

[Feature Description]
MeteorLake pre-boot DMA protection feature does not use PMR for PEI
phase DMA protection.

[Resolution]
Remove driver PlatformVTdInfoSamplePei.
Remove PCD gBoardModuleTokenSpaceGuid.PcdVtdDmarPeiEnable

Package/Module: MeteorLakePlatSamplePkg/VTd

[Impacted Platform]
ALL

Hsd-es-id: 15011665748
Original commit date: Fri Jul 29 09:43:53 2022 +0800
Change-Id: I213502ff592c52f4eb5caf79ec73ace998cbf3e8
Original commit hash: cf4ada4bc8fa8ff2b824fb521d6227cb2f3809c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni

================================================================================ 
Commit: 1e2744c5664917b3ee9949870fb86d82108e38d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:46:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][VMD] Revert correction in VMD initialization call sequence due to
function remapping and add alternative fix

[Issue Description]
VMD RTD3 ACPI interface uses original B/D/F numbers to map and call the
respective RP-Index ACPI methods. Since VMD initialization called after
function remapping in current BIOS flow, B/D/F numbers gets modified if
RP with function 0 is disabled. This will trigger wrong RP index ACPI
methods in D3cold flow.

[Resolution]
1. Reverted the change in which VMD init is called after function
remapping and moved it back to before function remapping.
2. For the function enumeration of non-zero functions - modified
the VMD device discovery flow to continue detecting root port devices
even if function 0 is not available. That way, VMD setup menu will
continue to display the original B/D/F number and not the remapped
function number. In this case it will trigger respective RP-Index
ACPI methods during D3cold flow.

Package/Module:
VMD init

[Impacted Platform]
All

Hsd-es-id: 22015564430
Original commit date: Thu Jul 28 23:03:11 2022 -0700
Change-Id: I7cf78f991ff8762c256bc144f38742d546e7fecb
Original commit hash: 7bfca52bae0f0993df0920017725e36b0e544cf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 1ab5bc1917ffdca5ab9d89f67e0509b58fe9cacc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2322_00

Hsd-es-id: N/A
Original commit date: Tue Aug 2 06:27:45 2022 -0700
Original commit hash: 712459f53d9ce396ce886cc775f1247b8a69c98c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97fe9c06bdea4c3d7f484186d554f31a6d614bbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:52 2022 -0700 
-------------------------------------------------------------------------------- 
Fixing build failure with MtlPmcSocLib

Hsd-es-id: 16017378838
Original commit date: Tue Aug 2 16:01:06 2022 +0530
Change-Id: I2c7158fb6e37c4a9a9a75e547eb31fd2ad6b0fc9
Original commit hash: 03b1cdf1dfee6f912f785cadf32cc1b2ae6eb65a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 2046c429292a97687907dc62aca0a2a89552bc7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:44 2022 -0700 
-------------------------------------------------------------------------------- 
Set Temporary RAM stack size to 0x40000 when FSP API mode.

[Feature Description]
Set temporary RAM stack size to 0x40000 for reserving sufficient stack
size for FSP API mode.

[Resolution]
Set PcdPeiTemporaryRamStackSize to 0x40000 when FSP API mode.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL.

Hsd-es-id: 22013738345
Original commit date: Wed Jul 27 15:18:48 2022 +0800
Change-Id: I865965afc3f2f3b0564ba17cde86882176843d31
Original commit hash: 5f01355f5f188d366af1dad2b62f6f5913a56b7e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 11bfa91885166d0247300e6f1f834a09b9ee4db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:27 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS should not write to the masked field of PMC

[Issue/Feature Description]
Bios is clearing the field which is masked.

[Resolution]
Instead of writing the 32 bit value use AndthenOr logic

Package/Module:ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL P\M\S.

Hsd-es-id: 16017378838
Original commit date: Wed Jul 27 11:05:58 2022 +0530
Change-Id: I8ff5f5da2c11210050128d4540ab1b28faad2cdf
Original commit hash: 076d6a5810b20e3048fa0907848489e038eef9f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: 5574853a880e0511ccd20d3643e1c3b2086ebc72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:25 2022 -0700 
-------------------------------------------------------------------------------- 
MTP/PMC: Disable the pegged active to ring and SA for TSN if the TSN is disabled.

Hsd-es-id: 18022142075
Original commit date: Fri Jun 3 19:34:50 2022 +0530
Change-Id: I56da25cb32e2c47dfb16fc9983d0710f6febd994
Original commit hash: 23f99dd593441a515d4d2de05f9861c7f60c6282

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchTsnLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPmcLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PmcRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchTsnLib/PeiDxeSmmMtlPchTsnLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTsn.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c

================================================================================ 
Commit: e10efcb11af8993c2ae06c23532d55fe44799138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:21 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2321_00

Hsd-es-id: N/A
Original commit date: Mon Aug 1 21:33:54 2022 -0700
Original commit hash: 9502546a2b29da093c442950eda8cb0816ecb221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 59e8390f72edefbce19aa586e6ee6a1d68ee4ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:19 2022 -0700 
-------------------------------------------------------------------------------- 
Resource Priority- CPUID Support RP feature

[Feature Description]
CPUID Support RP feature

[Resolution]
check for Rp enable bit and updated support for resource Priority

Package/Module: ClientOneSiliconPkg

[Impacted Platform]

Hsd-es-id: 16017375427
Original commit date: Mon Aug 1 16:39:50 2022 +0530
Change-Id: I8aaab4b81a297562c9013fdb3dca494351957de2
Original commit hash: 2230d094821c44bd5149bb88d69303981202be83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: f998e2dd313682df1ba98679c1122190f7d0f048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:45:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2321_00) and reset Minor Version to 0

Mon Aug 1 20:26:08 2022 -0700
Original commit date: Mon Aug 1 20:26:08 2022 -0700
Original commit hash: 7317e2ed718674850326a9c929cd1cd8319e50a1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1990ec519e45279a67c32c80593ce6cd16bbf8df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:30 2022 -0700 
-------------------------------------------------------------------------------- 
FSP-M\S is not honoring Bootloader's Debug Handler
[Issue Description]
1. DebugLibDebugPort Library assume SEC modules are part of FSP T only and redirect
only those messages passed to Bootloader.
2. FspWrapper using FSP S Config UPD for FspEventHandler.
[Resolution]
1. Add a case to handle Debug Messages from FSP M SEC and PEI
2. Use Correct UPD from Wrapper side to get messages from FSP.
[Impacted Platform]
All Programs.

Hsd-es-id: 22015509664
Original commit date: Wed Jul 27 12:19:17 2022 +0530
Change-Id: I1be72636b7c98bb51429a6615a45938ceea434f0
Original commit hash: 3f650cffea4eaa9635c2e15b6d21275b4170db81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: e2c77b4857986776c0a144d720d0b5121ad6a13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:26 2022 -0700 
-------------------------------------------------------------------------------- 
Resource Priority- CPUID Support RP feature
[Impacted Platform]
MTL

Hsd-es-id: 16017375427
Original commit date: Wed Jul 27 12:19:33 2022 +0530
Change-Id: I3f2e02bec5502eaf17c185fac6e5f7489a2f8b89
Original commit hash: 88d3409ce0d2435d389aea314d36529a975cd456

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: e3fec1deabd13e99b0a356bcadac7b130d0f1b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:20 2022 -0700 
-------------------------------------------------------------------------------- 
Fixed KW errors reported in BIOS 1307_00
1. Pointer 'HeciPlatformErasePsrData' returned from call to function 'AllocateZeroPool' at line 131 may be NULL and may be dereferenced at line 146
Reported in file Intel\PlatSamplePkg\Features\Rpe\RpeAmtSupport.c

2. Expression '*BaseAddress' can never reach the value '0xFFFFFFFFFFFFF000'
Reported in file Intel\ClientOneSiliconPkg\IpBlock\SerialIo\I2c\LibraryPrivate\SerialIoI2cPrivateLib\SerialIoI2cPrivateLib.c

Hsd-es-id: 15011638244, 15011638287
Original commit date: Fri Jul 29 17:29:03 2022 +0530
Change-Id: I19c427f9de9a54cd13e9833a0db7d4aabb900a91
Original commit hash: 9fb2c96370381f5d8051abcd2e350c10a0130839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: e30bcce584a7ae6e3eca2570958084bff692a69f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:12 2022 -0700 
-------------------------------------------------------------------------------- 
[KW] HeciBarAddress is used uninitialized.

[Issue Description]
HeciBarAddress in MeGetHeciBarAddress() is used uninitialized.

[Resolution]
Initialize ME Handle before getting HECI BAR address.
Also fix MeDeviceInit failed when getting wrong address.

Package/Module:
ClientOneSiliconPkg/IpBlock/ME

[Impacted Platform]
MTL

Hsd-es-id: 15011440535
Original commit date: Fri Jul 29 15:40:17 2022 +0800
Change-Id: If0f623975cc3fd429c226677540a7e88a5add8fc
Original commit hash: b4e512d11b4417cbf1b70690d71c8d8f73294eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: bd8388b11f506dc1b498b78a46441f37fdbf1c57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:07 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] BRDS for Mutual BT WiFi SAR Increased Power Mode

[Issue/Feature Description]
The BRDS object to support
Bluetooth Increased Power Mode SAR Limitation feature.

[Resolution]
Add Increased Power Mode SAR Limitation feature.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011506808
Original commit date: Fri Jul 29 19:31:15 2022 +0800
Change-Id: I6f857aafad5baf1fd6ca96ced64db670cfc2c832
Original commit hash: b87668bc62be536d6c4ac569ade53fec5d7cbf42

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 45b4feb3569d80ea5a69fc92247c4b762d2fe8be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:05 2022 -0700 
-------------------------------------------------------------------------------- 
[CNV] BRDS for Mutual BT WiFi SAR Increased Power Mode

[Issue/Feature Description]
The BRDS object to support
Bluetooth Increased Power Mode SAR Limitation feature.

[Resolution]
Add Increased Power Mode SAR Limitation feature.

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011506808
Original commit date: Fri Jul 29 19:30:13 2022 +0800
Change-Id: I6f857aafad5baf1fd6ca96ced64db670cfc2c832
Original commit hash: 385c2adf3c15976743ca0c2b1d14aebea85e2864

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h

================================================================================ 
Commit: 51b3ff1e4c137dd0e424e5af6f1a16eb4ea4a034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:03 2022 -0700 
-------------------------------------------------------------------------------- 
Drop the support of S3 for MTL M

Hiding Low Power S0 Idle Capability option from BIOS setup for MTL M

Hsd-es-id: 16017152207
Original commit date: Wed Jul 6 14:14:57 2022 +0530
Change-Id: I5b05b835163b20ca81f10a78c981e22d015b88d8
Original commit hash: 99e13deb5ab2f96d48b731a8295aa13723d5a405

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: ef8e8a716f1ecdff2c88a63361c56c6ab21fe256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:02 2022 -0700 
-------------------------------------------------------------------------------- 
MTL-SOC-S Gpio Library Cleanup.

[Issue/Feature Description]
Library needed some typo fixes.

[Resolution]
Required typos are corrected.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc/

[Impacted Platform]
MTL-SOC-S

Hsd-es-id: 16017447688
Original commit date: Fri Jul 29 11:27:44 2022 +0530
Change-Id: I2c96219f63c44f62c248bcd99b27b5f0f1c70bfa
Original commit hash: 83651221a2e1fe625a4859e8db4eeababd53847a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c

================================================================================ 
Commit: e110901d5a0aa29a52ed1cc244b56d4ca377cdf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:44:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2317_00

Hsd-es-id: N/A
Original commit date: Sun Jul 31 21:33:29 2022 -0700
Original commit hash: f09462207e71a3ab5e914e36914ead78a4ba2296

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 00a2fe3ca8b2189f0cd0ce3246708b3725473e4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:54 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2317_00) and reset Minor Version to 0

Sun Jul 31 20:25:02 2022 -0700
Original commit date: Sun Jul 31 20:25:02 2022 -0700
Original commit hash: 0c9a523ef08f5f05d38a1d89bbb6abbf875000a1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 49ed06e90fa4a4c9e03c00562601313b1a3917cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:52 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS Implementation according to CSI FAS version update - 0x00010019

[Issue/Feature Description]
The request is to update bios implementation for CSI FAS version update.

[Resolution]
Update CSI veresion to 0x00010019.
Updated IpCsiReg.h with REG_* macros to handle up to 8 register fields.
Uncrustify with edk2 cfg.

Package/Module: ClientOneSiliconPkg/IpCsi

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22015565593
Original commit date: Fri Jul 29 14:07:12 2022 +0800
Change-Id: I491434b0861088d7f754039f8c11a98a990f9fac
Original commit hash: 2c112412c66fa92eb16cf2b9ba7aa78de8f0351f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/IpCsi.h

================================================================================ 
Commit: 33fb314aba2666f59b4f83e1f6c260a4a1c7209e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:49 2022 -0700 
-------------------------------------------------------------------------------- 
SUT might not trigger global reset after enter an incorrect password 3 times in MEBx menu

[Issue Description]
When login attempts exceeded, if there is no reset required after exiting MEBx, global reset is not happening.

[Resolution]
Issue a global reset when exit MEBx. This gives user chance to save changes if there is any change made before entering MEBx.

Package/Module:
Features/Manageability/MebxFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011659311
Original commit date: Thu Jul 28 17:57:36 2022 +0800
Change-Id: I2e2a52e0e6d4e1a993600828a5040efb3212fffa
Original commit hash: 3db0c31d7dae161fcdc68babc6e394282ed6d2de

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 1c6036e2ca9f259e664864f8c2a70af8371acbba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:26 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2316_00

Hsd-es-id: N/A
Original commit date: Sat Jul 30 21:33:36 2022 -0700
Original commit hash: 2d9b8cff219a5d2845568b616abd1b5003e8a734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3928529d01cf27068a92ac1659bac56d55ac9136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:24 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2316_00) and reset Minor Version to 0

Sat Jul 30 20:23:40 2022 -0700
Original commit date: Sat Jul 30 20:23:40 2022 -0700
Original commit hash: 0453282dbb4852d8cf08c01bf24cb826a6935587

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 7a388e421e60edefcb0c6e6d9efe07ff2e48a1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:18 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Replace usage of current Gpio library with new GpioV2 library

Changes include:
1. Replace usage of current Gpio library in PeiPchInitLib with new GpioV2 library.
2. Add missing pad signal definition (pchhot_b).

Hsd-es-id: 18021146426
Original commit date: Thu Jul 28 13:57:29 2022 +0200
Change-Id: If9a2d9ab663049738167bc7f84eb1d18e016a5b6
Original commit hash: c63942182ccad292807f25a94a4f9604f4f03358

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: 088e15c6d71baaa104c10d7cd23d96f881bb6c80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2315_01

Hsd-es-id: N/A
Original commit date: Fri Jul 29 21:34:33 2022 -0700
Original commit hash: 9da073458a11086f4c0888fbabeb4ecb31f3aba0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: feec3a1d84862d727cf33bf17e80968312fe6675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:15 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2315_00) and reset Minor Version to 0

Fri Jul 29 20:23:42 2022 -0700
Original commit date: Fri Jul 29 20:23:42 2022 -0700
Original commit hash: 55df71bd57dce948b80fa5095d75b3badf2136c6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 41b239193dfb5f8a4f22f7fab127b459d0662a4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:10 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 4#

Manual aligning definitions. Aligning code in AceRegs.h.

Hsd-es-id: 14016438535
Original commit date: Mon Jul 11 10:11:02 2022 +0200
Original commit hash: e878f9c5b2bbd312963eddf356918e24554670e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 25ce45ee431fd5cc423f7865a73e096f55315893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:08 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 3#

I manually removed x dependence logic in ACE_HSTMEM_HDAML_LCTLX header segment. I had to divade this segment to HDA Link and iDispLink.

Hsd-es-id: 14016438535
Original commit date: Mon Jul 4 10:50:00 2022 +0200
Original commit hash: ef72011978e6a247697454104718691edc4a3988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: bd0bcba9f2dac1aedbdf19d1b48647c342fb98c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:07 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 2#

Automatic aligning definitions with use of hrename.py tool.

Hsd-es-id: 14016438535
Original commit date: Mon Jul 4 08:37:15 2022 +0200
Original commit hash: 32cb373c0fd9127a5f51daa09d0d6fd067d0d230

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 3ab30c1452d20a9f195349e98dc02b85edcb9155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:05 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Removing + logic from header

I removed + logic from header values, to be more similar to OSXML and easier to
compare.

Hsd-es-id: 14016438535
Original commit date: Sun Jul 3 21:20:13 2022 +0200
Original commit hash: 639151ba0477b50e56b9eed31bc03bd8a63b11da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h

================================================================================ 
Commit: 5d639c3cbd932888fee945ba1d6e159ec4256382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:03 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 1#

Definitions have been modified that have almost identical names and the same values.
Changes was applied using hrename.py tool, which affected whole repo.

Hsd-es-id: 14016438535
Original commit date: Sun Jul 3 20:34:34 2022 +0200
Original commit hash: f0162e531e42e757ae31570ade856d181486f6c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 5a4ad3110a30aa9226ae6a50d34dad5ecba0d367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:43:02 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HDA: Deleting redundant definitions

Executed with use of hclean.py tool. Some sections were joined, so I
added new line between it to look identical as previous version.

Hsd-es-id: 14016438535
Original commit date: Sun Jul 3 12:49:03 2022 +0200
Original commit hash: f354ac0a1a02113aa869d4a77e4d1ddb7bc6a0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h

================================================================================ 
Commit: 1785135fbabef29246ffba0f6c05bc15dcb9c1d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:49 2022 -0700 
-------------------------------------------------------------------------------- 
[LPSS] I3C slice requires dedicated PME enabling for wake related capabilities.

[Issue Description]
I3C D3 wake related logic is very similar to XHCI, ACE, PCIE - where driver enable PME Enable Bit in Pci Config Space and PME Status reflects current state.

OS will use this mapping and when PME Enable Bit is set it will also enable GPE as optional wake source.
Without this change controller cannot wake itself from D3.

[Resolution]
For GPE to work and wake I3C BIOS has to expose:
_PRW () -> return BIT14 + GPE block offset
_S0W (3) -> D3 wake capable
under ACPI I3C Device block definition.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
ALL

Hsd-es-id: 14017151021
Original commit date: Wed Jun 22 10:44:30 2022 -0700
Change-Id: Ief4f9259f9fc978578bb81d19fa0115446462b55
Original commit hash: 3a9cc60b25914868f29b3f2b9599a1ae69aede7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/SerialIoI3cMtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/SerialIoI3cMtl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: aa4f3674a6f5779625c3a390ebebce7e4f6acee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:34 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2315_00

Hsd-es-id: N/A
Original commit date: Fri Jul 29 04:22:12 2022 -0700
Original commit hash: 1209ef9cb3dd20a3cfde3780a51cea3a68ab8255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6fe4923e5c60981e7449d533138078f1a233a7ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:31 2022 -0700 
-------------------------------------------------------------------------------- 
MTL : Klocwork Errors 2281_00

Hsd-es-id: 16017217979
Original commit date: Thu Jul 28 20:16:03 2022 +0530
Change-Id: I093eb965593a7aeed65134ad3132c2506c4a8250
Original commit hash: b7d4cbef43824041e19ba92a2404eea1f6ff63b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 124ce14d15c1981f874b75e2e6e7ce5de6a5abd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:30 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "[MTL][Security]LPE related knobs not detected through xmlcli"

This reverts commit 27e24da163bd9ca83c983990e554737fea562564.

Thu Jul 28 18:52:22 2022 +0530
Original commit date: Thu Jul 28 18:52:22 2022 +0530
Original commit hash: b4f7ff5bd2078187b24305f391e06ba34e1b74dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Include/Setup.h

================================================================================ 
Commit: 3a76a4876d4acb34d3d19cb971e19aaeefff8154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:28 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][Security]LPE related knobs not detected through xmlcli

Hsd-es-id: 15011542277
Original commit date: Wed Jul 27 20:54:46 2022 +0530
Change-Id: I1b77397b0ac5718d0e3a3fd8c489b9e2dde9f7a4
Original commit hash: b5e923bc20a536d7628c8a48d0a7906ebb210e39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Include/Setup.h

================================================================================ 
Commit: 13180b67aab2a75762ff42b8407ea861ecd8d7f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M/P] Requesting BIOS setup option

[Feature Description]
To add BIOS setup option to control CPPMFALIGNCTL for usb2dbc
debuggability Avoid ASL usages UAOL

[Resolution]
Added policy check to ASL code to access CPPM when CppmFaEn is disabled.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017446294
Original commit date: Thu Jul 28 12:07:37 2022 +0530
Change-Id: I825ebb5edfe65dfbc0d28c6d3c71b4c2f33c485b
Original commit hash: b0ab25d8f76272e5cd7486820560752d61b7e72a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocHobs.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/IpBlock/Pmc/AcpiTables/Pmc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 24e9e800090cee52bf2d59ba781192a49e117b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:22 2022 -0700 
-------------------------------------------------------------------------------- 
MTL PO : BIOS shall remove safe setting GPE1.

Hsd-es-id: 16017449588
Original commit date: Thu Jul 28 15:53:38 2022 +0530
Change-Id: I694a990ce2558b2f5059991721d87bd40930af29
Original commit hash: 355b595dc87169bc96edb92ab9c853137db2803d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e6ed49bfc334c9f6dbc3eb21efd9a30e16bbc74e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:15 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe Root Ports are visible in MTL-P.

[Issue/Feature Description]
PCH PCIe ports are visible in Setup Menu

[Resolution]
When not available, Setup Menu entries should hide unused PCH PCIe ports.
This change basing on detection of PCH ports hides them in Setup Menu.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015559203
Original commit date: Thu Jul 28 14:48:56 2022 +0200
Change-Id: Ib278b01e691d1f82281b2f3804242fdfe79fe735
Original commit hash: 8a15a342065e2ede41cc92df020df7ddafecc583

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: ce2ec4050b6dd2aa75906ab6e742f548fe028926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2314_00

Hsd-es-id: N/A
Original commit date: Thu Jul 28 21:33:41 2022 -0700
Original commit hash: 20a42e23ffc059d201b2141d64e2f85ef613946e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2e3e3a4afe623c7c34bd4dbb9964382e2824991e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2314_00) and reset Minor Version to 0

Thu Jul 28 20:23:37 2022 -0700
Original commit date: Thu Jul 28 20:23:37 2022 -0700
Original commit hash: d0e572feb65c53b98058dd1593a5c4d3e923fea2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3fea1363556c5ab0f008ed62fb99ad65aed8a0ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:07 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.12.3

Thu Jul 28 16:18:37 2022 -0700
Original commit date: Thu Jul 28 16:18:37 2022 -0700
Original commit hash: b9e8e9fe151f878386b70631a1491b57d38baaba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6aa7d65e503e2bedea0f2a37796a1fab895a665e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Blank Display observed while system is in OS with Bios v2313_00

[Issue Description]
With MRC 0.6.12.2 multiple DDR5 systems exhibit a blank display issue when
booting into OS.

[Root Cause]
The issue is not yet root caused but inital triage data shows that the issue
is not reproducible when either DdrSafeMode or McSafeMode masks are reverted
to their previous value.

[Resolution]
Reverted the DdrSafeMode config mask to the pre-MRC 0.6.12.2 value as a
temporary workaround while the issue is debugged.
DdrSafeMode = 0x1FF:
- Enabled bit[0] DDR_SAFE_BASICPM
- Enabled bit[1] DDR_SAFE_SPINEGATE
- Enabled bit[2] DDR_SAFE_DCC
- Enabled bit[3] DDR_SAFE_R2RTRAIN
- Enabled bit[4] DDR_SAFE_TRANSFORMER
- Enabled bit[5] DDR_PLL_OPERATION
- Enabled bit[6] DDR_SAFE_ODT_SENSEAMP
- Enabled bit[7] DDR_SAFE_VTT_TERMINATION
- Enabled bit[8] DDR_SAFE_PERIODIC_COMP

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14017199608
Original commit date: Thu Jul 28 12:30:08 2022 -0700
Change-Id: Id46d85759b4dd13a977f89cb523559d8430effd2
Original commit hash: e95afcf093f8eebe5c561fa985ef209802a2ccbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 481717a4e835777ab68be882c6acac8ef7bdd23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:42:00 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update/Cleanup Partial Header list for MTL

Cleanup and update Partial header UPD list for FSP M and FSP S for
MTL. We are opening up approved embargo UPDs such as Vpu, I3C.

Hsd-es-id: 22015439406, ISE-22015531865
Original commit date: Wed Jul 27 00:38:01 2022 -0700
Change-Id: I62da363caab3a8428c24ca2a3639f62331b90c08
Original commit hash: 463cdd031ae24abfd1625421bd723120f9193946

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 69059cd8ddf57f3caa151d14fb8502d219220d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO][TCSS][PD-AIC]: PD-AIC FW Version not enumerating properly in BIOS.

[Issue/Feature Description]
PD-AIC FW Version not enumerating properly in BIOS.

[Resolution]
Revert to original data buffer updating function.

Package/Module:

[Impacted Platform]
MTL-P

Hsd-es-id: 22015550110
Original commit date: Thu Jul 28 09:42:00 2022 +0800
Change-Id: I09efbae3976e3a3dcf6dd2d793f9078fb3c69bbb
Original commit hash: e9f06524b1db259390c6979c78bd0c5b08b4307e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 3ca1b6682ac81014fe150bd8e85e150350e6a82a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Refactor WwanFccLock with hardcoded string and UEFI Variable

[Feature Description]
WWAN FCC Lock feature must be implemented with hardcoded string and UEFI Variable based solution.

[Resolution]
Remove FCC lock from setup menu
BIOS checks if hardcode FCC lock string is valid or not

[Impacted Platform]
MTL

Hsd-es-id: 15011498441
Original commit date: Wed Jul 27 18:18:57 2022 +0800
Change-Id: I38ceab14806f5a85f3a89dcba5d6424823611305
Original commit hash: c487d528fd93f57d96d9f1a21d4b1a802ca147e7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoStrings.h
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 8384d3f9992dee9bfd64f0357b48b542806fdf0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL S] DMI3BAR and DMI3 decode register Initialization in IOC seems not working

[Issue/Feature Description]
DPDMI BAR0 & BAR1 are not programmed

[Resolution]
Program DPDMI BAR0 and BAR1 in IOC

Package/Module:

[Impacted Platform]
MTL-S

Hsd-es-id: 22015419875
Original commit date: Wed Jul 20 14:56:24 2022 +0530
Change-Id: Ibd9fbec23b385ea5721eb65ce84a138b4eae044d
Original commit hash: 9525661b9b853cd26d495d8193fe59686ef49b24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/IncludePrivate/Library/IocLib.h
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: c261bd17d33f692820f5e64e48db1f3c50a6ebe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:44 2022 -0700 
-------------------------------------------------------------------------------- 
Update IP register/names base on 0.8 OSXML release for PCH/South-SoC IPs - GbE

[Feature Description]
Updating GbeRegs.h and GbeHeaderGenerationRestricted according to OSXML header.

[Resolution]
The following defines are not defined in OSXML header:
B_GBE_MEM_RAH_0_RAH and
N_GBE_MEM_RAH_0_RAH

So, both have been added to the ignored list in GbeHeaderGenerationRestricted.ini file.

ClientOneSiliconPkg/Gbe:

[Impacted Platform]
MTL

Hsd-es-id: 14016438594
Original commit date: Wed Jul 27 18:15:20 2022 +0200
Change-Id: I6f2c5324779fd02d5ccce749fbfa8e09dd22c252
Original commit hash: d67ec9659c4bfd4d27ae4751d7c37831af2d3437

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h

================================================================================ 
Commit: 61bd84fd1d4dc5f13a63a8011cfd361a91510ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:41 2022 -0700 
-------------------------------------------------------------------------------- 
MTL PCIe Speed to "auto" for PXPA/PXPB/PXPC/PXPD/PXPE - all Gen4 controllers

[Issue/Feature Description]
remove POR safe settings for PCIe speed and make it Auto by default which is POR configuration

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017168513
Original commit date: Tue Jul 26 00:17:03 2022 +0530
Change-Id: I80be6b2c195d78bd0f6258e2d578c63d139d771c
Original commit hash: e01a2af17a19e7a4cd89425608b32cd1d4637859

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 95c54e78eff3faa3240ed42bb44042c8e0b1835b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:35 2022 -0700 
-------------------------------------------------------------------------------- 
DLVR SSC control and switching frequency selection in BIOS

[Issue Description]
Updated DLVR default settings

[Impacted Platform]
MTL

Hsd-es-id: 16017058662
Original commit date: Wed Jul 20 15:22:16 2022 +0530
Change-Id: I2f7bfe86d55751b8aa78e63288087d012b546fae
Original commit hash: 10d90285005e18ddd58ebf992022bf83ee75cbd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: e1dc6329b40d05f6469f9ee20f2f6cce95f365ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:33 2022 -0700 
-------------------------------------------------------------------------------- 
Add proper SOC check while getting GpioV2Access.

[Issue/Feature Description]
Without proper check in SOC section an attempt to
get GpioV2Access may result in error and ASSERT.

[Resolution]
Add proper SOC check while getting GpioV2Access.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-M/P, MTL-S, MTP-S

Hsd-es-id: 18022849064
Original commit date: Wed Jul 27 13:32:14 2022 +0530
Change-Id: Iee23a1f1c07699f0b8b532516248ea6b5b177549
Original commit hash: 4005c1f3e0502b368291b38434bdd1f9a3ab655e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 3676e9582e406f429a0799269321b02a346bcae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:32 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2313_00

Hsd-es-id: N/A
Original commit date: Wed Jul 27 21:34:29 2022 -0700
Original commit hash: ffd526ec4b6e09abd49acf3a9a172057f948d55c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f569aa11560d24d7e4a198bb6431e8cd9fb28e08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:30 2022 -0700 
-------------------------------------------------------------------------------- 
 Bypass Svn check in Simics environment.

[Issue/Feature Description]
In Simics, the Svn check failed, which is caused by the
failure of retrieval anti-replay SVN information.

[Resolution]
Bypass Svn verify for capsule update in Simics

Package/Module:Features/FirmwareGuard

[Impacted Platform]
MTL

Hsd-es-id: 15011628986
Original commit date: Mon Jul 25 12:49:05 2022 +0800
Change-Id: I7635a80f83ec2797426533185335b3923d50d143
Original commit hash: 0fffcace0ce9b556245b8e73b2c8cc2d9a47d8a8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf

================================================================================ 
Commit: 474d2f77777d5539eec5888aa6f9f00ef3f2bf29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:28 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2313_00) and reset Minor Version to 0

Wed Jul 27 20:24:09 2022 -0700
Original commit date: Wed Jul 27 20:24:09 2022 -0700
Original commit hash: 760c10c2c2105e34c087c4605d0d9120a748fe63

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3e910185cf1dbb0c6ad60ee441bc701783227fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.12.2

Wed Jul 27 20:06:13 2022 -0700
Original commit date: Wed Jul 27 20:06:13 2022 -0700
Original commit hash: d41d801fd72783efdb59c700eeadc6648b407df7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 859e3d0d84d8fe6efd4c9342b4dc1bbe11e4b717 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:25 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Advance MRC Safe Mode to enable DDR5 4000G4

[Feature Description]
- Enabled 4000 G4 as the default DDR5 frequency
- Changed DDR5 McSafeMode mask to 0x4A0:
- Cleared bit[0] MC_SAFE_CLK_GATE_BGF
- Cleared bit[1] MC_SAFE_CKE_PDWN
- Cleared bit[2] MC_SAFE_TRISTATE
- Cleared bit[3] MC_SAFE_PHY_POWER_STATE_SPINEGATE
- Cleared bit[4] MC_SAFE_SAME_RANK_TA
- Enabled bit[5] MC_SAFE_DIFF_RANK_TA
- Cleared bit[6] MC_SAFE_MR4_ZQCAL_TIMINGS
- Enabled bit[7] MC_SAFE_LP5_WCK_MODE
- Cleared bit[8] MC_SAFE_SELF_REFRESH
- Cleared bit[9] MC_SAFE_RD_WR_RETRAINING
- Enabled bit[10] MRC_SAFE_POWER_SAVING
- Changed DDR5 DdrSafeMode mask to 0x9C
- Cleared bit[0] DDR_SAFE_BASICPM
- Cleared bit[1] DDR_SAFE_SPINEGATE
- Enabled bit[2] DDR_SAFE_DCC
- Enabled bit[3] DDR_SAFE_R2RTRAIN
- Enabled bit[4] DDR_SAFE_TRANSFORMER
- Cleared bit[5] DDR_PLL_OPERATION
- Cleared bit[6] DDR_SAFE_ODT_SENSEAMP
- Enabled bit[7] DDR_SAFE_VTT_TERMINATION
- Cleared bit[8] DDR_SAFE_PERIODIC_COMP

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015559386
Original commit date: Wed Jul 27 13:20:11 2022 -0700
Change-Id: Icf6f01a9311f0863ee78806d3e6d19f4e47b503b
Original commit hash: 9d60b2ae0e5ce589c35abec8f4b53e3575bb1611

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 505bb0f6d93291d7d55b1d2131ef4854690bccdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:23 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.12.1

Original commit date: Wed Jul 27 19:53:04 2022 -0700
Change-Id: I82930ff4133c1fada4276d71435d8b2e31a8ae05
Original commit hash: 74abf051676a0edd1cf6d79a372fb3a5d160d4d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c266a98e3e26542e030c305e9f94a716a7e7d32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:41:21 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5][MTL-A0-PO]0055 PC Hang issue Observed while resetting system via Reset Button

[Issue Description]
A boot hang at post code 0055 is observed when the platform is booted to OS
and reset using the hardware reset button.

[Root Cause]
When the system boots up to OS, the OS may set the MemoryOverwiteRequestControl (MOR)
variable which is a signal to the BIOS to do a memory scrub on the next system reset.
When the system is reset and the MOR bit is set, the PeimMemoryInit function tries
to demote the Warm Reset to a Fast Boot flow. This type of boot mode change is not
supported on MTL.

[Resolution]
When a MOR memory scrub request is detected during a Warm Reset exit, the PeimMemoryInit
function triggers a cold reset. The MOR memory scrub request will be serviced as part
of the cold boot flow.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015559698
Original commit date: Wed Jul 27 14:32:27 2022 -0700
Change-Id: I51e059e89305927def425d787b80f90d0a3228e6
Original commit hash: 2e42df6703d7c50161b51d5305389a3ffc652bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 6dc05df67c9bd1fce6054146a3805b39f77f0dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:56 2022 -0700 
-------------------------------------------------------------------------------- 
Change MTL build scripts from using FMMT C tool to FMMT Python tool

[Issue/Feature Description]
Edk2 contains two different versions of the FMMT tool. These changes cause the BIOS build scripts to use the Python version of the tool instead of the C version of the tool.

Hsd-es-id: 14016939360
Original commit date: Mon Jun 20 15:13:17 2022 -0600
Change-Id: I0061f522680df0bcc7894d167b4de1553b6d4e26
Original commit hash: d6d4074e77cb44864108d025e8025bfc69f0efac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/module_remover.py
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: fcdd43a834bcea34b7e3f1b45ba8fb14a7bbb59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:54 2022 -0700 
-------------------------------------------------------------------------------- 
Change build scripts from using FMMT C tool to FMMT Python tool

[Issue/Feature Description]
Edk2 contains two different versions of the FMMT tool. These changes cause the BIOS build scripts to use the Python version of the tool instead of the C version of the tool.

Hsd-es-id: 14016891759
Original commit date: Mon Jun 20 15:12:40 2022 -0600
Change-Id: I2d6846b928cc656d0fed7f94285e7569f379715c
Original commit hash: a154b8e16d5cccd6533bd184571813315f7037bf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: 7cb5fab80fcd05a271e9737640519fb13f5aae67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:52 2022 -0700 
-------------------------------------------------------------------------------- 
Create BIOS setup option to control CPPMFALIGNCTL for usb2dbc debuggability - Part2

[Feature Description]
PkgC6-C9 with DBC cycle active. DBC cycle will halt while in pkgC6-C9 state. This is because pmc assert arb_stall (force alignment) that stop all PSF activities.
Provide BIOS option to disable force alignment in customer platform if hit scenario above.

[Resolution]
Provide a BIOS option that controls CPPM Force Alignment. Default value is enabled.

[Impacted Platform]
MTL M, P

Hsd-es-id: 15011612528
Original commit date: Wed Jul 27 12:25:05 2022 +0800
Change-Id: I30ceed2c456ad7a70615d3040d2a4f9c0db18787
Original commit hash: d8a03807c4a244d5710558960fe90de8dbd79aa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: a159482114982ac33ff5e96a9d66f4344aedfd9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:38 2022 -0700 
-------------------------------------------------------------------------------- 
Update BKM information for UFS Provisioning Tool in Readme.md file

[Issue/Feature Description]
Having usage instructions for UFS Provisioning Tool in Readme.md
file eliminates need for checking UFS Provisioning Tool User Guide.pdf.

[Resolution]
Updated BKM information for UFS Provisioning Tool in Readme.md file

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017439792
Original commit date: Wed Jul 27 13:22:21 2022 +0530
Change-Id: I4f41ea13dc334d5c97bf2a04ea7efe4b1161087b
Original commit hash: 1be112d7641bfa47c2c0f8a9be278cafd9a9e038

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 04a6554b9e146bcdda469aae25b5379a11f692f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]: Add DEBUG lib only in DEBUG build

Add DEBUG lib only in DEBUG build CpuMpPei and CpuFeaturesPei

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017371287
Original commit date: Thu Jul 21 14:07:54 2022 +0800
Change-Id: Ic90a2bed8375b915ea6dd3074a338b202222648d
Original commit hash: b3d14208599823580864399ef618f0d05d10dbc7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 9ab84cdb0f637a7e19ae1893b2392911443f8dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:31 2022 -0700 
-------------------------------------------------------------------------------- 
GT PM Programming Based on the SPEC defines flow

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187656, 16017187498
Original commit date: Wed Jul 27 10:47:26 2022 +0530
Change-Id: I1c072f4c173f68d37b9d266468d26aef3305bbd7
Original commit hash: ba82d74f035d89ff168cc59e3faee47715fcfcc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 673aa29905cfe3187c6f3e3dae8f95932df0fc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:28 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS to supply IPU with information to determine LTR

[Issue/Feature Description]

[Resolution]

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: 16017329087
Original commit date: Wed Jul 13 12:14:55 2022 +0530
Change-Id: I577ffaa379b52e89ecfb9a3eb8e76441927eccf6
Original commit hash: 963ad9a943101e93ec1b4505e2e5cdabd38e1969

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/AcpiTables/Ipu.asl

================================================================================ 
Commit: 5b362adc63e96916e1ef95ce8bf34e33be9146fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:25 2022 -0700 
-------------------------------------------------------------------------------- 
MTL M/P: Fixing Touch panel Power resource sequencing

Touch panel PowerResource PTPL is reference in TD_P object
before it is defined. In code, ACPI expects the logical sequencing
of variables. So the files should be included in scope in sequence
where first file should not reference variables which are defied in
consecutive files. Fixing the sequence.

[Impacted Platform]
ALL MTL M/P

Hsd-es-id: 16017425318
Original commit date: Sat Jul 23 15:19:26 2022 +0530
Change-Id: Ia2d91eeb2df43314a2bc67f8fe5321840dac3599
Original commit hash: b2882a39963603387a86d45dd26d54ac1e9b434b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchPanel.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3MPRvpLpss.asl

================================================================================ 
Commit: 73bffd40a41999aeaddcf2dc139e363a8cc744ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:22 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS to pass GT/Media C6 programming to Pcode at boot

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017407270
Original commit date: Wed Jul 20 23:02:08 2022 +0530
Change-Id: I597cdd3a1de505a2e326fb957b235e4f0b57d93e
Original commit hash: cd1eadb5304f86ebd0c86026b55aaf9e7596a837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 70d5bd66196ae00ba4057a63e86f5e9b9b763353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Move LPE SETUP from varstore to EFI varstore for Automation Enablement

[Feature Description]
Move LPE SETUP from varstore to EFI varstore

[Resolution]
Change to EFI varstore to make variable to be available in first boot from SHELL

Package/Module:
MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MeteorLake

Hsd-es-id: 15011542277
Original commit date: Tue Jul 26 14:54:19 2022 +0800
Change-Id: Ide25a918bad913ae0e432a8e60939f5be9c557ee
Original commit hash: ffbcf79d28e7dc7262adb63367db0b931f26ba5b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 5fec5dff0e1627bd353ad392da94c10d82226dce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:10 2022 -0700 
-------------------------------------------------------------------------------- 
Correcting GT PM Programming

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14017157202
Original commit date: Tue Jul 26 16:22:01 2022 +0530
Change-Id: I17abc911f3d39808a2ba4a7a70238214797a039b
Original commit hash: 73800675b734dd3c81e02e3835d6923f3ad7a370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 845217ecb1eef4ce8615eabb73735bd17f5afaea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:07 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2312_00

Hsd-es-id: N/A
Original commit date: Tue Jul 26 21:33:35 2022 -0700
Original commit hash: e9ec912bf51b0b4f844f50c0b382c5f24225d010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dc1d6ff4affbe2e08b709a4b1a57ad22a3ea1f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:40:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2312_00) and reset Minor Version to 0

Tue Jul 26 20:23:24 2022 -0700
Original commit date: Tue Jul 26 20:23:24 2022 -0700
Original commit hash: fcbb10a0e904dcc4c15b2390eaa7aee968c4f8dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1b486abffc50fa2c50e20d63217dbbb453858057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:39:38 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS must remove HFPGA WAs.

[Issue/Feature Description]
As emulator model is implemented, WAs must be removed. The goal is for BIOS to be the same between emulator and physical system.

[Resolution]
SMBUS initializing WA is removed. Debug Interface initializing WA is removed.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 13010007533
Original commit date: Thu Jul 21 22:36:17 2022 +0300
Change-Id: If56bd9a72106376ba807dce5943b13ff71f16930
Original commit hash: ea3be1bdf44b8a00c737bed3a7cdb470c54b2eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 44521dccfe34d4055fe1dd6773213509599ec66c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:39:01 2022 -0700 
-------------------------------------------------------------------------------- 
Change MTL-P GCS Flahs1 I2cAdress default setting

[Issue/Feature Description]
Change MTL-P GCS default setting for Flash1 I2cAdress

[Resolution]
Change the Flash1 I2cAdress default setting to 67

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 15011645777
Original commit date: Tue Jul 26 14:30:23 2022 +0800
Change-Id: I58254e38bb5026e247938dde456e6069d67051e9
Original commit hash: 2f777a28db9d913de3e646a41066d403c347da23

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4630e221f1de4e549d94f7cf35cce93e0ee28951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:54 2022 -0700 
-------------------------------------------------------------------------------- 
THC header align to auto-generated OSXML header

[Feature Description]
The goal is to have the IP header file used by PCH code aligned with OSXML.

[Resolution]
1. Remove definitions that are not used by PCH code.
2. Partly align header comments to the auto-generated header comments.
3. Align the registers names in header to auto-generated header.
4. Align names that are not present in auto-generated header to
the general convenience.
5. Update PCH code with the new registers names.
6. Create header comparison configuration file of this IP for the future
usage.

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18016156933
Original commit date: Fri Jul 15 13:42:32 2022 +0200
Change-Id: I52da3403e6c2e06ba4c3c5f7f568952abd6171a7
Original commit hash: 54f0a599e623ba3220a91a415ed74bffb213118b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: dda25d5941fe22db59c3a633c4a70c1b4289597a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2311_01

Hsd-es-id: N/A
Original commit date: Mon Jul 25 21:33:34 2022 -0700
Original commit hash: c2b90639eeb5a6bfb323416c1b0866f35848a2fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8d841bf3c391f90a5e016769838ad81804ed1bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:46 2022 -0700 
-------------------------------------------------------------------------------- 
Klocwork errors resolved
Intel\ClientOneSiliconPkg\Fru\Soc\LibraryPrivate\PeiSocInitLib\SocUsbCsi.c :
'XhciPcieConfigAccess.RegAccess.Read16' is used uninitialized in this function.

Intel\ClientOneSiliconPkg\Fru\Soc\LibraryPrivate\PeiDxeSmmPsfSocLib\PsfSocLib.c :
Non-void function does not return value

Intel\ClientOneSiliconPkg\Fru\Soc\LibraryPrivate\PeiSocInitLib\LnlSocInit.c :
Pointer 'SerialIoI2cHandle' returned from call to function 'AllocateZeroPool' at line 122 may be NULL and may be dereferenced at line 271.
Pointer 'SerialIoSpiHandle' returned from call to function 'AllocateZeroPool' at line 124 may be NULL and may be dereferenced at line 271.
Pointer 'SerialIoUartHandle' returned from call to function 'AllocateZeroPool' at line 121 may be NULL and may be dereferenced at line 271.

Intel\ClientOneSiliconPkg\Fru\LnlSoc\Library\SecSocLib\SecSocLib.c :
SerialIoI2cMmioBase' is used uninitialized in this function.

Intel\ClientOneSiliconPkg\Fru\LnlSoc\SocInit\Dxe\PchInit.c :
The result of expression: 'PchPwrmBase+0x1024' generates 4-byte type while casting to a bigger size of 8-byte

Hsd-es-id: 15011505779, 15011439630, 15011438572
Original commit date: Thu Jul 21 17:51:37 2022 +0530
Change-Id: I66224abe2d8cd57c8f0b0cf78e3ab6de480f2ba0
Original commit hash: 30fd46a06b5a323e2c3959f32333ed494f337a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c

================================================================================ 
Commit: 01c87dfbc931c35616ac3d23ffed7a01912b7204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2311_00) and reset Minor Version to 0

Mon Jul 25 20:23:31 2022 -0700
Original commit date: Mon Jul 25 20:23:31 2022 -0700
Original commit hash: 6a1f1231b4a65008c2b443438f351058cfb02f70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 847e89e3606d0b447e84c4a177a329080785a569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:42 2022 -0700 
-------------------------------------------------------------------------------- 
Program new ACM Offset, Enable BIT0 for MTL GT (0x9590)

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187570
Original commit date: Mon Jul 18 21:04:53 2022 +0530
Change-Id: I975bb894b6be9d07946995e1c42f33d4406aca1c
Original commit hash: 48cc28af8a21c6c30aa4dc4a66ea2500e15ebde5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 72cb759a96f156d26452559c87e858d1b3f35e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:25 2022 -0700 
-------------------------------------------------------------------------------- 
Add versioned IP BIOS Guard ACPI code

Reintroduce Bios Guard ACPI refactor which included:
-moving all Bios Guard ACPI code into a new driver
-creating separate ACPI table for Bios Guard

On top of that, add IP versioning based on processor family to
exclude MTL from this refactor

Hsd-es-id: 14016661805
Original commit date: Fri Jan 28 16:05:57 2022 +0100
Change-Id: Ie16a318363893f19c5c34bd4934fd95e7732205d
Original commit hash: bd645e3baae255134547b73af85ef5c5b2e9b13a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuSsdt.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: f1aae7289766dbb02defc64074e6fb2b6ad9c395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:21 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]ADL references are removed from MTL UPD dsc files - Remove MTL refernces added in Generic code

[Issue/Feature Description]
Replaced ADL with MTL in ADL GPIO files. Reverting these references back to ADL

Hsd-es-id: 22015463551
Original commit date: Thu Jul 21 13:10:53 2022 +0530
Change-Id: I8e440bf003f6219d505fbbaabeecd21d467dab8f
Original commit hash: fc267e3d60a4a39de16ef580fc2888056e31351d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl

================================================================================ 
Commit: cfbc9551d9372cf737181bbe8ffbef4c13bd85fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:19 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]ADL references are removed from MTL UPD dsc files - Remove MTL refernces added in Generic code

[Issue/Feature Description]
Replaced ADL with MTL in ADL GPIO files. Reverting these references back to ADL

Hsd-es-id: 22015463551
Original commit date: Thu Jul 21 13:04:37 2022 +0530
Change-Id: I5dfe53952c328b09cf16fcd1ee7577e997f12229
Original commit hash: a3c0b865a73ce11374752deaa17f63173d773985

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl

================================================================================ 
Commit: 41dd5e4b772dc158184ad27792d5c37dd18892a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:17 2022 -0700 
-------------------------------------------------------------------------------- 
Update display vpd data for MTL CRB DDR5

[Issue/Feature Description]
Update display vpd data for MTL CRB DDR5 to correct setting base off
platform mapping.

[Resolution]
1. Update Vbt config to use default tcp2 as tbt port

Package/Module:

[Impacted Platform]
U

Hsd-es-id: 1509151828
Original commit date: Thu Jul 14 08:00:24 2022 -0700
Change-Id: Ic1ac4ec127f7aaa94e8f8cf97bb9e18c71315782
Original commit hash: 3208efb844224027ef365047c7be8ee62953551b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc

================================================================================ 
Commit: a9b7ee349defc9269319100a3ea9ec6e7d9c9a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:14 2022 -0700 
-------------------------------------------------------------------------------- 
Programming of idle counter has been removed.

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017335356
Original commit date: Mon Jul 18 22:17:19 2022 +0530
Change-Id: I18316507e1d4960aa5dba3d59a9fb0a92e52cb51
Original commit hash: f516806e5c6499d587f5c1f0a81f95e9b519e4f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 7add810213a9eb7d1660913f5e6c562ca0ab43df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2311_00

Hsd-es-id: N/A
Original commit date: Mon Jul 25 07:04:48 2022 -0700
Original commit hash: 2f9f2e5457856df548e94fe2db71c2f86836b3c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6d5061c2ce6fc3d9d124972b1108f1cf7f58dd0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0] [GCC Bios] BIOS ASSERT error observed while booting with Bios v2301 GCC Bios with C-State Enabled [POE-Bl

Issue: Gcc build boot is failing with "enabled C states & BiosGuard"
Resolution: Disabled BiosGuard for GCC build only as WA

Hsd-es-id: 16017337907
Original commit date: Mon Jul 25 18:41:38 2022 +0530
Change-Id: I3f45b85f006050d88b0db7d4293a6f2a61e4cb5b
Original commit hash: cb99e3559fd78a803b2bc7c4cfe5822f24fed230

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 8a9d7892db794030bba4c579ac4c9f208c67bb1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:04 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Gbe: GbE header update

Align GbE PCH header and code with OSXML:
Definitions that were not used have been removed.
Definitions have been renamed according to OSXML auto-generated header.

HeaderGenerationRestricted.ini file added for GbE IP.

Hsd-es-id: 18016156100
Original commit date: Fri Jul 1 20:55:19 2022 +0200
Change-Id: Ia0986f669034a46c81e2ea2d4eaa1013b8517fec
Original commit hash: d1032b48716c364208cf1926cff2223531b2c610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c

================================================================================ 
Commit: af8b655f713db631518a7091695458709222bb25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:02 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] ThcSocLib: Replace usage of current Gpio library with new GpioV2

Changes include:
- [GpioV2][THC_SPI] - replace usage of current Gpio library with new GpioV2 library,
- fix pad and native singals definitions in auto-generated files of GpioV2 lib,
- generate new file_guid for the ThcSocLib.inf as it was the same as for mtl.

Hsd-es-id: 18021145839
Original commit date: Tue Jul 5 13:39:28 2022 +0200
Change-Id: I003ff9d2bf20477a0bb43fe440a4afeb3b30784f
Original commit hash: fa66aba3944d16737a85b66c4bc88113c59fab18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: 56f5a24cee3291cf76a646f4e57cde343decb781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:38:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add RF Kill and Wifi Phy filter config

[Feature Description]
Add feature to exteranl BIOS


[Resolution]
Add  RF Kill and Wifi Phy filter config to exteranl BIOS

[Impacted Platform]
MTL

Hsd-es-id: 15011566271
Original commit date: Fri Jul 22 11:52:18 2022 +0800
Change-Id: I2fe2991657597576107cc2f11ea2d367bdb2fdd1
Original commit hash: 496f5f4f4b7899c43d16af88287f9da99950ad43

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c

================================================================================ 
Commit: e29cdda9a6c2ddab7d426f00001015aa568af90d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:55 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P682 A0] BIOS not programming the pipepdctlext.pddpmrfm based on BWG - blocking S0i2.2 with IOE-attached PCIE[Phase 3 - S0i2.2 blocker]

[Issue/Feature Description]
program pddpmrfm to 0x17

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017152904
Original commit date: Fri Jul 22 23:26:05 2022 +0530
Change-Id: Icba08a0dafb2f367d0d89aadeeb2b413298d9405
Original commit hash: f96536e06cf344f850699bcaa3aba5eb8801b810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: e1ae76f63109c4ed1da6468526aac60cbd80f255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:52 2022 -0700 
-------------------------------------------------------------------------------- 
Add BIOS default setting for MTL-P GCS

[Issue/Feature Description]
Add BIOS default setting for the Audio.

[Resolution]
1. Add Audio setting
2. Set PchHdAudioSndwLinkEnable[0-4] to Enabled
3. Set PchHdAudioSndwMultilaneEnable to Enabled

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P GCS

Hsd-es-id: 16016530324
Original commit date: Mon Jul 25 16:33:44 2022 +0800
Change-Id: I48458af616d1fe266841b036028cbff9960e36a4
Original commit hash: f00e63aa23a24e000a1ffe68c2a1b00990fe3ea3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ff6e32afe5243431c8c80e18543556cf2613a23e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:50 2022 -0700 
-------------------------------------------------------------------------------- 
Add disabling ATS replay mechanism during ATS invalidation for MTL-M Ax

[Feature Description]
BIOS FW needs to disable ATS replay mechanism during ATS invalidation
for GFX in case of MTL-M Ax, it should happen only when VT-d is enabled.

Changes:
1. Implemented two new APIs for disabling ATS replay mechanism:
- DisableAtsReplayMechanismForGt - programs dis_ats_replay and
lock_security_chk in ECOCHK_GAMCTRL_3D_GT_REG register;
- DisableAtsReplayMechanismForMedia - programs dis_ats_replay and
lock_security_chk in ECOCHK_GAMCTRL_MEDIA_MEDIA_REG register.
2. Created empty APIs for future platforms.
3. These APIs are called respectively in GtInit and MediaInit functions.
These registers need to be programmed before entering idel mode.

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18023107921
Original commit date: Thu Jul 21 11:41:18 2022 +0200
Original commit hash: ddfaa1b069f10f4b2173080f78dd9c25d46ce2c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: fcb3b62d807a413d39545f83e8c207faf415f5b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:44 2022 -0700 
-------------------------------------------------------------------------------- 
Add RF Kill and Wifi Phy filter config

[Feature Description]
Add feature to exteranl BIOS

[Resolution]
Add RF Kill and Wifi Phy filter config to exteranl BIOS

[Impacted Platform]
MTL

Hsd-es-id: 15011566274
Original commit date: Fri Jul 15 14:21:53 2022 +0800
Change-Id: Icb3f542658345c94b9723049adb3d39f24200cd8
Original commit hash: 63ea27de130dab520251e8bf72af6011c7018897

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRegulatory.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dsc
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h

================================================================================ 
Commit: 236f823c20b0483c4a6c73dff7eccd733ef5837a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:41 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] BIOS update for DOP clock gating.

Several lines of description for the change.

Hsd-es-id: 16017187611
Original commit date: Tue Jul 5 14:21:15 2022 +0530
Change-Id: I126215ad8829f453e7ba9005083b9d856cccbdbd
Original commit hash: ca0808c8efea1b8149e13b3cd78a03d6991cf302

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 8db0e1a58b48b94a3772fb4f46877ad35f62b2d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:39 2022 -0700 
-------------------------------------------------------------------------------- 
"Force unlock on all GPIO pads" BIOS option not unlocking all GPIO pads.

[Issue/Feature Description]
"Force unlock on all GPIO pads" BIOS option not unlocking all GPIO pads.

[Resolution]
Added a condition to leave the pads unlocked if Force unlock on all GPIO
pads is set.
Note : This will unlock only the pads owned by BIOS. If they are already
locked by some other entity before processin locks.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL-SOC-S, MTP-S

Hsd-es-id: 15011567761
Original commit date: Tue Jul 19 11:33:47 2022 +0530
Change-Id: I6326a539dd26c8efab469489083bf9cb48696d4a
Original commit hash: e76293f74b7bdde62a733ca937a5c2475da4db9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f1895423c6eb8c6d50346ffda8152242a95596bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:37 2022 -0700 
-------------------------------------------------------------------------------- 
PlatformErase: Fix the issue when erase the SATA with password in RAID mode

[Issue/Feature Description]
1. Erase the SATA with password in RAID mode, erase fail for the SATA in RAID mode doesn't have the device path.
So can't get the AtaPassThru by device path and can't get the block size for no BlockIo.

[Resolution]
Add the handle for AtaPassThru.
Don't check the block size when perform erasing for it can erase by security command

Package/Module:
MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL.

Hsd-es-id: 15011625610
Original commit date: Thu Jul 21 16:46:13 2022 +0800
Change-Id: I820c4b0d99abd6f8693e223277e7275f295a5a77
Original commit hash: dc04de508b35ba5c48ecbd70f397ebb335a3292f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/SataHelperLib.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/RstEraseProtocol.h
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h

================================================================================ 
Commit: c3fa81143e4943b3eb7117e39f0d0c0522c2419e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:34 2022 -0700 
-------------------------------------------------------------------------------- 
PICA Programming is not needed

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187690
Original commit date: Wed Jul 6 11:46:34 2022 +0530
Change-Id: I24cefceba15c9a11f5239d375c6f3218ca66c3af
Original commit hash: a122c38dda21d3fc6713d17bf568ca532014b994

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c

================================================================================ 
Commit: 226957a00c1d0ecab5f6e6ece315ae3c387f47e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:32 2022 -0700 
-------------------------------------------------------------------------------- 
Updating Clock squashing Program for Gt and Media.

Several lines of description for the change.

Hsd-es-id: 16017187498
Original commit date: Tue Jul 5 12:03:49 2022 +0530
Change-Id: I7a08e9b0f799d1a5816b011876e8d929d3d5606a
Original commit hash: 5268ee0a0246642803c8b6b5afe448bac03b5a13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: f3334e89bf8c3ae9f5849cbde1cd7b293dc6e30e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2307_00

Hsd-es-id: N/A
Original commit date: Sun Jul 24 21:33:22 2022 -0700
Original commit hash: 2cc9e2a8e738dabc8b8d72b34ecf89053aeb4793

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 279daab35bbc3df55ced74e70b072675b71dcc02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:25 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2307_00) and reset Minor Version to 0

Sun Jul 24 20:29:38 2022 -0700
Original commit date: Sun Jul 24 20:29:38 2022 -0700
Original commit hash: 8e2f9f8b320a9c7e4ab1e4008bc5a7d22c412fb3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0a7626cf120657ca262b806f0c34ee6c06fea498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:24 2022 -0700 
-------------------------------------------------------------------------------- 
Fixed some Smbios data have buffer overflow problems

[Issue/Feature Description]
There is a potential overflow issue for Smbios Type 8, 9, 13, 22, and
27 definition of MaxInstance is incompatible with its table.

[Resolution]
1. Remove MaxInstance definition and calculate the number of instances
for their MaxInstance value.
2. Use Instance to update NoOfInstances to avoid NotRequired Smbios
data is published.

Package/Module: MeteorLakeBoardPkg/SmbiosPlatformInfo

[Impacted Platform]
MTL

Hsd-es-id: 15011597714
Original commit date: Wed Jul 20 16:45:25 2022 +0800
Change-Id: I9f1fb1e13b2ebf35d7cc348fd72e14add47d6966
Original commit hash: afb4252da33afb7cf33b6ee4ebbea643cb71af58

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: b8348f26cc052aefecab9ceab8495285a28a3e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2306_00

Hsd-es-id: N/A
Original commit date: Sat Jul 23 21:33:30 2022 -0700
Original commit hash: f4a84f9786e3e6c3d4168fe26da9c1e4a47bc4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cee225ef2f5732a51e5f6184dd5f1bb41f284b52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2306_00) and reset Minor Version to 0

Sat Jul 23 20:27:21 2022 -0700
Original commit date: Sat Jul 23 20:27:21 2022 -0700
Original commit hash: 1902a73e98815638d5e18a4b683e02065592e28a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 737e5039ff0ab3f48b01b67dd9127f8a7cad51ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:05 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2305_00

Hsd-es-id: N/A
Original commit date: Fri Jul 22 21:33:35 2022 -0700
Original commit hash: 06c6ff1ded74ed1820b21304b386ce7d6791d6c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d43d22545c3bf8c55cfa746c8bf15a5d6134a0ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:37:02 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2305_00) and reset Minor Version to 0

Fri Jul 22 20:23:20 2022 -0700
Original commit date: Fri Jul 22 20:23:20 2022 -0700
Original commit hash: 1019160334960eed5ed1e51c682a19c4e165a19f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3cca65af6ecde27ff3a8eb1ab86fcf5b8f6bcd34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:57 2022 -0700 
-------------------------------------------------------------------------------- 
[TseFeaturePkg] TseNvmExpress driver with TSE support

[Feature Description]
Implementation of the TseNvmExpress driver with TSE support through
the BlockIoCrypto and TSE protocols.

TseNvmExpressDxe:

[Impacted Platform]
MTL

Hsd-es-id: 14016850133, 14015233482
Original commit date: Thu Jul 14 05:25:05 2022 -0700
Change-Id: Ibc22f4845c800f3e4ca5203eaba80ff5828d838a
Original commit hash: c026b50cae58502c1f4166a99c675df19dd62eae

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/Include/TseFeature.dsc
Features/Security/TseFeaturePkg/Include/TseFeature.fdf
Features/Security/TseFeaturePkg/Readme.md
Features/Security/TseFeaturePkg/TseFeaturePkg.dec
Features/Security/TseFeaturePkg/TseFeaturePkg.dsc
Features/Security/TseFeaturePkg/TseNvmExpressDxe/ComponentName.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIo.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIo.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDiskInfo.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDiskInfo.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.inf
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.uni
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxeExtra.uni
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressHci.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressHci.h
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressPassthru.c

================================================================================ 
Commit: f194ec569af700c40c5f4c9ff1f25dcd5ba26b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:45 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS WA for supporting separate TCSS GPE1 enabling for handing hotplug of iTBT PCIe RP.

Declared iTBT PCIe RP _PRW with GPE 0xA7 and exposed _LA7 and _LC7 methods when GPE1 setup option is enabled

Hsd-es-id: 14016888946
Original commit date: Wed Jun 29 00:00:06 2022 -0700
Change-Id: I85260395b8ed89845551e18e4dd114b5f91d610f
Original commit hash: bf9f02343bfd7bccf8a629ac22bf79c63fddafff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 36c56ace3ef5aa494ae77b1ea9d0bc30af840c30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:37 2022 -0700 
-------------------------------------------------------------------------------- 
Pre-OS virtual keyboard stops responding after few taps on BOM 6 panel

[Issue Description]
Quick SPI stalls when it cannot read data in time as TPL is taken over by some other IP.

[Resolution]
Added recovery mechanism and stall detection logic

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
ALL

Hsd-es-id: 22015411941
Original commit date: Mon Jul 18 14:06:34 2022 -0700
Change-Id: I8c7682dd1b9ae6cc9b3619040d410775ddba215b
Original commit hash: 90c86cbde37f45ec20de76fdb301ee85654d16cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: 3c81e27ec09094198b0492b1dfba7442bb0c900b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:25 2022 -0700 
-------------------------------------------------------------------------------- 
[GNR] Avoid allocate memory for SMM Save State info

Since the SMM driver update move out after Mm Dispatch, we could use
the SMM CPU PROTOL during dispatch. So, don't need the allocate the
buffer.

Hsd-es-id: 15011628161
Original commit date: Fri Jul 22 13:37:23 2022 +0800
Change-Id: I6de0f15d80b85633f80dab39af798f2d089e8ebc
Original commit hash: ddacf559afaa03780953ec93698a230e0694f85d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSw.c

================================================================================ 
Commit: 326fa69baac03aecdabdd43856faf0be675ada07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:21 2022 -0700 
-------------------------------------------------------------------------------- 
program new lock register CCLOCK

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017335348
Original commit date: Tue Jul 19 23:20:48 2022 +0530
Change-Id: I197f7dd1ae05a489ca5beaa09af1ddae8e71740b
Original commit hash: e3773047292335d43b3f5bacc3b08271f265f5e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 245e22a27c0452b9a1fdd3d3a765583c2ca782b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:14 2022 -0700 
-------------------------------------------------------------------------------- 
Over Current Notification does not come more than 2 times

[Issue/Feature Description]
Virtual OC Pin need to remap to U3OCM

[Resolution]
Update TCSS USB3 Virtual OC pin

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: 16017273545
Original commit date: Thu Jul 14 13:58:53 2022 +0800
Change-Id: Ic3ffd862966f562f48170cff75eb4b108e0a967d
Original commit hash: 1b8dd8367237e83009f8ef6ba42a3c2aaa69c7f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 55b4c7c9021f0531a406952e01b0e043c3f56b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:11 2022 -0700 
-------------------------------------------------------------------------------- 
Add ACPI Debug SSDT table related code

[Issue/Feature Description]
Cleaning tags of ACPI Debug SSDT table related code in PciDrc.asl while keeping DPTR updated in PciDrc.asl

[Resolution]
Add feature to extearnl BIOS

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011566277
Original commit date: Thu Jul 14 10:52:10 2022 +0800
Change-Id: I7e0ed25f41c2e27d61df4873c6983c02ccbb0cee
Original commit hash: 66263fac622fe5bd52ede5cfcf7f9f460edc5f64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl

================================================================================ 
Commit: 6faac37d34d2fd08672397b92cb8631ffd4c12d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2304_03

Hsd-es-id: N/A
Original commit date: Thu Jul 21 23:53:01 2022 -0700
Original commit hash: 1f08c0acb74fc89b9914dab7092a7c40fb229f6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 26557ab3efdbf9129292ef8b5908896b266d1374 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:36:05 2022 -0700 
-------------------------------------------------------------------------------- 
PCH PCIe ports get disabled during boot

[Issue/Feature Description]
It appears that SOC ports settings data are overlaying PCH ports settings.
In addition setup menu for PCH PCIe ports is missing.

[Resolution]
This change is adding missing Setup Menu entries, and creates separate HOB to handle
PCH PCIe ports data.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017266612
Original commit date: Thu Jul 14 12:42:53 2022 +0200
Change-Id: Iafe7c0b609dd434ce4bfbd118a37da96fa32373e
Original commit hash: e55d5cc7d686b24a44b798d9e1bcc1c98f1ea208

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHobs.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Setup/PchPciePortsSetupSinglePortMenu.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/PcieSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 6513210ec028e260596a9273b83b8a39e6308877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:35:57 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2304_02

Hsd-es-id: N/A
Original commit date: Thu Jul 21 21:33:31 2022 -0700
Original commit hash: 4013d992a05e3cc15fcb03160fcb8042f65f9d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ff3cd11d6da0eb5dd4334b1b1e2be0b3871481d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:35:53 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2304_00) and reset Minor Version to 0

Thu Jul 21 20:24:15 2022 -0700
Original commit date: Thu Jul 21 20:24:15 2022 -0700
Original commit hash: e8aca292705823fe93fb63fbf4a426b9b477ce70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b40b457ea7f7ecce6e3dd377b025c14681ace41c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:35:48 2022 -0700 
-------------------------------------------------------------------------------- 
Skip BIOS Fit or ACM Policy check in simics environment.

Skip BIOS Fit or ACM Policy check, since Simics environment don't support
to read register and that'll lead to ACM policy check failure.

Hsd-es-id: 15011626676
Original commit date: Wed Jul 20 15:34:53 2022 +0800
Change-Id: I4970eff3a306409c7f177dd86e93ce2270f31826
Original commit hash: bb0477e1fcc7d5758776f9f115f3cf1fb18c27c6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 73b4d72a6db4ae647d96fd2c9a921018cf1d68ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 2 10:33:54 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

MeteorLake_2304_01

Hsd-es-id: N/A
Original commit date: Thu Jul 21 12:42:43 2022 -0700
Original commit hash: 27bc336c7fa5365aed4b2e255fb2ceff9b911660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchTsnLib.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/ENDPOINT0.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieRegs.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieSipRegs.h
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.asl
ClientOneSiliconPkg/IpBlock/Txt/AcpiTables/TxtSsdt.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
README.md
