{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589100815079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589100815091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 16:53:34 2020 " "Processing started: Sun May 10 16:53:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589100815091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100815091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100815091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589100815689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589100815689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/tone.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "../../src/tone.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/tone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/timing_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/timing_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_alarm " "Found entity 1: timing_alarm" {  } { { "../../src/timing_alarm.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/timing_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/set_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_alarm " "Found entity 1: set_alarm" {  } { { "../../src/set_alarm.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/set_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/mult_freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/mult_freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_freq_div " "Found entity 1: mult_freq_div" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827725 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disp_decoder.v(19) " "Verilog HDL warning at disp_decoder.v(19): extended using \"x\" or \"z\"" {  } { { "../../src/disp_decoder.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/disp_decoder.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589100827730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/disp_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/disp_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_decoder " "Found entity 1: disp_decoder" {  } { { "../../src/disp_decoder.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/disp_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/counter_60.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/counter_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "../../src/counter_60.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/counter_24.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/counter_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "../../src/counter_24.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../../src/clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/alarm_clock_eq.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/alarm_clock_eq.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_EQ " "Found entity 1: alarm_clock_EQ" {  } { { "../../src/alarm_clock_EQ.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock_EQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/alarm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/alarm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "../../src/alarm_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589100827759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100827759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589100827805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_freq_div mult_freq_div:Freq_Div " "Elaborating entity \"mult_freq_div\" for hierarchy \"mult_freq_div:Freq_Div\"" {  } { { "../../src/digital_clock.v" "Freq_Div" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt_2 mult_freq_div.v(10) " "Verilog HDL or VHDL warning at mult_freq_div.v(10): object \"clk_cnt_2\" assigned a value but never read" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589100827810 "|digital_clock|mult_freq_div:Freq_Div"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt_3 mult_freq_div.v(11) " "Verilog HDL or VHDL warning at mult_freq_div.v(11): object \"clk_cnt_3\" assigned a value but never read" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589100827810 "|digital_clock|mult_freq_div:Freq_Div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mult_freq_div.v(35) " "Verilog HDL assignment warning at mult_freq_div.v(35): truncated value with size 32 to match size of target (26)" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589100827810 "|digital_clock|mult_freq_div:Freq_Div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 counter_60:sec_counter " "Elaborating entity \"counter_60\" for hierarchy \"counter_60:sec_counter\"" {  } { { "../../src/digital_clock.v" "sec_counter" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_60.v(11) " "Verilog HDL assignment warning at counter_60.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../../src/counter_60.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_60.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589100827833 "|digital_clock|counter_60:sec_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 counter_24:hour_counter " "Elaborating entity \"counter_24\" for hierarchy \"counter_24:hour_counter\"" {  } { { "../../src/digital_clock.v" "hour_counter" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarm set_alarm:alarm_seting " "Elaborating entity \"set_alarm\" for hierarchy \"set_alarm:alarm_seting\"" {  } { { "../../src/digital_clock.v" "alarm_seting" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock_EQ alarm_clock_EQ:ALARM " "Elaborating entity \"alarm_clock_EQ\" for hierarchy \"alarm_clock_EQ:ALARM\"" {  } { { "../../src/digital_clock.v" "ALARM" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_alarm timing_alarm:T_alarm " "Elaborating entity \"timing_alarm\" for hierarchy \"timing_alarm:T_alarm\"" {  } { { "../../src/digital_clock.v" "T_alarm" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_decoder disp_decoder:sec_01_decoder " "Elaborating entity \"disp_decoder\" for hierarchy \"disp_decoder:sec_01_decoder\"" {  } { { "../../src/digital_clock.v" "sec_01_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone tone:T " "Elaborating entity \"tone\" for hierarchy \"tone:T\"" {  } { { "../../src/digital_clock.v" "T" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100827865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589100828535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WNZ/Digital Lab/Lab 2/prj/digital_clock/output_files/digital_clock.map.smsg " "Generated suppressed messages file D:/WNZ/Digital Lab/Lab 2/prj/digital_clock/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100829001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589100829134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589100829134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589100829224 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589100829224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589100829224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589100829224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589100829263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 16:53:49 2020 " "Processing ended: Sun May 10 16:53:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589100829263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589100829263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589100829263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589100829263 ""}
