// Seed: 1463836858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  assign (pull1, weak0) id_4 = id_2;
  wire id_7;
  wire id_8;
  tri  id_9;
  tri0 id_10;
  assign id_10 = 1;
  assign id_9  = 1;
  wire id_11, id_12, id_13 = id_7, id_14;
  wire id_15;
  wire id_16;
  wire id_17 = id_16;
  assign {1, ~1'h0 == (id_9), id_2, 1, 1} = !1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9
);
  always begin
    if (id_4) $display(id_8);
  end
  nor (id_2, id_8, id_1, id_11, id_3, id_4, id_6);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
