{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759238673333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759238673333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 20:24:33 2025 " "Processing started: Tue Sep 30 20:24:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759238673333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759238673333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759238673333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759238673639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 7 7 " "Found 7 design units, including 7 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter_selection_logic " "Found entity 1: letter_selection_logic" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""} { "Info" "ISGN_ENTITY_NAME" "2 letter_size_register " "Found entity 2: letter_size_register" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""} { "Info" "ISGN_ENTITY_NAME" "3 letter_symbols_register " "Found entity 3: letter_symbols_register" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_2bit " "Found entity 4: counter_2bit" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""} { "Info" "ISGN_ENTITY_NAME" "5 part4 " "Found entity 5: part4" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""} { "Info" "ISGN_ENTITY_NAME" "6 logic_top " "Found entity 6: logic_top" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""} { "Info" "ISGN_ENTITY_NAME" "7 led " "Found entity 7: led" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759238673666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759238673678 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] part4.v(124) " "Output port \"LEDR\[17\]\" at part4.v(124) has no driver" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1759238673722 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_top logic_top:logic_top_inst " "Elaborating entity \"logic_top\" for hierarchy \"logic_top:logic_top_inst\"" {  } { { "part4.v" "logic_top_inst" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759238673724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_selection_logic logic_top:logic_top_inst\|letter_selection_logic:lsl " "Elaborating entity \"letter_selection_logic\" for hierarchy \"logic_top:logic_top_inst\|letter_selection_logic:lsl\"" {  } { { "part4.v" "lsl" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759238673724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_size_register logic_top:logic_top_inst\|letter_size_register:lsr " "Elaborating entity \"letter_size_register\" for hierarchy \"logic_top:logic_top_inst\|letter_size_register:lsr\"" {  } { { "part4.v" "lsr" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759238673727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter_symbols_register logic_top:logic_top_inst\|letter_symbols_register:lsr2 " "Elaborating entity \"letter_symbols_register\" for hierarchy \"logic_top:logic_top_inst\|letter_symbols_register:lsr2\"" {  } { { "part4.v" "lsr2" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759238673727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2bit logic_top:logic_top_inst\|counter_2bit:cnt " "Elaborating entity \"counter_2bit\" for hierarchy \"logic_top:logic_top_inst\|counter_2bit:cnt\"" {  } { { "part4.v" "cnt" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759238673729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 part4.v(113) " "Verilog HDL assignment warning at part4.v(113): truncated value with size 32 to match size of target (2)" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759238673729 "|part4|logic_top:logic_top_inst|counter_2bit:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led logic_top:logic_top_inst\|led:led_driver " "Elaborating entity \"led\" for hierarchy \"logic_top:logic_top_inst\|led:led_driver\"" {  } { { "part4.v" "led_driver" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759238673729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part4/part4.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759238673914 "|part4|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1759238673914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759238674076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759238674076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759238674139 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759238674139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759238674139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759238674139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759238674150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 20:24:34 2025 " "Processing ended: Tue Sep 30 20:24:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759238674150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759238674150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759238674150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759238674150 ""}
