// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sun Jul 12 23:37:22 2020
// Host        : MY-ASUS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               G:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/ACC/IP/RAM_81bit_32/RAM_81bit_32_sim_netlist.v
// Design      : RAM_81bit_32
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tfbg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "RAM_81bit_32,dist_mem_gen_v8_0_12,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module RAM_81bit_32
   (a,
    d,
    clk,
    we,
    qspo);
  input [4:0]a;
  input [80:0]d;
  input clk;
  input we;
  output [80:0]qspo;

  wire [4:0]a;
  wire clk;
  wire [80:0]d;
  wire [80:0]qspo;
  wire we;
  wire [80:0]NLW_U0_dpo_UNCONNECTED;
  wire [80:0]NLW_U0_qdpo_UNCONNECTED;
  wire [80:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "artix7" *) 
  (* C_HAS_CLK = "1" *) 
  (* C_HAS_D = "1" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "1" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "5" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "32" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_i_ce = "0" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_parser_type = "1" *) 
  (* c_pipeline_stages = "0" *) 
  (* c_qualify_we = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "81" *) 
  RAM_81bit_32_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d(d),
        .dpo(NLW_U0_dpo_UNCONNECTED[80:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[80:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[80:0]),
        .we(we));
endmodule

(* C_ADDR_WIDTH = "5" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "32" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "artix7" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "1" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "0" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "1" *) 
(* C_MEM_INIT_FILE = "no_coe_file_loaded" *) (* C_MEM_TYPE = "1" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "0" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "81" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module RAM_81bit_32_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [4:0]a;
  input [80:0]d;
  input [4:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [80:0]spo;
  output [80:0]dpo;
  output [80:0]qspo;
  output [80:0]qdpo;

  wire \<const0> ;
  wire [4:0]a;
  wire clk;
  wire [80:0]d;
  wire [80:0]qspo;
  wire we;

  assign dpo[80] = \<const0> ;
  assign dpo[79] = \<const0> ;
  assign dpo[78] = \<const0> ;
  assign dpo[77] = \<const0> ;
  assign dpo[76] = \<const0> ;
  assign dpo[75] = \<const0> ;
  assign dpo[74] = \<const0> ;
  assign dpo[73] = \<const0> ;
  assign dpo[72] = \<const0> ;
  assign dpo[71] = \<const0> ;
  assign dpo[70] = \<const0> ;
  assign dpo[69] = \<const0> ;
  assign dpo[68] = \<const0> ;
  assign dpo[67] = \<const0> ;
  assign dpo[66] = \<const0> ;
  assign dpo[65] = \<const0> ;
  assign dpo[64] = \<const0> ;
  assign dpo[63] = \<const0> ;
  assign dpo[62] = \<const0> ;
  assign dpo[61] = \<const0> ;
  assign dpo[60] = \<const0> ;
  assign dpo[59] = \<const0> ;
  assign dpo[58] = \<const0> ;
  assign dpo[57] = \<const0> ;
  assign dpo[56] = \<const0> ;
  assign dpo[55] = \<const0> ;
  assign dpo[54] = \<const0> ;
  assign dpo[53] = \<const0> ;
  assign dpo[52] = \<const0> ;
  assign dpo[51] = \<const0> ;
  assign dpo[50] = \<const0> ;
  assign dpo[49] = \<const0> ;
  assign dpo[48] = \<const0> ;
  assign dpo[47] = \<const0> ;
  assign dpo[46] = \<const0> ;
  assign dpo[45] = \<const0> ;
  assign dpo[44] = \<const0> ;
  assign dpo[43] = \<const0> ;
  assign dpo[42] = \<const0> ;
  assign dpo[41] = \<const0> ;
  assign dpo[40] = \<const0> ;
  assign dpo[39] = \<const0> ;
  assign dpo[38] = \<const0> ;
  assign dpo[37] = \<const0> ;
  assign dpo[36] = \<const0> ;
  assign dpo[35] = \<const0> ;
  assign dpo[34] = \<const0> ;
  assign dpo[33] = \<const0> ;
  assign dpo[32] = \<const0> ;
  assign dpo[31] = \<const0> ;
  assign dpo[30] = \<const0> ;
  assign dpo[29] = \<const0> ;
  assign dpo[28] = \<const0> ;
  assign dpo[27] = \<const0> ;
  assign dpo[26] = \<const0> ;
  assign dpo[25] = \<const0> ;
  assign dpo[24] = \<const0> ;
  assign dpo[23] = \<const0> ;
  assign dpo[22] = \<const0> ;
  assign dpo[21] = \<const0> ;
  assign dpo[20] = \<const0> ;
  assign dpo[19] = \<const0> ;
  assign dpo[18] = \<const0> ;
  assign dpo[17] = \<const0> ;
  assign dpo[16] = \<const0> ;
  assign dpo[15] = \<const0> ;
  assign dpo[14] = \<const0> ;
  assign dpo[13] = \<const0> ;
  assign dpo[12] = \<const0> ;
  assign dpo[11] = \<const0> ;
  assign dpo[10] = \<const0> ;
  assign dpo[9] = \<const0> ;
  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[80] = \<const0> ;
  assign qdpo[79] = \<const0> ;
  assign qdpo[78] = \<const0> ;
  assign qdpo[77] = \<const0> ;
  assign qdpo[76] = \<const0> ;
  assign qdpo[75] = \<const0> ;
  assign qdpo[74] = \<const0> ;
  assign qdpo[73] = \<const0> ;
  assign qdpo[72] = \<const0> ;
  assign qdpo[71] = \<const0> ;
  assign qdpo[70] = \<const0> ;
  assign qdpo[69] = \<const0> ;
  assign qdpo[68] = \<const0> ;
  assign qdpo[67] = \<const0> ;
  assign qdpo[66] = \<const0> ;
  assign qdpo[65] = \<const0> ;
  assign qdpo[64] = \<const0> ;
  assign qdpo[63] = \<const0> ;
  assign qdpo[62] = \<const0> ;
  assign qdpo[61] = \<const0> ;
  assign qdpo[60] = \<const0> ;
  assign qdpo[59] = \<const0> ;
  assign qdpo[58] = \<const0> ;
  assign qdpo[57] = \<const0> ;
  assign qdpo[56] = \<const0> ;
  assign qdpo[55] = \<const0> ;
  assign qdpo[54] = \<const0> ;
  assign qdpo[53] = \<const0> ;
  assign qdpo[52] = \<const0> ;
  assign qdpo[51] = \<const0> ;
  assign qdpo[50] = \<const0> ;
  assign qdpo[49] = \<const0> ;
  assign qdpo[48] = \<const0> ;
  assign qdpo[47] = \<const0> ;
  assign qdpo[46] = \<const0> ;
  assign qdpo[45] = \<const0> ;
  assign qdpo[44] = \<const0> ;
  assign qdpo[43] = \<const0> ;
  assign qdpo[42] = \<const0> ;
  assign qdpo[41] = \<const0> ;
  assign qdpo[40] = \<const0> ;
  assign qdpo[39] = \<const0> ;
  assign qdpo[38] = \<const0> ;
  assign qdpo[37] = \<const0> ;
  assign qdpo[36] = \<const0> ;
  assign qdpo[35] = \<const0> ;
  assign qdpo[34] = \<const0> ;
  assign qdpo[33] = \<const0> ;
  assign qdpo[32] = \<const0> ;
  assign qdpo[31] = \<const0> ;
  assign qdpo[30] = \<const0> ;
  assign qdpo[29] = \<const0> ;
  assign qdpo[28] = \<const0> ;
  assign qdpo[27] = \<const0> ;
  assign qdpo[26] = \<const0> ;
  assign qdpo[25] = \<const0> ;
  assign qdpo[24] = \<const0> ;
  assign qdpo[23] = \<const0> ;
  assign qdpo[22] = \<const0> ;
  assign qdpo[21] = \<const0> ;
  assign qdpo[20] = \<const0> ;
  assign qdpo[19] = \<const0> ;
  assign qdpo[18] = \<const0> ;
  assign qdpo[17] = \<const0> ;
  assign qdpo[16] = \<const0> ;
  assign qdpo[15] = \<const0> ;
  assign qdpo[14] = \<const0> ;
  assign qdpo[13] = \<const0> ;
  assign qdpo[12] = \<const0> ;
  assign qdpo[11] = \<const0> ;
  assign qdpo[10] = \<const0> ;
  assign qdpo[9] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[80] = \<const0> ;
  assign spo[79] = \<const0> ;
  assign spo[78] = \<const0> ;
  assign spo[77] = \<const0> ;
  assign spo[76] = \<const0> ;
  assign spo[75] = \<const0> ;
  assign spo[74] = \<const0> ;
  assign spo[73] = \<const0> ;
  assign spo[72] = \<const0> ;
  assign spo[71] = \<const0> ;
  assign spo[70] = \<const0> ;
  assign spo[69] = \<const0> ;
  assign spo[68] = \<const0> ;
  assign spo[67] = \<const0> ;
  assign spo[66] = \<const0> ;
  assign spo[65] = \<const0> ;
  assign spo[64] = \<const0> ;
  assign spo[63] = \<const0> ;
  assign spo[62] = \<const0> ;
  assign spo[61] = \<const0> ;
  assign spo[60] = \<const0> ;
  assign spo[59] = \<const0> ;
  assign spo[58] = \<const0> ;
  assign spo[57] = \<const0> ;
  assign spo[56] = \<const0> ;
  assign spo[55] = \<const0> ;
  assign spo[54] = \<const0> ;
  assign spo[53] = \<const0> ;
  assign spo[52] = \<const0> ;
  assign spo[51] = \<const0> ;
  assign spo[50] = \<const0> ;
  assign spo[49] = \<const0> ;
  assign spo[48] = \<const0> ;
  assign spo[47] = \<const0> ;
  assign spo[46] = \<const0> ;
  assign spo[45] = \<const0> ;
  assign spo[44] = \<const0> ;
  assign spo[43] = \<const0> ;
  assign spo[42] = \<const0> ;
  assign spo[41] = \<const0> ;
  assign spo[40] = \<const0> ;
  assign spo[39] = \<const0> ;
  assign spo[38] = \<const0> ;
  assign spo[37] = \<const0> ;
  assign spo[36] = \<const0> ;
  assign spo[35] = \<const0> ;
  assign spo[34] = \<const0> ;
  assign spo[33] = \<const0> ;
  assign spo[32] = \<const0> ;
  assign spo[31] = \<const0> ;
  assign spo[30] = \<const0> ;
  assign spo[29] = \<const0> ;
  assign spo[28] = \<const0> ;
  assign spo[27] = \<const0> ;
  assign spo[26] = \<const0> ;
  assign spo[25] = \<const0> ;
  assign spo[24] = \<const0> ;
  assign spo[23] = \<const0> ;
  assign spo[22] = \<const0> ;
  assign spo[21] = \<const0> ;
  assign spo[20] = \<const0> ;
  assign spo[19] = \<const0> ;
  assign spo[18] = \<const0> ;
  assign spo[17] = \<const0> ;
  assign spo[16] = \<const0> ;
  assign spo[15] = \<const0> ;
  assign spo[14] = \<const0> ;
  assign spo[13] = \<const0> ;
  assign spo[12] = \<const0> ;
  assign spo[11] = \<const0> ;
  assign spo[10] = \<const0> ;
  assign spo[9] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  RAM_81bit_32_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .d(d),
        .qspo(qspo),
        .we(we));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module RAM_81bit_32_dist_mem_gen_v8_0_12_synth
   (qspo,
    clk,
    d,
    we,
    a);
  output [80:0]qspo;
  input clk;
  input [80:0]d;
  input we;
  input [4:0]a;

  wire [4:0]a;
  wire clk;
  wire [80:0]d;
  wire [80:0]qspo;
  wire we;

  RAM_81bit_32_spram \gen_sp_ram.spram_inst 
       (.a(a),
        .clk(clk),
        .d(d),
        .qspo(qspo),
        .we(we));
endmodule

(* ORIG_REF_NAME = "spram" *) 
module RAM_81bit_32_spram
   (qspo,
    clk,
    d,
    we,
    a);
  output [80:0]qspo;
  input clk;
  input [80:0]d;
  input we;
  input [4:0]a;

  wire [4:0]a;
  wire clk;
  wire [80:0]d;
  wire [80:0]qspo_input;
  (* RTL_KEEP = "true" *) wire [80:0]qspo_int;
  wire we;

  assign qspo[80:0] = qspo_int;
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[0]),
        .Q(qspo_int[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[10]),
        .Q(qspo_int[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[11]),
        .Q(qspo_int[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[12]),
        .Q(qspo_int[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[13]),
        .Q(qspo_int[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[14]),
        .Q(qspo_int[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[15]),
        .Q(qspo_int[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[16]),
        .Q(qspo_int[16]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[17]),
        .Q(qspo_int[17]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[18]),
        .Q(qspo_int[18]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[19]),
        .Q(qspo_int[19]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[1]),
        .Q(qspo_int[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[20]),
        .Q(qspo_int[20]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[21]),
        .Q(qspo_int[21]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[22]),
        .Q(qspo_int[22]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[23]),
        .Q(qspo_int[23]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[24]),
        .Q(qspo_int[24]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[25]),
        .Q(qspo_int[25]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[26]),
        .Q(qspo_int[26]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[27]),
        .Q(qspo_int[27]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[28]),
        .Q(qspo_int[28]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[29]),
        .Q(qspo_int[29]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[2]),
        .Q(qspo_int[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[30]),
        .Q(qspo_int[30]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[31]),
        .Q(qspo_int[31]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[32]),
        .Q(qspo_int[32]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[33]),
        .Q(qspo_int[33]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[34]),
        .Q(qspo_int[34]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[35]),
        .Q(qspo_int[35]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[36]),
        .Q(qspo_int[36]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[37]),
        .Q(qspo_int[37]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[38]),
        .Q(qspo_int[38]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[39]),
        .Q(qspo_int[39]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[3]),
        .Q(qspo_int[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[40]),
        .Q(qspo_int[40]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[41]),
        .Q(qspo_int[41]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[42]),
        .Q(qspo_int[42]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[43]),
        .Q(qspo_int[43]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[44]),
        .Q(qspo_int[44]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[45]),
        .Q(qspo_int[45]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[46]),
        .Q(qspo_int[46]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[47]),
        .Q(qspo_int[47]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[48]),
        .Q(qspo_int[48]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[49]),
        .Q(qspo_int[49]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[4]),
        .Q(qspo_int[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[50]),
        .Q(qspo_int[50]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[51]),
        .Q(qspo_int[51]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[52]),
        .Q(qspo_int[52]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[53]),
        .Q(qspo_int[53]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[54]),
        .Q(qspo_int[54]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[55]),
        .Q(qspo_int[55]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[56]),
        .Q(qspo_int[56]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[57]),
        .Q(qspo_int[57]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[58]),
        .Q(qspo_int[58]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[59]),
        .Q(qspo_int[59]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[5]),
        .Q(qspo_int[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[60]),
        .Q(qspo_int[60]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[61]),
        .Q(qspo_int[61]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[62]),
        .Q(qspo_int[62]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[63]),
        .Q(qspo_int[63]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[64]),
        .Q(qspo_int[64]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[65]),
        .Q(qspo_int[65]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[66]),
        .Q(qspo_int[66]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[67]),
        .Q(qspo_int[67]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[68]),
        .Q(qspo_int[68]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[69]),
        .Q(qspo_int[69]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[6]),
        .Q(qspo_int[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[70]),
        .Q(qspo_int[70]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[71]),
        .Q(qspo_int[71]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[72]),
        .Q(qspo_int[72]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[73]),
        .Q(qspo_int[73]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[74]),
        .Q(qspo_int[74]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[75]),
        .Q(qspo_int[75]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[76]),
        .Q(qspo_int[76]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[77]),
        .Q(qspo_int[77]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[78]),
        .Q(qspo_int[78]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[79]),
        .Q(qspo_int[79]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[7]),
        .Q(qspo_int[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[80]),
        .Q(qspo_int[80]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[8]),
        .Q(qspo_int[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(qspo_input[9]),
        .Q(qspo_int[9]),
        .R(1'b0));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_0_0
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[0]),
        .O(qspo_input[0]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_10_10
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[10]),
        .O(qspo_input[10]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_11_11
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[11]),
        .O(qspo_input[11]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_12_12
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[12]),
        .O(qspo_input[12]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_13_13
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[13]),
        .O(qspo_input[13]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_14_14
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[14]),
        .O(qspo_input[14]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_15_15
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[15]),
        .O(qspo_input[15]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_16_16
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[16]),
        .O(qspo_input[16]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_17_17
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[17]),
        .O(qspo_input[17]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_18_18
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[18]),
        .O(qspo_input[18]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_19_19
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[19]),
        .O(qspo_input[19]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_1_1
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[1]),
        .O(qspo_input[1]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_20_20
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[20]),
        .O(qspo_input[20]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_21_21
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[21]),
        .O(qspo_input[21]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_22_22
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[22]),
        .O(qspo_input[22]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_23_23
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[23]),
        .O(qspo_input[23]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_24_24
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[24]),
        .O(qspo_input[24]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_25_25
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[25]),
        .O(qspo_input[25]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_26_26
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[26]),
        .O(qspo_input[26]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_27_27
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[27]),
        .O(qspo_input[27]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_28_28
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[28]),
        .O(qspo_input[28]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_29_29
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[29]),
        .O(qspo_input[29]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_2_2
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[2]),
        .O(qspo_input[2]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_30_30
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[30]),
        .O(qspo_input[30]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_31_31
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[31]),
        .O(qspo_input[31]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_32_32
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[32]),
        .O(qspo_input[32]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_33_33
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[33]),
        .O(qspo_input[33]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_34_34
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[34]),
        .O(qspo_input[34]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_35_35
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[35]),
        .O(qspo_input[35]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_36_36
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[36]),
        .O(qspo_input[36]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_37_37
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[37]),
        .O(qspo_input[37]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_38_38
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[38]),
        .O(qspo_input[38]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_39_39
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[39]),
        .O(qspo_input[39]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_3_3
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[3]),
        .O(qspo_input[3]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_40_40
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[40]),
        .O(qspo_input[40]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_41_41
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[41]),
        .O(qspo_input[41]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_42_42
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[42]),
        .O(qspo_input[42]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_43_43
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[43]),
        .O(qspo_input[43]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_44_44
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[44]),
        .O(qspo_input[44]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_45_45
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[45]),
        .O(qspo_input[45]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_46_46
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[46]),
        .O(qspo_input[46]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_47_47
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[47]),
        .O(qspo_input[47]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_48_48
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[48]),
        .O(qspo_input[48]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_49_49
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[49]),
        .O(qspo_input[49]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_4_4
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[4]),
        .O(qspo_input[4]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_50_50
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[50]),
        .O(qspo_input[50]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_51_51
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[51]),
        .O(qspo_input[51]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_52_52
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[52]),
        .O(qspo_input[52]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_53_53
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[53]),
        .O(qspo_input[53]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_54_54
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[54]),
        .O(qspo_input[54]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_55_55
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[55]),
        .O(qspo_input[55]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_56_56
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[56]),
        .O(qspo_input[56]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_57_57
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[57]),
        .O(qspo_input[57]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_58_58
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[58]),
        .O(qspo_input[58]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_59_59
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[59]),
        .O(qspo_input[59]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_5_5
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[5]),
        .O(qspo_input[5]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_60_60
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[60]),
        .O(qspo_input[60]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_61_61
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[61]),
        .O(qspo_input[61]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_62_62
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[62]),
        .O(qspo_input[62]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_63_63
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[63]),
        .O(qspo_input[63]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_64_64
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[64]),
        .O(qspo_input[64]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_65_65
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[65]),
        .O(qspo_input[65]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_66_66
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[66]),
        .O(qspo_input[66]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_67_67
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[67]),
        .O(qspo_input[67]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_68_68
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[68]),
        .O(qspo_input[68]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_69_69
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[69]),
        .O(qspo_input[69]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_6_6
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[6]),
        .O(qspo_input[6]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_70_70
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[70]),
        .O(qspo_input[70]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_71_71
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[71]),
        .O(qspo_input[71]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_72_72
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[72]),
        .O(qspo_input[72]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_73_73
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[73]),
        .O(qspo_input[73]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_74_74
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[74]),
        .O(qspo_input[74]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_75_75
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[75]),
        .O(qspo_input[75]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_76_76
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[76]),
        .O(qspo_input[76]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_77_77
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[77]),
        .O(qspo_input[77]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_78_78
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[78]),
        .O(qspo_input[78]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_79_79
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[79]),
        .O(qspo_input[79]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_7_7
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[7]),
        .O(qspo_input[7]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_80_80
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[80]),
        .O(qspo_input[80]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_8_8
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[8]),
        .O(qspo_input[8]),
        .WCLK(clk),
        .WE(we));
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_9_9
       (.A0(a[0]),
        .A1(a[1]),
        .A2(a[2]),
        .A3(a[3]),
        .A4(a[4]),
        .D(d[9]),
        .O(qspo_input[9]),
        .WCLK(clk),
        .WE(we));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
