<stg><name>fibonacci</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f0) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f1) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f2) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fibonacci_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %f2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f2) nounwind

]]></Node>
<StgValue><ssdm name="f2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %f1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f1) nounwind

]]></Node>
<StgValue><ssdm name="f1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %f0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f0) nounwind

]]></Node>
<StgValue><ssdm name="f0_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %p_s = phi i32 [ %f2_read, %0 ], [ %f2_assign, %2 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %f0_assign = phi i32 [ %f1_read, %0 ], [ %f2_assign, %2 ]

]]></Node>
<StgValue><ssdm name="f0_assign"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %p_0 = phi i32 [ %f0_read, %0 ], [ %f0_assign, %2 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %exitcond = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %f2_assign = add nsw i32 %p_0, %f0_assign

]]></Node>
<StgValue><ssdm name="f2_assign"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %p_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="25" name="f0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="f0"/></StgValue>
</port>
<port id="26" name="f1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="f1"/></StgValue>
</port>
<port id="27" name="f2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="f2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="30" from="f0" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="32" from="f1" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="34" from="f2" to="StgValue_5" fromId="27" toId="5">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="28" toId="6">
</dataflow>
<dataflow id="37" from="StgValue_36" to="StgValue_6" fromId="36" toId="6">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecTopModule" to="StgValue_7" fromId="38" toId="7">
</dataflow>
<dataflow id="41" from="fibonacci_str" to="StgValue_7" fromId="40" toId="7">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i32" to="f2_read" fromId="42" toId="8">
</dataflow>
<dataflow id="44" from="f2" to="f2_read" fromId="27" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i32" to="f1_read" fromId="42" toId="9">
</dataflow>
<dataflow id="46" from="f1" to="f1_read" fromId="26" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i32" to="f0_read" fromId="42" toId="10">
</dataflow>
<dataflow id="48" from="f0" to="f0_read" fromId="25" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="12">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="51" from="StgValue_11" to="i" fromId="11" toId="12">
</dataflow>
<dataflow id="52" from="i_1" to="i" fromId="18" toId="12">
<BackEdge/>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="StgValue_21" to="i" fromId="21" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="54" from="f2_read" to="p_s" fromId="8" toId="13">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="StgValue_11" to="p_s" fromId="11" toId="13">
</dataflow>
<dataflow id="56" from="f2_assign" to="p_s" fromId="20" toId="13">
<BackEdge/>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="StgValue_21" to="p_s" fromId="21" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="58" from="f1_read" to="f0_assign" fromId="9" toId="14">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="StgValue_11" to="f0_assign" fromId="11" toId="14">
</dataflow>
<dataflow id="60" from="f2_assign" to="f0_assign" fromId="20" toId="14">
<BackEdge/>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="StgValue_21" to="f0_assign" fromId="21" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="62" from="f0_read" to="p_0" fromId="10" toId="15">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="StgValue_11" to="p_0" fromId="11" toId="15">
</dataflow>
<dataflow id="64" from="f0_assign" to="p_0" fromId="14" toId="15">
<BackEdge/>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="StgValue_21" to="p_0" fromId="21" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="66" from="i" to="exitcond" fromId="12" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_67" to="exitcond" fromId="67" toId="16">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="69" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_71" to="empty" fromId="71" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_71" to="empty" fromId="71" toId="17">
</dataflow>
<dataflow id="75" from="i" to="i_1" fromId="12" toId="18">
</dataflow>
<dataflow id="77" from="StgValue_76" to="i_1" fromId="76" toId="18">
</dataflow>
<dataflow id="78" from="exitcond" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="79" from="p_0" to="f2_assign" fromId="15" toId="20">
</dataflow>
<dataflow id="80" from="f0_assign" to="f2_assign" fromId="14" toId="20">
</dataflow>
<dataflow id="81" from="p_s" to="StgValue_22" fromId="13" toId="22">
</dataflow>
<dataflow id="82" from="exitcond" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
