--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml elevator.twx elevator.ncd -o elevator.twr elevator.pcf

Design file:              elevator.ncd
Physical constraint file: elevator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   -0.273(R)|      FAST  |    2.064(R)|      SLOW  |clk_BUFGP         |   0.000|
stop        |   -0.245(R)|      FAST  |    2.020(R)|      SLOW  |clk_BUFGP         |   0.000|
up_down     |   -0.450(R)|      FAST  |    2.282(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit1<0>   |        10.457(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
digit1<1>   |        10.638(R)|      SLOW  |         3.916(R)|      FAST  |clk_BUFGP         |   0.000|
digit1<2>   |        10.113(R)|      SLOW  |         3.629(R)|      FAST  |clk_BUFGP         |   0.000|
digit1<3>   |        10.863(R)|      SLOW  |         4.065(R)|      FAST  |clk_BUFGP         |   0.000|
digit1<4>   |        10.069(R)|      SLOW  |         3.635(R)|      FAST  |clk_BUFGP         |   0.000|
digit1<5>   |        10.654(R)|      SLOW  |         3.952(R)|      FAST  |clk_BUFGP         |   0.000|
digit1<6>   |        10.231(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<0>   |        10.401(R)|      SLOW  |         3.783(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<1>   |        10.345(R)|      SLOW  |         3.736(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<2>   |        10.547(R)|      SLOW  |         3.877(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<3>   |        10.670(R)|      SLOW  |         3.868(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<4>   |        10.302(R)|      SLOW  |         3.645(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<5>   |        10.176(R)|      SLOW  |         3.688(R)|      FAST  |clk_BUFGP         |   0.000|
digit2<6>   |        10.275(R)|      SLOW  |         4.244(R)|      FAST  |clk_BUFGP         |   0.000|
floor<0>    |        10.481(R)|      SLOW  |         4.017(R)|      FAST  |clk_BUFGP         |   0.000|
floor<1>    |         9.259(R)|      SLOW  |         3.403(R)|      FAST  |clk_BUFGP         |   0.000|
floor<2>    |        10.644(R)|      SLOW  |         4.117(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.361|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 28 13:04:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



