Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Apr 07 21:18:23 2018
| Host         : DuongDuc-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file system_wrapper_clock_utilization_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1
9. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    5 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    1 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------+--------------------------------------------+--------------+-------+---------------+-----------+
|       |                                 |                                            |   Num Loads  |       |               |           |
+-------+---------------------------------+--------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                       | Net Name                                   | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------+--------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | OSC_10Mhz_inst/inst/clkout1_buf | OSC_10Mhz_inst/inst/clk_out1               |    1 |     1 |    no |         2.042 |     0.102 |
|     2 | OSC_10Mhz_inst/inst/clkout2_buf | OSC_10Mhz_inst/inst/clk_out2               |    1 |     1 |    no |         3.201 |     0.160 |
|     3 | OSC_10Mhz_inst/inst/clkout3_buf | OSC_10Mhz_inst/inst/clk_out3               |    1 |     1 |    no |         3.202 |     0.160 |
|     4 | OSC_10Mhz_inst/inst/clkf_buf    | OSC_10Mhz_inst/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |    no |         2.053 |     0.103 |
|     5 | LTC2208_122MHz_IBUF_BUFG_inst   | LTC2208_122MHz_IBUF_BUFG                   |   13 |     9 |    no |         2.165 |     0.317 |
+-------+---------------------------------+--------------------------------------------+------+-------+-------+---------------+-----------+


+-------+-----------------------------------+----------------------------------------+--------------+-------+---------------+-----------+
|       |                                   |                                        |   Num Loads  |       |               |           |
+-------+-----------------------------------+----------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                         | Net Name                               | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------+----------------------------------------+------+-------+-------+---------------+-----------+
|     1 | OSC_10Mhz_inst/inst/mmcm_adv_inst | OSC_10Mhz_inst/inst/clk_out1_clk_wiz_0 |    1 |     1 |    no |         2.206 |     0.110 |
|     2 | OSC_10Mhz_inst/inst/mmcm_adv_inst | OSC_10Mhz_inst/inst/clk_out2_clk_wiz_0 |    1 |     1 |    no |         2.206 |     0.110 |
|     3 | OSC_10Mhz_inst/inst/mmcm_adv_inst | OSC_10Mhz_inst/inst/clk_out3_clk_wiz_0 |    1 |     1 |    no |         2.206 |     0.110 |
|     4 | OSC_10Mhz_inst/inst/mmcm_adv_inst | OSC_10Mhz_inst/inst/clkfbout_clk_wiz_0 |    1 |     1 |    no |         2.206 |     0.110 |
+-------+-----------------------------------+----------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  4000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   11 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    2 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |      Clock Net Name      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  11 |     0 |        0 | LTC2208_122MHz_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------+


9. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |               Clock Net Name               |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | OSC_10Mhz_inst/inst/clkfbout_buf_clk_wiz_0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | LTC2208_122MHz_IBUF_BUFG                   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y18 [get_cells LTC2208_122MHz_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y20 [get_cells OSC_10Mhz_inst/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells OSC_10Mhz_inst/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells OSC_10Mhz_inst/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y19 [get_cells OSC_10Mhz_inst/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y2 [get_cells OSC_10Mhz_inst/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y120 [get_cells OBUF_2]
set_property LOC IOB_X1Y119 [get_cells OBUF_1]

# Location of clock ports
set_property LOC IOB_X1Y74 [get_ports LTC2208_122MHz]
set_property LOC IOB_X1Y126 [get_ports _122MHz]

# Clock net "LTC2208_122MHz_IBUF_BUFG" driven by instance "LTC2208_122MHz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock CLKAG_LTC2208_122MHz_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_LTC2208_122MHz_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="LTC2208_122MHz_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_LTC2208_122MHz_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "OSC_10Mhz_inst/inst/clk_out1" driven by instance "OSC_10Mhz_inst/inst/clkout1_buf" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock CLKAG_OSC_10Mhz_inst/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_OSC_10Mhz_inst/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="OSC_10Mhz_inst/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_OSC_10Mhz_inst/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
