Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 0c164a7f36f04848945742eb2e080692 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/T1_design1.sv" Line 1. Module T1_design1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/debouncer_FSM.sv" Line 1. Module PB_Debouncer(DELAY=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/fsm.sv" Line 1. Module PB_FSM(N_INCREMENT_DELAY_CONTINUOUS=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/T1_design1.sv" Line 1. Module T1_design1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/debouncer_FSM.sv" Line 1. Module PB_Debouncer(DELAY=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/fsm/fsm.srcs/sources_1/new/fsm.sv" Line 1. Module PB_FSM(N_INCREMENT_DELAY_CONTINUOUS=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer(DELAY=10)
Compiling module xil_defaultlib.PB_FSM(N_INCREMENT_DELAY_CONTINU...
Compiling module xil_defaultlib.T1_design1
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
