Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 30 18:25:26 2020
| Host         : ThinkingPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.364        0.000                      0                  741        0.140        0.000                      0                  741        4.500        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.364        0.000                      0                  741        0.140        0.000                      0                  741        4.500        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_display_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.332ns (21.536%)  route 4.853ns (78.464%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.692     9.359    fsmRUN/auto/slowClock/M_opcode_q_reg[0]_3
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.687 r  fsmRUN/auto/slowClock/M_opcode_q[5]_i_4/O
                         net (fo=4, routed)           0.960    10.647    fsmRUN/auto/slowClock/M_opcode_q[5]_i_4_n_0
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.797 r  fsmRUN/auto/slowClock/M_display_q[28]_i_1__0/O
                         net (fo=5, routed)           0.514    11.311    fsmRUN/auto/slowClock_n_1
    SLICE_X55Y92         FDRE                                         r  fsmRUN/auto/M_display_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X55Y92         FDRE                                         r  fsmRUN/auto/M_display_q_reg[24]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y92         FDRE (Setup_fdre_C_CE)      -0.407    14.675    fsmRUN/auto/M_display_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.430ns (22.562%)  route 4.908ns (77.438%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.695    11.464    fsmRUN/auto/M_result_d
    SLICE_X57Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X57Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.863    fsmRUN/auto/M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_display_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.430ns (22.605%)  route 4.896ns (77.395%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.683    11.452    fsmRUN/auto/M_result_d
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_display_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_display_q_reg[12]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.863    fsmRUN/auto/M_display_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_display_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.430ns (22.605%)  route 4.896ns (77.395%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.683    11.452    fsmRUN/auto/M_result_d
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_display_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_display_q_reg[9]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.863    fsmRUN/auto/M_display_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.430ns (22.605%)  route 4.896ns (77.395%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.683    11.452    fsmRUN/auto/M_result_d
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[13]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.863    fsmRUN/auto/M_result_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.430ns (22.605%)  route 4.896ns (77.395%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.683    11.452    fsmRUN/auto/M_result_d
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X57Y90         FDRE                                         r  fsmRUN/auto/M_result_q_reg[8]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.863    fsmRUN/auto/M_result_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_display_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.430ns (22.562%)  route 4.908ns (77.438%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.695    11.464    fsmRUN/auto/M_result_d
    SLICE_X56Y89         FDRE                                         r  fsmRUN/auto/M_display_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X56Y89         FDRE                                         r  fsmRUN/auto/M_display_q_reg[17]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.899    fsmRUN/auto/M_display_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.430ns (22.562%)  route 4.908ns (77.438%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.695    11.464    fsmRUN/auto/M_result_d
    SLICE_X56Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X56Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[10]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.899    fsmRUN/auto/M_result_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.430ns (22.562%)  route 4.908ns (77.438%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.695    11.464    fsmRUN/auto/M_result_d
    SLICE_X56Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.845    fsmRUN/auto/CLK
    SLICE_X56Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.899    fsmRUN/auto/M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/M_result_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 1.430ns (22.699%)  route 4.870ns (77.301%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.542     5.126    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y77         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.672     6.254    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9/O
                         net (fo=2, routed)           0.962     7.340    buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_9_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.464 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[2]_i_4/O
                         net (fo=50, routed)          1.053     8.517    buttoncond_gen_0[1].buttoncond/M_buttondetector_out__0[0]
    SLICE_X56Y93         LUT2 (Prop_lut2_I0_O)        0.150     8.667 f  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q[1]_i_2/O
                         net (fo=13, routed)          0.502     9.169    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.328     9.497 r  buttoncond_gen_0[1].buttoncond/M_opcode_q[5]_i_3/O
                         net (fo=2, routed)           0.591    10.089    fsmRUN/auto/M_opcode_q_reg[0]_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.213 r  fsmRUN/auto/M_result_q[15]_i_3/O
                         net (fo=2, routed)           0.433    10.645    fsmRUN/auto/M_result_q[15]_i_3_n_0
    SLICE_X55Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  fsmRUN/auto/M_result_q[15]_i_1/O
                         net (fo=23, routed)          0.656    11.426    fsmRUN/auto/M_result_d
    SLICE_X55Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.440    14.844    fsmRUN/auto/CLK
    SLICE_X55Y89         FDRE                                         r  fsmRUN/auto/M_result_q_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.876    fsmRUN/auto/M_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.534    fsmRUN/manual/CLK
    SLICE_X59Y89         FDRE                                         r  fsmRUN/manual/M_result_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fsmRUN/manual/M_result_q_reg[7]/Q
                         net (fo=1, routed)           0.059     1.734    fsmRUN/manual/M_manual_aluOut[7]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  fsmRUN/manual/M_show_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.779    fsmRUN/M_show_d[7]
    SLICE_X58Y89         FDRE                                         r  fsmRUN/M_show_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.860     2.049    fsmRUN/CLK
    SLICE_X58Y89         FDRE                                         r  fsmRUN/M_show_q_reg[7]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.092     1.639    fsmRUN/M_show_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.556     1.500    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y80         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=4, routed)           0.099     1.740    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]
    SLICE_X54Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    buttondetector_gen_0[1].buttondetector/M_buttoncond_out[0]
    SLICE_X54Y80         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.824     2.014    buttondetector_gen_0[1].buttondetector/CLK
    SLICE_X54Y80         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.502     1.513    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120     1.633    buttondetector_gen_0[1].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.534    fsmRUN/manual/CLK
    SLICE_X59Y89         FDRE                                         r  fsmRUN/manual/M_result_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fsmRUN/manual/M_result_q_reg[12]/Q
                         net (fo=1, routed)           0.097     1.772    fsmRUN/manual/M_manual_aluOut[12]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.817 r  fsmRUN/manual/M_show_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.817    fsmRUN/M_show_d[12]
    SLICE_X58Y89         FDRE                                         r  fsmRUN/M_show_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.860     2.049    fsmRUN/CLK
    SLICE_X58Y89         FDRE                                         r  fsmRUN/M_show_q_reg[12]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.091     1.638    fsmRUN/M_show_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fsmRUN/auto/M_display_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.565     1.509    fsmRUN/auto/CLK
    SLICE_X57Y91         FDRE                                         r  fsmRUN/auto/M_display_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  fsmRUN/auto/M_display_q_reg[0]/Q
                         net (fo=1, routed)           0.138     1.788    fsmRUN/auto/M_auto_displayOUT[0]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  fsmRUN/auto/M_display_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    fsmRUN/M_display_d[0]
    SLICE_X57Y92         FDRE                                         r  fsmRUN/M_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.833     2.023    fsmRUN/CLK
    SLICE_X57Y92         FDRE                                         r  fsmRUN/M_display_q_reg[0]/C
                         clock pessimism             -0.499     1.525    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.091     1.616    fsmRUN/M_display_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_result_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/M_show_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.042%)  route 0.158ns (45.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.534    fsmRUN/manual/CLK
    SLICE_X59Y88         FDRE                                         r  fsmRUN/manual/M_result_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fsmRUN/manual/M_result_q_reg[5]/Q
                         net (fo=1, routed)           0.158     1.833    fsmRUN/manual/M_manual_aluOut[5]
    SLICE_X58Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  fsmRUN/manual/M_show_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    fsmRUN/M_show_d[5]
    SLICE_X58Y90         FDRE                                         r  fsmRUN/M_show_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.860     2.050    fsmRUN/CLK
    SLICE_X58Y90         FDRE                                         r  fsmRUN/M_show_q_reg[5]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.092     1.643    fsmRUN/M_show_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fsmRUN/manual/M_z_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/M_display_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.591     1.535    fsmRUN/manual/CLK
    SLICE_X61Y91         FDRE                                         r  fsmRUN/manual/M_z_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fsmRUN/manual/M_z_q_reg[0]/Q
                         net (fo=1, routed)           0.195     1.871    fsmRUN/manual/M_z_q
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  fsmRUN/manual/M_display_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.916    fsmRUN/manual/M_display_q[16]_i_1_n_0
    SLICE_X60Y92         FDRE                                         r  fsmRUN/manual/M_display_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.860     2.050    fsmRUN/manual/CLK
    SLICE_X60Y92         FDRE                                         r  fsmRUN/manual/M_display_q_reg[16]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y92         FDRE (Hold_fdre_C_D)         0.121     1.672    fsmRUN/manual/M_display_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X59Y85         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.843    reset_cond/M_stage_d[3]
    SLICE_X59Y85         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X59Y85         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X59Y85         FDSE (Hold_fdse_C_D)         0.066     1.598    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.374%)  route 0.162ns (43.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.592     1.536    fsmRUN/manual/CLK
    SLICE_X64Y90         FDRE                                         r  fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/Q
                         net (fo=41, routed)          0.162     1.862    fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  fsmRUN/manual/FSM_sequential_M_brain_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    fsmRUN/manual/FSM_sequential_M_brain_q[2]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.862     2.052    fsmRUN/manual/CLK
    SLICE_X64Y90         FDRE                                         r  fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.121     1.657    fsmRUN/manual/FSM_sequential_M_brain_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmRUN/auto/slowClock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/slowClock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.564     1.508    fsmRUN/auto/slowClock/CLK
    SLICE_X53Y94         FDRE                                         r  fsmRUN/auto/slowClock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  fsmRUN/auto/slowClock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    fsmRUN/auto/slowClock/M_ctr_q_reg_n_0_[11]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  fsmRUN/auto/slowClock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    fsmRUN/auto/slowClock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X53Y94         FDRE                                         r  fsmRUN/auto/slowClock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.834     2.024    fsmRUN/auto/slowClock/CLK
    SLICE_X53Y94         FDRE                                         r  fsmRUN/auto/slowClock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.613    fsmRUN/auto/slowClock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmRUN/auto/slowClock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmRUN/auto/slowClock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.564     1.508    fsmRUN/auto/slowClock/CLK
    SLICE_X53Y95         FDRE                                         r  fsmRUN/auto/slowClock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  fsmRUN/auto/slowClock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.757    fsmRUN/auto/slowClock/M_ctr_q_reg_n_0_[15]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  fsmRUN/auto/slowClock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    fsmRUN/auto/slowClock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  fsmRUN/auto/slowClock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.834     2.024    fsmRUN/auto/slowClock/CLK
    SLICE_X53Y95         FDRE                                         r  fsmRUN/auto/slowClock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.613    fsmRUN/auto/slowClock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   fsmRUN/auto/M_first_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   fsmRUN/auto/M_first_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   fsmRUN/M_opcode_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   fsmRUN/M_opcode_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   fsmRUN/manual/M_display_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   fsmRUN/manual/M_display_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   fsmRUN/manual/M_display_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   fsmRUN/manual/M_display_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   fsmRUN/M_show_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   fsmRUN/M_show_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C



