{
  "module_name": "acp-dsp-offset.h",
  "hash_id": "a578a7a3f9d14232e795d16c201b400c6fe263c96e211524f7f0bd7febc6df71",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/amd/acp-dsp-offset.h",
  "human_readable_source": " \n \n\n#ifndef _ACP_DSP_IP_OFFSET_H\n#define _ACP_DSP_IP_OFFSET_H\n\n \n#define ACP_DMA_CNTL_0\t\t\t\t0x00\n#define ACP_DMA_DSCR_STRT_IDX_0\t\t\t0x20\n#define ACP_DMA_DSCR_CNT_0\t\t\t0x40\n#define ACP_DMA_PRIO_0\t\t\t\t0x60\n#define ACP_DMA_CUR_DSCR_0\t\t\t0x80\n#define ACP_DMA_ERR_STS_0\t\t\t0xC0\n#define ACP_DMA_DESC_BASE_ADDR\t\t\t0xE0\n#define ACP_DMA_DESC_MAX_NUM_DSCR\t\t0xE4\n#define ACP_DMA_CH_STS\t\t\t\t0xE8\n#define ACP_DMA_CH_GROUP\t\t\t0xEC\n#define ACP_DMA_CH_RST_STS\t\t\t0xF0\n\n \n#define ACP_DSP0_RUNSTALL\t\t\t0x414\n\n \n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_1\t\t0xC00\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_1\t\t0xC04\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_2\t\t0xC08\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_2\t\t0xC0C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_3\t\t0xC10\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_3\t\t0xC14\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_4\t\t0xC18\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_4\t\t0xC1C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5\t\t0xC20\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5\t\t0xC24\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_6\t\t0xC28\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_6\t\t0xC2C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_7\t\t0xC30\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_7\t\t0xC34\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_8\t\t0xC38\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_8\t\t0xC3C\n#define ACPAXI2AXI_ATU_CTRL\t\t\t0xC40\n#define ACP_SOFT_RESET\t\t\t\t0x1000\n#define ACP_CONTROL\t\t\t\t0x1004\n\n#define ACP3X_I2S_PIN_CONFIG\t\t\t0x1400\n#define ACP5X_I2S_PIN_CONFIG\t\t\t0x1400\n#define ACP6X_I2S_PIN_CONFIG\t\t\t0x1440\n\n \n#define ACP3X_PGFSM_BASE\t\t\t0x141C\n#define ACP5X_PGFSM_BASE\t\t\t0x1424\n#define ACP6X_PGFSM_BASE                        0x1024\n#define PGFSM_CONTROL_OFFSET\t\t\t0x0\n#define PGFSM_STATUS_OFFSET\t\t\t0x4\n#define ACP3X_CLKMUX_SEL\t\t\t0x1424\n#define ACP5X_CLKMUX_SEL\t\t\t0x142C\n#define ACP6X_CLKMUX_SEL\t\t\t0x102C\n\n \n#define ACP3X_EXT_INTR_STAT\t\t\t0x1808\n#define ACP5X_EXT_INTR_STAT\t\t\t0x1808\n#define ACP6X_EXT_INTR_STAT                     0x1A0C\n\n#define ACP3X_DSP_SW_INTR_BASE\t\t\t0x1814\n#define ACP5X_DSP_SW_INTR_BASE\t\t\t0x1814\n#define ACP6X_DSP_SW_INTR_BASE                  0x1808\n#define DSP_SW_INTR_CNTL_OFFSET\t\t\t0x0\n#define DSP_SW_INTR_STAT_OFFSET\t\t\t0x4\n#define DSP_SW_INTR_TRIG_OFFSET\t\t\t0x8\n#define ACP_ERROR_STATUS\t\t\t0x18C4\n#define ACP3X_AXI2DAGB_SEM_0\t\t\t0x1880\n#define ACP5X_AXI2DAGB_SEM_0\t\t\t0x1884\n#define ACP6X_AXI2DAGB_SEM_0\t\t\t0x1874\n\n \n#define ACP_SHA_DSP_FW_QUALIFIER\t\t0x1C70\n#define ACP_SHA_DMA_CMD\t\t\t\t0x1CB0\n#define ACP_SHA_MSG_LENGTH\t\t\t0x1CB4\n#define ACP_SHA_DMA_STRT_ADDR\t\t\t0x1CB8\n#define ACP_SHA_DMA_DESTINATION_ADDR\t\t0x1CBC\n#define ACP_SHA_DMA_CMD_STS\t\t\t0x1CC0\n#define ACP_SHA_DMA_ERR_STATUS\t\t\t0x1CC4\n#define ACP_SHA_TRANSFER_BYTE_CNT\t\t0x1CC8\n#define ACP_SHA_DMA_INCLUDE_HDR         0x1CCC\n#define ACP_SHA_PSP_ACK                         0x1C74\n\n#define ACP_SCRATCH_REG_0\t\t\t0x10000\n#define ACP6X_DSP_FUSION_RUNSTALL\t\t0x0644\n\n \n#define ACP_DSP0_CACHE_OFFSET0\t\t\t0x0420\n#define ACP_DSP0_CACHE_SIZE0\t\t\t0x0424\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}