
DHT22.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08008288  08008288  00018288  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086fc  080086fc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080086fc  080086fc  000186fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008704  08008704  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008704  08008704  00018704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008708  08008708  00018708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800870c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  200001dc  080088e8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  080088e8  00020394  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015702  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a40  00000000  00000000  0003590e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  00038350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001180  00000000  00000000  00039608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b98  00000000  00000000  0003a788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000173f3  00000000  00000000  00063320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6e41  00000000  00000000  0007a713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171554  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006004  00000000  00000000  001715a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008270 	.word	0x08008270

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008270 	.word	0x08008270

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b3f      	ldr	r3, [pc, #252]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	4a3e      	ldr	r2, [pc, #248]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ece:	4b3c      	ldr	r3, [pc, #240]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eda:	4b39      	ldr	r3, [pc, #228]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ede:	4a38      	ldr	r2, [pc, #224]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee6:	4b36      	ldr	r3, [pc, #216]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b33      	ldr	r3, [pc, #204]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef6:	4a32      	ldr	r2, [pc, #200]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000efe:	4b30      	ldr	r3, [pc, #192]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	4a2c      	ldr	r2, [pc, #176]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000f10:	f043 0302 	orr.w	r3, r3, #2
 8000f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f16:	4b2a      	ldr	r3, [pc, #168]	; (8000fc0 <MX_GPIO_Init+0x114>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2123      	movs	r1, #35	; 0x23
 8000f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2a:	f001 f98d 	bl	8002248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f34:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	481f      	ldr	r0, [pc, #124]	; (8000fc4 <MX_GPIO_Init+0x118>)
 8000f46:	f000 ffbd 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 8000f4a:	2323      	movs	r3, #35	; 0x23
 8000f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f64:	f000 ffae 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f68:	2310      	movs	r3, #16
 8000f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f7e:	f000 ffa1 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f000 ff93 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f9e:	2320      	movs	r3, #32
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <MX_GPIO_Init+0x11c>)
 8000fb2:	f000 ff87 	bl	8001ec4 <HAL_GPIO_Init>

}
 8000fb6:	bf00      	nop
 8000fb8:	3728      	adds	r7, #40	; 0x28
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	48000800 	.word	0x48000800
 8000fc8:	48000400 	.word	0x48000400

08000fcc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <MX_I2C1_Init+0x74>)
 8000fd2:	4a1c      	ldr	r2, [pc, #112]	; (8001044 <MX_I2C1_Init+0x78>)
 8000fd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10808DD3;
 8000fd6:	4b1a      	ldr	r3, [pc, #104]	; (8001040 <MX_I2C1_Init+0x74>)
 8000fd8:	4a1b      	ldr	r2, [pc, #108]	; (8001048 <MX_I2C1_Init+0x7c>)
 8000fda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fdc:	4b18      	ldr	r3, [pc, #96]	; (8001040 <MX_I2C1_Init+0x74>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <MX_I2C1_Init+0x74>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fe8:	4b15      	ldr	r3, [pc, #84]	; (8001040 <MX_I2C1_Init+0x74>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fee:	4b14      	ldr	r3, [pc, #80]	; (8001040 <MX_I2C1_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ff4:	4b12      	ldr	r3, [pc, #72]	; (8001040 <MX_I2C1_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ffa:	4b11      	ldr	r3, [pc, #68]	; (8001040 <MX_I2C1_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001000:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <MX_I2C1_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001006:	480e      	ldr	r0, [pc, #56]	; (8001040 <MX_I2C1_Init+0x74>)
 8001008:	f001 f936 	bl	8002278 <HAL_I2C_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001012:	f000 fb7c 	bl	800170e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001016:	2100      	movs	r1, #0
 8001018:	4809      	ldr	r0, [pc, #36]	; (8001040 <MX_I2C1_Init+0x74>)
 800101a:	f001 fdb7 	bl	8002b8c <HAL_I2CEx_ConfigAnalogFilter>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001024:	f000 fb73 	bl	800170e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001028:	2100      	movs	r1, #0
 800102a:	4805      	ldr	r0, [pc, #20]	; (8001040 <MX_I2C1_Init+0x74>)
 800102c:	f001 fdf9 	bl	8002c22 <HAL_I2CEx_ConfigDigitalFilter>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001036:	f000 fb6a 	bl	800170e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	200001f8 	.word	0x200001f8
 8001044:	40005400 	.word	0x40005400
 8001048:	10808dd3 	.word	0x10808dd3

0800104c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b0ac      	sub	sp, #176	; 0xb0
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001054:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	2288      	movs	r2, #136	; 0x88
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f004 f9ff 	bl	8005470 <memset>
  if(i2cHandle->Instance==I2C1)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a21      	ldr	r2, [pc, #132]	; (80010fc <HAL_I2C_MspInit+0xb0>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d13b      	bne.n	80010f4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800107c:	2340      	movs	r3, #64	; 0x40
 800107e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001080:	2300      	movs	r3, #0
 8001082:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4618      	mov	r0, r3
 800108a:	f002 fc7b 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001094:	f000 fb3b 	bl	800170e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001098:	4b19      	ldr	r3, [pc, #100]	; (8001100 <HAL_I2C_MspInit+0xb4>)
 800109a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109c:	4a18      	ldr	r2, [pc, #96]	; (8001100 <HAL_I2C_MspInit+0xb4>)
 800109e:	f043 0302 	orr.w	r3, r3, #2
 80010a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a4:	4b16      	ldr	r3, [pc, #88]	; (8001100 <HAL_I2C_MspInit+0xb4>)
 80010a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	613b      	str	r3, [r7, #16]
 80010ae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b8:	2312      	movs	r3, #18
 80010ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c4:	2303      	movs	r3, #3
 80010c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010ca:	2304      	movs	r3, #4
 80010cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010d4:	4619      	mov	r1, r3
 80010d6:	480b      	ldr	r0, [pc, #44]	; (8001104 <HAL_I2C_MspInit+0xb8>)
 80010d8:	f000 fef4 	bl	8001ec4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <HAL_I2C_MspInit+0xb4>)
 80010de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <HAL_I2C_MspInit+0xb4>)
 80010e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010e6:	6593      	str	r3, [r2, #88]	; 0x58
 80010e8:	4b05      	ldr	r3, [pc, #20]	; (8001100 <HAL_I2C_MspInit+0xb4>)
 80010ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010f4:	bf00      	nop
 80010f6:	37b0      	adds	r7, #176	; 0xb0
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40005400 	.word	0x40005400
 8001100:	40021000 	.word	0x40021000
 8001104:	48000400 	.word	0x48000400

08001108 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08a      	sub	sp, #40	; 0x28
 800110c:	af02      	add	r7, sp, #8
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	f043 030c 	orr.w	r3, r3, #12
 800111e:	b2da      	uxtb	r2, r3
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 8001124:	2380      	movs	r3, #128	; 0x80
 8001126:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	f043 0320 	orr.w	r3, r3, #32
 8001130:	b2db      	uxtb	r3, r3
 8001132:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 8001134:	f107 0118 	add.w	r1, r7, #24
 8001138:	230a      	movs	r3, #10
 800113a:	2202      	movs	r2, #2
 800113c:	486c      	ldr	r0, [pc, #432]	; (80012f0 <lcd_init+0x1e8>)
 800113e:	f003 fc71 	bl	8004a24 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8001142:	f640 230d 	movw	r3, #2573	; 0xa0d
 8001146:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 8001148:	f107 0114 	add.w	r1, r7, #20
 800114c:	230a      	movs	r3, #10
 800114e:	2202      	movs	r2, #2
 8001150:	4867      	ldr	r0, [pc, #412]	; (80012f0 <lcd_init+0x1e8>)
 8001152:	f003 fc67 	bl	8004a24 <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 8001156:	2364      	movs	r3, #100	; 0x64
 8001158:	2205      	movs	r2, #5
 800115a:	217c      	movs	r1, #124	; 0x7c
 800115c:	69f8      	ldr	r0, [r7, #28]
 800115e:	f001 fa0f 	bl	8002580 <HAL_I2C_IsDeviceReady>
 8001162:	4603      	mov	r3, r0
 8001164:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 8001166:	f107 0113 	add.w	r1, r7, #19
 800116a:	230a      	movs	r3, #10
 800116c:	2201      	movs	r2, #1
 800116e:	4860      	ldr	r0, [pc, #384]	; (80012f0 <lcd_init+0x1e8>)
 8001170:	f003 fc58 	bl	8004a24 <HAL_UART_Transmit>
	HAL_Delay(50);
 8001174:	2032      	movs	r0, #50	; 0x32
 8001176:	f000 fd9b 	bl	8001cb0 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 800117a:	f107 0218 	add.w	r2, r7, #24
 800117e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2302      	movs	r3, #2
 8001186:	217c      	movs	r1, #124	; 0x7c
 8001188:	69f8      	ldr	r0, [r7, #28]
 800118a:	f001 f905 	bl	8002398 <HAL_I2C_Master_Transmit>
 800118e:	4603      	mov	r3, r0
 8001190:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 8001192:	f107 0112 	add.w	r1, r7, #18
 8001196:	230a      	movs	r3, #10
 8001198:	2201      	movs	r2, #1
 800119a:	4855      	ldr	r0, [pc, #340]	; (80012f0 <lcd_init+0x1e8>)
 800119c:	f003 fc42 	bl	8004a24 <HAL_UART_Transmit>
	HAL_Delay(50);
 80011a0:	2032      	movs	r0, #50	; 0x32
 80011a2:	f000 fd85 	bl	8001cb0 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80011a6:	f107 0218 	add.w	r2, r7, #24
 80011aa:	f241 3388 	movw	r3, #5000	; 0x1388
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	2302      	movs	r3, #2
 80011b2:	217c      	movs	r1, #124	; 0x7c
 80011b4:	69f8      	ldr	r0, [r7, #28]
 80011b6:	f001 f8ef 	bl	8002398 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 80011ba:	2005      	movs	r0, #5
 80011bc:	f000 fd78 	bl	8001cb0 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80011c0:	f107 0218 	add.w	r2, r7, #24
 80011c4:	f241 3388 	movw	r3, #5000	; 0x1388
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2302      	movs	r3, #2
 80011cc:	217c      	movs	r1, #124	; 0x7c
 80011ce:	69f8      	ldr	r0, [r7, #28]
 80011d0:	f001 f8e2 	bl	8002398 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	2204      	movs	r2, #4
 80011d8:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	785b      	ldrb	r3, [r3, #1]
 80011de:	f043 0308 	orr.w	r3, r3, #8
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 80011e6:	f107 0218 	add.w	r2, r7, #24
 80011ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	2302      	movs	r3, #2
 80011f2:	217c      	movs	r1, #124	; 0x7c
 80011f4:	69f8      	ldr	r0, [r7, #28]
 80011f6:	f001 f8cf 	bl	8002398 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 80011fa:	2301      	movs	r3, #1
 80011fc:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80011fe:	f107 0218 	add.w	r2, r7, #24
 8001202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	2302      	movs	r3, #2
 800120a:	217c      	movs	r1, #124	; 0x7c
 800120c:	69f8      	ldr	r0, [r7, #28]
 800120e:	f001 f8c3 	bl	8002398 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8001212:	2002      	movs	r0, #2
 8001214:	f000 fd4c 	bl	8001cb0 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	2202      	movs	r2, #2
 800121c:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	789b      	ldrb	r3, [r3, #2]
 8001222:	f043 0304 	orr.w	r3, r3, #4
 8001226:	b2db      	uxtb	r3, r3
 8001228:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 800122a:	f107 0218 	add.w	r2, r7, #24
 800122e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2302      	movs	r3, #2
 8001236:	217c      	movs	r1, #124	; 0x7c
 8001238:	69f8      	ldr	r0, [r7, #28]
 800123a:	f001 f8ad 	bl	8002398 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 800123e:	2300      	movs	r3, #0
 8001240:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001246:	f107 0210 	add.w	r2, r7, #16
 800124a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	2302      	movs	r3, #2
 8001252:	21c4      	movs	r1, #196	; 0xc4
 8001254:	69f8      	ldr	r0, [r7, #28]
 8001256:	f001 f89f 	bl	8002398 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 800125a:	2308      	movs	r3, #8
 800125c:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 800125e:	23ff      	movs	r3, #255	; 0xff
 8001260:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001262:	f107 0210 	add.w	r2, r7, #16
 8001266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2302      	movs	r3, #2
 800126e:	21c4      	movs	r1, #196	; 0xc4
 8001270:	69f8      	ldr	r0, [r7, #28]
 8001272:	f001 f891 	bl	8002398 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 8001276:	2301      	movs	r3, #1
 8001278:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 800127a:	2320      	movs	r3, #32
 800127c:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800127e:	f107 0210 	add.w	r2, r7, #16
 8001282:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2302      	movs	r3, #2
 800128a:	21c4      	movs	r1, #196	; 0xc4
 800128c:	69f8      	ldr	r0, [r7, #28]
 800128e:	f001 f883 	bl	8002398 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8001292:	2304      	movs	r3, #4
 8001294:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001296:	23ff      	movs	r3, #255	; 0xff
 8001298:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800129a:	f107 020c 	add.w	r2, r7, #12
 800129e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2302      	movs	r3, #2
 80012a6:	21c4      	movs	r1, #196	; 0xc4
 80012a8:	69f8      	ldr	r0, [r7, #28]
 80012aa:	f001 f875 	bl	8002398 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 80012ae:	2303      	movs	r3, #3
 80012b0:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 80012b2:	23ff      	movs	r3, #255	; 0xff
 80012b4:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80012b6:	f107 020c 	add.w	r2, r7, #12
 80012ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	2302      	movs	r3, #2
 80012c2:	21c4      	movs	r1, #196	; 0xc4
 80012c4:	69f8      	ldr	r0, [r7, #28]
 80012c6:	f001 f867 	bl	8002398 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 80012ca:	2302      	movs	r3, #2
 80012cc:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 80012ce:	23ff      	movs	r3, #255	; 0xff
 80012d0:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80012d2:	f107 020c 	add.w	r2, r7, #12
 80012d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2302      	movs	r3, #2
 80012de:	21c4      	movs	r1, #196	; 0xc4
 80012e0:	69f8      	ldr	r0, [r7, #28]
 80012e2:	f001 f859 	bl	8002398 <HAL_I2C_Master_Transmit>


}
 80012e6:	bf00      	nop
 80012e8:	3720      	adds	r7, #32
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200002fc 	.word	0x200002fc

080012f4 <Set_Pin_Output>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	460b      	mov	r3, r1
 80012fe:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001310:	887b      	ldrh	r3, [r7, #2]
 8001312:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	4619      	mov	r1, r3
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f000 fdce 	bl	8001ec4 <HAL_GPIO_Init>
}
 8001328:	bf00      	nop
 800132a:	3720      	adds	r7, #32
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001350:	2300      	movs	r3, #0
 8001352:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001354:	2301      	movs	r3, #1
 8001356:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	4619      	mov	r1, r3
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 fdb0 	bl	8001ec4 <HAL_GPIO_Init>
}
 8001364:	bf00      	nop
 8001366:	3720      	adds	r7, #32
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <delay>:
void delay (uint16_t temps)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // Initialiser le compteur par 0
 8001376:	4b09      	ldr	r3, [pc, #36]	; (800139c <delay+0x30>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2200      	movs	r2, #0
 800137c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < temps);  // Attendre jusqu'a ce que le timer atteint la valeur determiner en entre
 800137e:	bf00      	nop
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <delay+0x30>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	429a      	cmp	r2, r3
 800138a:	d3f9      	bcc.n	8001380 <delay+0x14>
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	200002b0 	.word	0x200002b0

080013a0 <Demarrer_DHT22>:

void Demarrer_DHT22 (void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	Set_Pin_Output(GPIOA,GPIO_PIN_10); // Mettre le pin en sortie
 80013a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ac:	f7ff ffa2 	bl	80012f4 <Set_Pin_Output>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_10, 0);   // Mettre le pin en tat bas
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ba:	f000 ff45 	bl	8002248 <HAL_GPIO_WritePin>
	HAL_Delay(1);   // wait for > 1ms
 80013be:	2001      	movs	r0, #1
 80013c0:	f000 fc76 	bl	8001cb0 <HAL_Delay>

	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_10, 1);   // Mettre le pin en tat haut
 80013c4:	2201      	movs	r2, #1
 80013c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ce:	f000 ff3b 	bl	8002248 <HAL_GPIO_WritePin>
	delay (35);   // wait for 30us
 80013d2:	2023      	movs	r0, #35	; 0x23
 80013d4:	f7ff ffca 	bl	800136c <delay>

	Set_Pin_Input(GPIOA, GPIO_PIN_10);   // Mettre le pin en entre
 80013d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e0:	f7ff ffa6 	bl	8001330 <Set_Pin_Input>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <Verifier_Reponse_DHT22>:

uint8_t Verifier_Reponse_DHT22 (void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
	Set_Pin_Input(GPIOA, GPIO_PIN_10);  // Mettre le pin en entre
 80013ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f6:	f7ff ff9b 	bl	8001330 <Set_Pin_Input>
	uint8_t Reponse = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	71fb      	strb	r3, [r7, #7]
	delay (30);  // wait for 40us
 80013fe:	201e      	movs	r0, #30
 8001400:	f7ff ffb4 	bl	800136c <delay>
	if (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_10))) // Si le pin est  0
 8001404:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001408:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800140c:	f000 ff04 	bl	8002218 <HAL_GPIO_ReadPin>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d110      	bne.n	8001438 <Verifier_Reponse_DHT22+0x50>
	{
		delay (80);   // wait for 80us
 8001416:	2050      	movs	r0, #80	; 0x50
 8001418:	f7ff ffa8 	bl	800136c <delay>

		if ((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_10))) Reponse = 1;  // Si le pin est  1, la rponse est 1
 800141c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001420:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001424:	f000 fef8 	bl	8002218 <HAL_GPIO_ReadPin>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <Verifier_Reponse_DHT22+0x4c>
 800142e:	2301      	movs	r3, #1
 8001430:	71fb      	strb	r3, [r7, #7]
 8001432:	e001      	b.n	8001438 <Verifier_Reponse_DHT22+0x50>
		else Reponse = -1; // Sinon la rponse est NOK
 8001434:	23ff      	movs	r3, #255	; 0xff
 8001436:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_10)));   // Attendre jusqu'a ce que le pin passe  0
 8001438:	bf00      	nop
 800143a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800143e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001442:	f000 fee9 	bl	8002218 <HAL_GPIO_ReadPin>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1f6      	bne.n	800143a <Verifier_Reponse_DHT22+0x52>
	return Reponse;
 800144c:	79fb      	ldrb	r3, [r7, #7]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <Valeur_DHT22>:

uint8_t Valeur_DHT22 (void)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
	uint8_t valeur,j;
	for (j=0;j<8;j++)
 800145c:	2300      	movs	r3, #0
 800145e:	71bb      	strb	r3, [r7, #6]
 8001460:	e03d      	b.n	80014de <Valeur_DHT22+0x88>
	{
		while (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_10)));   // Attendre jusqu'a ce que le pin soit 1 pour commencer la lecture
 8001462:	bf00      	nop
 8001464:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001468:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146c:	f000 fed4 	bl	8002218 <HAL_GPIO_ReadPin>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f6      	beq.n	8001464 <Valeur_DHT22+0xe>
		delay (40);   // Attendre 40 s
 8001476:	2028      	movs	r0, #40	; 0x28
 8001478:	f7ff ff78 	bl	800136c <delay>

		if (!(HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_10)))   // Si le pin est 0V
 800147c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001484:	f000 fec8 	bl	8002218 <HAL_GPIO_ReadPin>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10e      	bne.n	80014ac <Valeur_DHT22+0x56>
		{
			valeur &= ~(1<<(7-j));   // Remplir l'octet par 0
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	f1c3 0307 	rsb	r3, r3, #7
 8001494:	2201      	movs	r2, #1
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	b25b      	sxtb	r3, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	b25a      	sxtb	r2, r3
 80014a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a4:	4013      	ands	r3, r2
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	71fb      	strb	r3, [r7, #7]
 80014aa:	e00b      	b.n	80014c4 <Valeur_DHT22+0x6e>
		}
		else valeur |= (1<<(7-j));  // Si le pin est  1, Remplir l'octet par 1
 80014ac:	79bb      	ldrb	r3, [r7, #6]
 80014ae:	f1c3 0307 	rsb	r3, r3, #7
 80014b2:	2201      	movs	r2, #1
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	b25a      	sxtb	r2, r3
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	4313      	orrs	r3, r2
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_10)));  // Attendre jusqu'a ce que le pin soit 1
 80014c4:	bf00      	nop
 80014c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ce:	f000 fea3 	bl	8002218 <HAL_GPIO_ReadPin>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f6      	bne.n	80014c6 <Valeur_DHT22+0x70>
	for (j=0;j<8;j++)
 80014d8:	79bb      	ldrb	r3, [r7, #6]
 80014da:	3301      	adds	r3, #1
 80014dc:	71bb      	strb	r3, [r7, #6]
 80014de:	79bb      	ldrb	r3, [r7, #6]
 80014e0:	2b07      	cmp	r3, #7
 80014e2:	d9be      	bls.n	8001462 <Valeur_DHT22+0xc>
	}

	return valeur;
 80014e4:	79fb      	ldrb	r3, [r7, #7]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	RCC->AHB2ENR = (1 << 0);
 80014f4:	4b48      	ldr	r3, [pc, #288]	; (8001618 <main+0x128>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	64da      	str	r2, [r3, #76]	; 0x4c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fa:	f000 fb5d 	bl	8001bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fe:	f000 f8b5 	bl	800166c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001502:	f7ff fcd3 	bl	8000eac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001506:	f000 faa1 	bl	8001a4c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800150a:	f000 fa2b 	bl	8001964 <MX_TIM1_Init>
  MX_I2C1_Init();
 800150e:	f7ff fd5d 	bl	8000fcc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001512:	4842      	ldr	r0, [pc, #264]	; (800161c <main+0x12c>)
 8001514:	f002 ff4a 	bl	80043ac <HAL_TIM_Base_Start>
  lcd_init(&hi2c1,&lcd_display);
 8001518:	4941      	ldr	r1, [pc, #260]	; (8001620 <main+0x130>)
 800151a:	4842      	ldr	r0, [pc, #264]	; (8001624 <main+0x134>)
 800151c:	f7ff fdf4 	bl	8001108 <lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Demarrer_DHT22();
 8001520:	f7ff ff3e 	bl	80013a0 <Demarrer_DHT22>
	  Etat = Verifier_Reponse_DHT22();
 8001524:	f7ff ff60 	bl	80013e8 <Verifier_Reponse_DHT22>
 8001528:	4603      	mov	r3, r0
 800152a:	461a      	mov	r2, r3
 800152c:	4b3e      	ldr	r3, [pc, #248]	; (8001628 <main+0x138>)
 800152e:	701a      	strb	r2, [r3, #0]
	  Rh_byte1 = Valeur_DHT22 ();
 8001530:	f7ff ff91 	bl	8001456 <Valeur_DHT22>
 8001534:	4603      	mov	r3, r0
 8001536:	461a      	mov	r2, r3
 8001538:	4b3c      	ldr	r3, [pc, #240]	; (800162c <main+0x13c>)
 800153a:	701a      	strb	r2, [r3, #0]
      Rh_byte2 = Valeur_DHT22 ();
 800153c:	f7ff ff8b 	bl	8001456 <Valeur_DHT22>
 8001540:	4603      	mov	r3, r0
 8001542:	461a      	mov	r2, r3
 8001544:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <main+0x140>)
 8001546:	701a      	strb	r2, [r3, #0]
	  Temp_byte1 = Valeur_DHT22 ();
 8001548:	f7ff ff85 	bl	8001456 <Valeur_DHT22>
 800154c:	4603      	mov	r3, r0
 800154e:	461a      	mov	r2, r3
 8001550:	4b38      	ldr	r3, [pc, #224]	; (8001634 <main+0x144>)
 8001552:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = Valeur_DHT22 ();
 8001554:	f7ff ff7f 	bl	8001456 <Valeur_DHT22>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	4b36      	ldr	r3, [pc, #216]	; (8001638 <main+0x148>)
 800155e:	701a      	strb	r2, [r3, #0]
	  SUM = Valeur_DHT22();
 8001560:	f7ff ff79 	bl	8001456 <Valeur_DHT22>
 8001564:	4603      	mov	r3, r0
 8001566:	b29a      	uxth	r2, r3
 8001568:	4b34      	ldr	r3, [pc, #208]	; (800163c <main+0x14c>)
 800156a:	801a      	strh	r2, [r3, #0]

	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 800156c:	4b31      	ldr	r3, [pc, #196]	; (8001634 <main+0x144>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	021b      	lsls	r3, r3, #8
 8001572:	b21a      	sxth	r2, r3
 8001574:	4b30      	ldr	r3, [pc, #192]	; (8001638 <main+0x148>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	b21b      	sxth	r3, r3
 800157a:	4313      	orrs	r3, r2
 800157c:	b21b      	sxth	r3, r3
 800157e:	b29a      	uxth	r2, r3
 8001580:	4b2f      	ldr	r3, [pc, #188]	; (8001640 <main+0x150>)
 8001582:	801a      	strh	r2, [r3, #0]
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001584:	4b29      	ldr	r3, [pc, #164]	; (800162c <main+0x13c>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b21a      	sxth	r2, r3
 800158c:	4b28      	ldr	r3, [pc, #160]	; (8001630 <main+0x140>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b21b      	sxth	r3, r3
 8001592:	4313      	orrs	r3, r2
 8001594:	b21b      	sxth	r3, r3
 8001596:	b29a      	uxth	r2, r3
 8001598:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <main+0x154>)
 800159a:	801a      	strh	r2, [r3, #0]
	 //Temperature = (float) (TEMP/10.0);
	  //Humidity = (float)(RH/10.0);
	  //lcd_position(&hi2c1,0, 0);
	  //snprintf(temperature, sizeof(temperature), "%d", TEMP);
	  //snprintf(humidity, sizeof(humidity), "%d", RH);
	  snprintf(RH_octet1, sizeof(RH_octet1), "Hum_byte_1 = %u \n", Rh_byte1);
 800159c:	4b23      	ldr	r3, [pc, #140]	; (800162c <main+0x13c>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4a29      	ldr	r2, [pc, #164]	; (8001648 <main+0x158>)
 80015a2:	2114      	movs	r1, #20
 80015a4:	4829      	ldr	r0, [pc, #164]	; (800164c <main+0x15c>)
 80015a6:	f004 fbd5 	bl	8005d54 <sniprintf>
	  snprintf(RH_octet2, sizeof(RH_octet2), "Hum_byte_2 = %u \n", Rh_byte2);
 80015aa:	4b21      	ldr	r3, [pc, #132]	; (8001630 <main+0x140>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	4a28      	ldr	r2, [pc, #160]	; (8001650 <main+0x160>)
 80015b0:	2114      	movs	r1, #20
 80015b2:	4828      	ldr	r0, [pc, #160]	; (8001654 <main+0x164>)
 80015b4:	f004 fbce 	bl	8005d54 <sniprintf>
	  snprintf(TEMP_octet1, sizeof(TEMP_octet1), "Temp_byte_1 = %u \n", Temp_byte1);
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <main+0x144>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4a26      	ldr	r2, [pc, #152]	; (8001658 <main+0x168>)
 80015be:	2114      	movs	r1, #20
 80015c0:	4826      	ldr	r0, [pc, #152]	; (800165c <main+0x16c>)
 80015c2:	f004 fbc7 	bl	8005d54 <sniprintf>
	  snprintf(TEMP_octet2, sizeof(TEMP_octet2), "Temp_byte_2 = %u \n", Temp_byte2);
 80015c6:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <main+0x148>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	4a25      	ldr	r2, [pc, #148]	; (8001660 <main+0x170>)
 80015cc:	2114      	movs	r1, #20
 80015ce:	4825      	ldr	r0, [pc, #148]	; (8001664 <main+0x174>)
 80015d0:	f004 fbc0 	bl	8005d54 <sniprintf>
	  lcd_position(&hi2c1, 0, 1);
	  lcd_print(&hi2c1, "Hum = ");
	  lcd_print(&hi2c1, humidity);
	  lcd_print(&hi2c1, " %");*/

	  HAL_UART_Transmit(&huart2, (uint8_t*)RH_octet1, sizeof(RH_octet1), 1000);
 80015d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d8:	2214      	movs	r2, #20
 80015da:	491c      	ldr	r1, [pc, #112]	; (800164c <main+0x15c>)
 80015dc:	4822      	ldr	r0, [pc, #136]	; (8001668 <main+0x178>)
 80015de:	f003 fa21 	bl	8004a24 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)RH_octet2, sizeof(RH_octet2), 1000);
 80015e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015e6:	2214      	movs	r2, #20
 80015e8:	491a      	ldr	r1, [pc, #104]	; (8001654 <main+0x164>)
 80015ea:	481f      	ldr	r0, [pc, #124]	; (8001668 <main+0x178>)
 80015ec:	f003 fa1a 	bl	8004a24 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)TEMP_octet1, sizeof(TEMP_octet1), 1000);
 80015f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f4:	2214      	movs	r2, #20
 80015f6:	4919      	ldr	r1, [pc, #100]	; (800165c <main+0x16c>)
 80015f8:	481b      	ldr	r0, [pc, #108]	; (8001668 <main+0x178>)
 80015fa:	f003 fa13 	bl	8004a24 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)TEMP_octet2, sizeof(TEMP_octet2), 1000);
 80015fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001602:	2214      	movs	r2, #20
 8001604:	4917      	ldr	r1, [pc, #92]	; (8001664 <main+0x174>)
 8001606:	4818      	ldr	r0, [pc, #96]	; (8001668 <main+0x178>)
 8001608:	f003 fa0c 	bl	8004a24 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 800160c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001610:	f000 fb4e 	bl	8001cb0 <HAL_Delay>
	  Demarrer_DHT22();
 8001614:	e784      	b.n	8001520 <main+0x30>
 8001616:	bf00      	nop
 8001618:	40021000 	.word	0x40021000
 800161c:	200002b0 	.word	0x200002b0
 8001620:	2000024c 	.word	0x2000024c
 8001624:	200001f8 	.word	0x200001f8
 8001628:	2000025a 	.word	0x2000025a
 800162c:	2000024f 	.word	0x2000024f
 8001630:	20000250 	.word	0x20000250
 8001634:	20000251 	.word	0x20000251
 8001638:	20000252 	.word	0x20000252
 800163c:	20000254 	.word	0x20000254
 8001640:	20000258 	.word	0x20000258
 8001644:	20000256 	.word	0x20000256
 8001648:	08008288 	.word	0x08008288
 800164c:	2000025c 	.word	0x2000025c
 8001650:	0800829c 	.word	0x0800829c
 8001654:	20000270 	.word	0x20000270
 8001658:	080082b0 	.word	0x080082b0
 800165c:	20000284 	.word	0x20000284
 8001660:	080082c4 	.word	0x080082c4
 8001664:	20000298 	.word	0x20000298
 8001668:	200002fc 	.word	0x200002fc

0800166c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b096      	sub	sp, #88	; 0x58
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	2244      	movs	r2, #68	; 0x44
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f003 fef8 	bl	8005470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	463b      	mov	r3, r7
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800168e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001692:	f001 fb21 	bl	8002cd8 <HAL_PWREx_ControlVoltageScaling>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800169c:	f000 f837 	bl	800170e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016a0:	2302      	movs	r3, #2
 80016a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016aa:	2310      	movs	r3, #16
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ae:	2302      	movs	r3, #2
 80016b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016b2:	2302      	movs	r3, #2
 80016b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016b6:	2301      	movs	r3, #1
 80016b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 9;
 80016ba:	2309      	movs	r3, #9
 80016bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016be:	2307      	movs	r3, #7
 80016c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016c2:	2302      	movs	r3, #2
 80016c4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016c6:	2302      	movs	r3, #2
 80016c8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4618      	mov	r0, r3
 80016d0:	f001 fb58 	bl	8002d84 <HAL_RCC_OscConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80016da:	f000 f818 	bl	800170e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016de:	230f      	movs	r3, #15
 80016e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e2:	2303      	movs	r3, #3
 80016e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e6:	2300      	movs	r3, #0
 80016e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016f2:	463b      	mov	r3, r7
 80016f4:	2104      	movs	r1, #4
 80016f6:	4618      	mov	r0, r3
 80016f8:	f001 ff20 	bl	800353c <HAL_RCC_ClockConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001702:	f000 f804 	bl	800170e <Error_Handler>
  }
}
 8001706:	bf00      	nop
 8001708:	3758      	adds	r7, #88	; 0x58
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001712:	b672      	cpsid	i
}
 8001714:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001716:	e7fe      	b.n	8001716 <Error_Handler+0x8>

08001718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171e:	4b0f      	ldr	r3, [pc, #60]	; (800175c <HAL_MspInit+0x44>)
 8001720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001722:	4a0e      	ldr	r2, [pc, #56]	; (800175c <HAL_MspInit+0x44>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6613      	str	r3, [r2, #96]	; 0x60
 800172a:	4b0c      	ldr	r3, [pc, #48]	; (800175c <HAL_MspInit+0x44>)
 800172c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	4b09      	ldr	r3, [pc, #36]	; (800175c <HAL_MspInit+0x44>)
 8001738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800173a:	4a08      	ldr	r2, [pc, #32]	; (800175c <HAL_MspInit+0x44>)
 800173c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001740:	6593      	str	r3, [r2, #88]	; 0x58
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_MspInit+0x44>)
 8001744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000

08001760 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001764:	e7fe      	b.n	8001764 <NMI_Handler+0x4>

08001766 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800176a:	e7fe      	b.n	800176a <HardFault_Handler+0x4>

0800176c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001770:	e7fe      	b.n	8001770 <MemManage_Handler+0x4>

08001772 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001776:	e7fe      	b.n	8001776 <BusFault_Handler+0x4>

08001778 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800177c:	e7fe      	b.n	800177c <UsageFault_Handler+0x4>

0800177e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ac:	f000 fa60 	bl	8001c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return 1;
 80017b8:	2301      	movs	r3, #1
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <_kill>:

int _kill(int pid, int sig)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ce:	f003 fe25 	bl	800541c <__errno>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2216      	movs	r2, #22
 80017d6:	601a      	str	r2, [r3, #0]
  return -1;
 80017d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_exit>:

void _exit (int status)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017ec:	f04f 31ff 	mov.w	r1, #4294967295
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ffe7 	bl	80017c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017f6:	e7fe      	b.n	80017f6 <_exit+0x12>

080017f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	e00a      	b.n	8001820 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800180a:	f3af 8000 	nop.w
 800180e:	4601      	mov	r1, r0
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	1c5a      	adds	r2, r3, #1
 8001814:	60ba      	str	r2, [r7, #8]
 8001816:	b2ca      	uxtb	r2, r1
 8001818:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	3301      	adds	r3, #1
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	dbf0      	blt.n	800180a <_read+0x12>
  }

  return len;
 8001828:	687b      	ldr	r3, [r7, #4]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	e009      	b.n	8001858 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	60ba      	str	r2, [r7, #8]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	3301      	adds	r3, #1
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbf1      	blt.n	8001844 <_write+0x12>
  }
  return len;
 8001860:	687b      	ldr	r3, [r7, #4]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <_close>:

int _close(int file)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001872:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
 800188a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001892:	605a      	str	r2, [r3, #4]
  return 0;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <_isatty>:

int _isatty(int file)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b083      	sub	sp, #12
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018aa:	2301      	movs	r3, #1
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3714      	adds	r7, #20
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
	...

080018d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018dc:	4a14      	ldr	r2, [pc, #80]	; (8001930 <_sbrk+0x5c>)
 80018de:	4b15      	ldr	r3, [pc, #84]	; (8001934 <_sbrk+0x60>)
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e8:	4b13      	ldr	r3, [pc, #76]	; (8001938 <_sbrk+0x64>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d102      	bne.n	80018f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f0:	4b11      	ldr	r3, [pc, #68]	; (8001938 <_sbrk+0x64>)
 80018f2:	4a12      	ldr	r2, [pc, #72]	; (800193c <_sbrk+0x68>)
 80018f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <_sbrk+0x64>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	429a      	cmp	r2, r3
 8001902:	d207      	bcs.n	8001914 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001904:	f003 fd8a 	bl	800541c <__errno>
 8001908:	4603      	mov	r3, r0
 800190a:	220c      	movs	r2, #12
 800190c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
 8001912:	e009      	b.n	8001928 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001914:	4b08      	ldr	r3, [pc, #32]	; (8001938 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	4a05      	ldr	r2, [pc, #20]	; (8001938 <_sbrk+0x64>)
 8001924:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001926:	68fb      	ldr	r3, [r7, #12]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20018000 	.word	0x20018000
 8001934:	00000400 	.word	0x00000400
 8001938:	200002ac 	.word	0x200002ac
 800193c:	20000398 	.word	0x20000398

08001940 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001944:	4b06      	ldr	r3, [pc, #24]	; (8001960 <SystemInit+0x20>)
 8001946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800194a:	4a05      	ldr	r2, [pc, #20]	; (8001960 <SystemInit+0x20>)
 800194c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001950:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001982:	4b20      	ldr	r3, [pc, #128]	; (8001a04 <MX_TIM1_Init+0xa0>)
 8001984:	4a20      	ldr	r2, [pc, #128]	; (8001a08 <MX_TIM1_Init+0xa4>)
 8001986:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001988:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <MX_TIM1_Init+0xa0>)
 800198a:	2247      	movs	r2, #71	; 0x47
 800198c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <MX_TIM1_Init+0xa0>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001994:	4b1b      	ldr	r3, [pc, #108]	; (8001a04 <MX_TIM1_Init+0xa0>)
 8001996:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800199a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800199c:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <MX_TIM1_Init+0xa0>)
 800199e:	2200      	movs	r2, #0
 80019a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019a2:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <MX_TIM1_Init+0xa0>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a8:	4b16      	ldr	r3, [pc, #88]	; (8001a04 <MX_TIM1_Init+0xa0>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019ae:	4815      	ldr	r0, [pc, #84]	; (8001a04 <MX_TIM1_Init+0xa0>)
 80019b0:	f002 fca4 	bl	80042fc <HAL_TIM_Base_Init>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80019ba:	f7ff fea8 	bl	800170e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	4619      	mov	r1, r3
 80019ca:	480e      	ldr	r0, [pc, #56]	; (8001a04 <MX_TIM1_Init+0xa0>)
 80019cc:	f002 fd56 	bl	800447c <HAL_TIM_ConfigClockSource>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80019d6:	f7ff fe9a 	bl	800170e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	4806      	ldr	r0, [pc, #24]	; (8001a04 <MX_TIM1_Init+0xa0>)
 80019ec:	f002 ff44 	bl	8004878 <HAL_TIMEx_MasterConfigSynchronization>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019f6:	f7ff fe8a 	bl	800170e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019fa:	bf00      	nop
 80019fc:	3720      	adds	r7, #32
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200002b0 	.word	0x200002b0
 8001a08:	40012c00 	.word	0x40012c00

08001a0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <HAL_TIM_Base_MspInit+0x38>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d10b      	bne.n	8001a36 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <HAL_TIM_Base_MspInit+0x3c>)
 8001a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a22:	4a09      	ldr	r2, [pc, #36]	; (8001a48 <HAL_TIM_Base_MspInit+0x3c>)
 8001a24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a28:	6613      	str	r3, [r2, #96]	; 0x60
 8001a2a:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <HAL_TIM_Base_MspInit+0x3c>)
 8001a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001a36:	bf00      	nop
 8001a38:	3714      	adds	r7, #20
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40012c00 	.word	0x40012c00
 8001a48:	40021000 	.word	0x40021000

08001a4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a52:	4a15      	ldr	r2, [pc, #84]	; (8001aa8 <MX_USART2_UART_Init+0x5c>)
 8001a54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a56:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a72:	220c      	movs	r2, #12
 8001a74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a76:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a90:	f002 ff7a 	bl	8004988 <HAL_UART_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a9a:	f7ff fe38 	bl	800170e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200002fc 	.word	0x200002fc
 8001aa8:	40004400 	.word	0x40004400

08001aac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b0ac      	sub	sp, #176	; 0xb0
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	2288      	movs	r2, #136	; 0x88
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 fccf 	bl	8005470 <memset>
  if(uartHandle->Instance==USART2)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a21      	ldr	r2, [pc, #132]	; (8001b5c <HAL_UART_MspInit+0xb0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d13b      	bne.n	8001b54 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001adc:	2302      	movs	r3, #2
 8001ade:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f001 ff4b 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001af4:	f7ff fe0b 	bl	800170e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001af8:	4b19      	ldr	r3, [pc, #100]	; (8001b60 <HAL_UART_MspInit+0xb4>)
 8001afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afc:	4a18      	ldr	r2, [pc, #96]	; (8001b60 <HAL_UART_MspInit+0xb4>)
 8001afe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b02:	6593      	str	r3, [r2, #88]	; 0x58
 8001b04:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <HAL_UART_MspInit+0xb4>)
 8001b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b10:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <HAL_UART_MspInit+0xb4>)
 8001b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b14:	4a12      	ldr	r2, [pc, #72]	; (8001b60 <HAL_UART_MspInit+0xb4>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b1c:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <HAL_UART_MspInit+0xb4>)
 8001b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b28:	230c      	movs	r3, #12
 8001b2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b40:	2307      	movs	r3, #7
 8001b42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b46:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b50:	f000 f9b8 	bl	8001ec4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001b54:	bf00      	nop
 8001b56:	37b0      	adds	r7, #176	; 0xb0
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40004400 	.word	0x40004400
 8001b60:	40021000 	.word	0x40021000

08001b64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b68:	f7ff feea 	bl	8001940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b6c:	480c      	ldr	r0, [pc, #48]	; (8001ba0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b6e:	490d      	ldr	r1, [pc, #52]	; (8001ba4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b70:	4a0d      	ldr	r2, [pc, #52]	; (8001ba8 <LoopForever+0xe>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b84:	4c0a      	ldr	r4, [pc, #40]	; (8001bb0 <LoopForever+0x16>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b92:	f003 fc49 	bl	8005428 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b96:	f7ff fcab 	bl	80014f0 <main>

08001b9a <LoopForever>:

LoopForever:
    b LoopForever
 8001b9a:	e7fe      	b.n	8001b9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b9c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ba8:	0800870c 	.word	0x0800870c
  ldr r2, =_sbss
 8001bac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001bb0:	20000394 	.word	0x20000394

08001bb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bb4:	e7fe      	b.n	8001bb4 <ADC1_2_IRQHandler>
	...

08001bb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <HAL_Init+0x3c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a0b      	ldr	r2, [pc, #44]	; (8001bf4 <HAL_Init+0x3c>)
 8001bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bcc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bce:	2003      	movs	r0, #3
 8001bd0:	f000 f944 	bl	8001e5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f000 f80f 	bl	8001bf8 <HAL_InitTick>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d002      	beq.n	8001be6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	71fb      	strb	r3, [r7, #7]
 8001be4:	e001      	b.n	8001bea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001be6:	f7ff fd97 	bl	8001718 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bea:	79fb      	ldrb	r3, [r7, #7]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40022000 	.word	0x40022000

08001bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c04:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <HAL_InitTick+0x6c>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d023      	beq.n	8001c54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c0c:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <HAL_InitTick+0x70>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <HAL_InitTick+0x6c>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4619      	mov	r1, r3
 8001c16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 f941 	bl	8001eaa <HAL_SYSTICK_Config>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d10f      	bne.n	8001c4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b0f      	cmp	r3, #15
 8001c32:	d809      	bhi.n	8001c48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c34:	2200      	movs	r2, #0
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f000 f919 	bl	8001e72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c40:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_InitTick+0x74>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6013      	str	r3, [r2, #0]
 8001c46:	e007      	b.n	8001c58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	73fb      	strb	r3, [r7, #15]
 8001c4c:	e004      	b.n	8001c58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	73fb      	strb	r3, [r7, #15]
 8001c52:	e001      	b.n	8001c58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000008 	.word	0x20000008
 8001c68:	20000000 	.word	0x20000000
 8001c6c:	20000004 	.word	0x20000004

08001c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c74:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_IncTick+0x20>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <HAL_IncTick+0x24>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a04      	ldr	r2, [pc, #16]	; (8001c94 <HAL_IncTick+0x24>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008
 8001c94:	20000380 	.word	0x20000380

08001c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <HAL_GetTick+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000380 	.word	0x20000380

08001cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb8:	f7ff ffee 	bl	8001c98 <HAL_GetTick>
 8001cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc8:	d005      	beq.n	8001cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_Delay+0x44>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cd6:	bf00      	nop
 8001cd8:	f7ff ffde 	bl	8001c98 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d8f7      	bhi.n	8001cd8 <HAL_Delay+0x28>
  {
  }
}
 8001ce8:	bf00      	nop
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000008 	.word	0x20000008

08001cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d14:	4013      	ands	r3, r2
 8001d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2a:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	60d3      	str	r3, [r2, #12]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <__NVIC_GetPriorityGrouping+0x18>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	f003 0307 	and.w	r3, r3, #7
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	6039      	str	r1, [r7, #0]
 8001d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	db0a      	blt.n	8001d86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	490c      	ldr	r1, [pc, #48]	; (8001da8 <__NVIC_SetPriority+0x4c>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	0112      	lsls	r2, r2, #4
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	440b      	add	r3, r1
 8001d80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d84:	e00a      	b.n	8001d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4908      	ldr	r1, [pc, #32]	; (8001dac <__NVIC_SetPriority+0x50>)
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	3b04      	subs	r3, #4
 8001d94:	0112      	lsls	r2, r2, #4
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	440b      	add	r3, r1
 8001d9a:	761a      	strb	r2, [r3, #24]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	e000e100 	.word	0xe000e100
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b089      	sub	sp, #36	; 0x24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f1c3 0307 	rsb	r3, r3, #7
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	bf28      	it	cs
 8001dce:	2304      	movcs	r3, #4
 8001dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	2b06      	cmp	r3, #6
 8001dd8:	d902      	bls.n	8001de0 <NVIC_EncodePriority+0x30>
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3b03      	subs	r3, #3
 8001dde:	e000      	b.n	8001de2 <NVIC_EncodePriority+0x32>
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	f04f 32ff 	mov.w	r2, #4294967295
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43da      	mvns	r2, r3
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	401a      	ands	r2, r3
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	43d9      	mvns	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e08:	4313      	orrs	r3, r2
         );
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3724      	adds	r7, #36	; 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
	...

08001e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e28:	d301      	bcc.n	8001e2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e00f      	b.n	8001e4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e2e:	4a0a      	ldr	r2, [pc, #40]	; (8001e58 <SysTick_Config+0x40>)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e36:	210f      	movs	r1, #15
 8001e38:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3c:	f7ff ff8e 	bl	8001d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e40:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <SysTick_Config+0x40>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <SysTick_Config+0x40>)
 8001e48:	2207      	movs	r2, #7
 8001e4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	e000e010 	.word	0xe000e010

08001e5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff ff47 	bl	8001cf8 <__NVIC_SetPriorityGrouping>
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4603      	mov	r3, r0
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e84:	f7ff ff5c 	bl	8001d40 <__NVIC_GetPriorityGrouping>
 8001e88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	6978      	ldr	r0, [r7, #20]
 8001e90:	f7ff ff8e 	bl	8001db0 <NVIC_EncodePriority>
 8001e94:	4602      	mov	r2, r0
 8001e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff5d 	bl	8001d5c <__NVIC_SetPriority>
}
 8001ea2:	bf00      	nop
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff ffb0 	bl	8001e18 <SysTick_Config>
 8001eb8:	4603      	mov	r3, r0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b087      	sub	sp, #28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ed2:	e17f      	b.n	80021d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	2101      	movs	r1, #1
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f000 8171 	beq.w	80021ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f003 0303 	and.w	r3, r3, #3
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d005      	beq.n	8001f04 <HAL_GPIO_Init+0x40>
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d130      	bne.n	8001f66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	43db      	mvns	r3, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4013      	ands	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	091b      	lsrs	r3, r3, #4
 8001f50:	f003 0201 	and.w	r2, r3, #1
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d118      	bne.n	8001fa4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f78:	2201      	movs	r2, #1
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4013      	ands	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	08db      	lsrs	r3, r3, #3
 8001f8e:	f003 0201 	and.w	r2, r3, #1
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b03      	cmp	r3, #3
 8001fae:	d017      	beq.n	8001fe0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	2203      	movs	r2, #3
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 0303 	and.w	r3, r3, #3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d123      	bne.n	8002034 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	08da      	lsrs	r2, r3, #3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3208      	adds	r2, #8
 8001ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	220f      	movs	r2, #15
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	4013      	ands	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4313      	orrs	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	08da      	lsrs	r2, r3, #3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3208      	adds	r2, #8
 800202e:	6939      	ldr	r1, [r7, #16]
 8002030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	2203      	movs	r2, #3
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	4013      	ands	r3, r2
 800204a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0203 	and.w	r2, r3, #3
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4313      	orrs	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 80ac 	beq.w	80021ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002076:	4b5f      	ldr	r3, [pc, #380]	; (80021f4 <HAL_GPIO_Init+0x330>)
 8002078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800207a:	4a5e      	ldr	r2, [pc, #376]	; (80021f4 <HAL_GPIO_Init+0x330>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6613      	str	r3, [r2, #96]	; 0x60
 8002082:	4b5c      	ldr	r3, [pc, #368]	; (80021f4 <HAL_GPIO_Init+0x330>)
 8002084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800208e:	4a5a      	ldr	r2, [pc, #360]	; (80021f8 <HAL_GPIO_Init+0x334>)
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	089b      	lsrs	r3, r3, #2
 8002094:	3302      	adds	r3, #2
 8002096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	f003 0303 	and.w	r3, r3, #3
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	220f      	movs	r2, #15
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020b8:	d025      	beq.n	8002106 <HAL_GPIO_Init+0x242>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a4f      	ldr	r2, [pc, #316]	; (80021fc <HAL_GPIO_Init+0x338>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d01f      	beq.n	8002102 <HAL_GPIO_Init+0x23e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a4e      	ldr	r2, [pc, #312]	; (8002200 <HAL_GPIO_Init+0x33c>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d019      	beq.n	80020fe <HAL_GPIO_Init+0x23a>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a4d      	ldr	r2, [pc, #308]	; (8002204 <HAL_GPIO_Init+0x340>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d013      	beq.n	80020fa <HAL_GPIO_Init+0x236>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a4c      	ldr	r2, [pc, #304]	; (8002208 <HAL_GPIO_Init+0x344>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d00d      	beq.n	80020f6 <HAL_GPIO_Init+0x232>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a4b      	ldr	r2, [pc, #300]	; (800220c <HAL_GPIO_Init+0x348>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d007      	beq.n	80020f2 <HAL_GPIO_Init+0x22e>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a4a      	ldr	r2, [pc, #296]	; (8002210 <HAL_GPIO_Init+0x34c>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d101      	bne.n	80020ee <HAL_GPIO_Init+0x22a>
 80020ea:	2306      	movs	r3, #6
 80020ec:	e00c      	b.n	8002108 <HAL_GPIO_Init+0x244>
 80020ee:	2307      	movs	r3, #7
 80020f0:	e00a      	b.n	8002108 <HAL_GPIO_Init+0x244>
 80020f2:	2305      	movs	r3, #5
 80020f4:	e008      	b.n	8002108 <HAL_GPIO_Init+0x244>
 80020f6:	2304      	movs	r3, #4
 80020f8:	e006      	b.n	8002108 <HAL_GPIO_Init+0x244>
 80020fa:	2303      	movs	r3, #3
 80020fc:	e004      	b.n	8002108 <HAL_GPIO_Init+0x244>
 80020fe:	2302      	movs	r3, #2
 8002100:	e002      	b.n	8002108 <HAL_GPIO_Init+0x244>
 8002102:	2301      	movs	r3, #1
 8002104:	e000      	b.n	8002108 <HAL_GPIO_Init+0x244>
 8002106:	2300      	movs	r3, #0
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	f002 0203 	and.w	r2, r2, #3
 800210e:	0092      	lsls	r2, r2, #2
 8002110:	4093      	lsls	r3, r2
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002118:	4937      	ldr	r1, [pc, #220]	; (80021f8 <HAL_GPIO_Init+0x334>)
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	089b      	lsrs	r3, r3, #2
 800211e:	3302      	adds	r3, #2
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002126:	4b3b      	ldr	r3, [pc, #236]	; (8002214 <HAL_GPIO_Init+0x350>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	43db      	mvns	r3, r3
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4313      	orrs	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800214a:	4a32      	ldr	r2, [pc, #200]	; (8002214 <HAL_GPIO_Init+0x350>)
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002150:	4b30      	ldr	r3, [pc, #192]	; (8002214 <HAL_GPIO_Init+0x350>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	43db      	mvns	r3, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002174:	4a27      	ldr	r2, [pc, #156]	; (8002214 <HAL_GPIO_Init+0x350>)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800217a:	4b26      	ldr	r3, [pc, #152]	; (8002214 <HAL_GPIO_Init+0x350>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	43db      	mvns	r3, r3
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4313      	orrs	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800219e:	4a1d      	ldr	r2, [pc, #116]	; (8002214 <HAL_GPIO_Init+0x350>)
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80021a4:	4b1b      	ldr	r3, [pc, #108]	; (8002214 <HAL_GPIO_Init+0x350>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	43db      	mvns	r3, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d003      	beq.n	80021c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021c8:	4a12      	ldr	r2, [pc, #72]	; (8002214 <HAL_GPIO_Init+0x350>)
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	3301      	adds	r3, #1
 80021d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa22 f303 	lsr.w	r3, r2, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f47f ae78 	bne.w	8001ed4 <HAL_GPIO_Init+0x10>
  }
}
 80021e4:	bf00      	nop
 80021e6:	bf00      	nop
 80021e8:	371c      	adds	r7, #28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40010000 	.word	0x40010000
 80021fc:	48000400 	.word	0x48000400
 8002200:	48000800 	.word	0x48000800
 8002204:	48000c00 	.word	0x48000c00
 8002208:	48001000 	.word	0x48001000
 800220c:	48001400 	.word	0x48001400
 8002210:	48001800 	.word	0x48001800
 8002214:	40010400 	.word	0x40010400

08002218 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	887b      	ldrh	r3, [r7, #2]
 800222a:	4013      	ands	r3, r2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002230:	2301      	movs	r3, #1
 8002232:	73fb      	strb	r3, [r7, #15]
 8002234:	e001      	b.n	800223a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800223a:	7bfb      	ldrb	r3, [r7, #15]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	460b      	mov	r3, r1
 8002252:	807b      	strh	r3, [r7, #2]
 8002254:	4613      	mov	r3, r2
 8002256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002258:	787b      	ldrb	r3, [r7, #1]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800225e:	887a      	ldrh	r2, [r7, #2]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002264:	e002      	b.n	800226c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e081      	b.n	800238e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d106      	bne.n	80022a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f7fe fed4 	bl	800104c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2224      	movs	r2, #36	; 0x24
 80022a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f022 0201 	bic.w	r2, r2, #1
 80022ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d107      	bne.n	80022f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	e006      	b.n	8002300 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80022fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b02      	cmp	r3, #2
 8002306:	d104      	bne.n	8002312 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002310:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002320:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002324:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002334:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691a      	ldr	r2, [r3, #16]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	430a      	orrs	r2, r1
 800234e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69d9      	ldr	r1, [r3, #28]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a1a      	ldr	r2, [r3, #32]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0201 	orr.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2220      	movs	r2, #32
 800237a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af02      	add	r7, sp, #8
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	607a      	str	r2, [r7, #4]
 80023a2:	461a      	mov	r2, r3
 80023a4:	460b      	mov	r3, r1
 80023a6:	817b      	strh	r3, [r7, #10]
 80023a8:	4613      	mov	r3, r2
 80023aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b20      	cmp	r3, #32
 80023b6:	f040 80da 	bne.w	800256e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_I2C_Master_Transmit+0x30>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e0d3      	b.n	8002570 <HAL_I2C_Master_Transmit+0x1d8>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023d0:	f7ff fc62 	bl	8001c98 <HAL_GetTick>
 80023d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	2319      	movs	r3, #25
 80023dc:	2201      	movs	r2, #1
 80023de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 f9f7 	bl	80027d6 <I2C_WaitOnFlagUntilTimeout>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e0be      	b.n	8002570 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2221      	movs	r2, #33	; 0x21
 80023f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2210      	movs	r2, #16
 80023fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	893a      	ldrh	r2, [r7, #8]
 8002412:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800241e:	b29b      	uxth	r3, r3
 8002420:	2bff      	cmp	r3, #255	; 0xff
 8002422:	d90e      	bls.n	8002442 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	22ff      	movs	r2, #255	; 0xff
 8002428:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800242e:	b2da      	uxtb	r2, r3
 8002430:	8979      	ldrh	r1, [r7, #10]
 8002432:	4b51      	ldr	r3, [pc, #324]	; (8002578 <HAL_I2C_Master_Transmit+0x1e0>)
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f000 fb74 	bl	8002b28 <I2C_TransferConfig>
 8002440:	e06c      	b.n	800251c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002446:	b29a      	uxth	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002450:	b2da      	uxtb	r2, r3
 8002452:	8979      	ldrh	r1, [r7, #10]
 8002454:	4b48      	ldr	r3, [pc, #288]	; (8002578 <HAL_I2C_Master_Transmit+0x1e0>)
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 fb63 	bl	8002b28 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002462:	e05b      	b.n	800251c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	6a39      	ldr	r1, [r7, #32]
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 f9f4 	bl	8002856 <I2C_WaitOnTXISFlagUntilTimeout>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e07b      	b.n	8002570 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002492:	b29b      	uxth	r3, r3
 8002494:	3b01      	subs	r3, #1
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d034      	beq.n	800251c <HAL_I2C_Master_Transmit+0x184>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d130      	bne.n	800251c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	6a3b      	ldr	r3, [r7, #32]
 80024c0:	2200      	movs	r2, #0
 80024c2:	2180      	movs	r1, #128	; 0x80
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 f986 	bl	80027d6 <I2C_WaitOnFlagUntilTimeout>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e04d      	b.n	8002570 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d8:	b29b      	uxth	r3, r3
 80024da:	2bff      	cmp	r3, #255	; 0xff
 80024dc:	d90e      	bls.n	80024fc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	22ff      	movs	r2, #255	; 0xff
 80024e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	8979      	ldrh	r1, [r7, #10]
 80024ec:	2300      	movs	r3, #0
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 fb17 	bl	8002b28 <I2C_TransferConfig>
 80024fa:	e00f      	b.n	800251c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800250a:	b2da      	uxtb	r2, r3
 800250c:	8979      	ldrh	r1, [r7, #10]
 800250e:	2300      	movs	r3, #0
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 fb06 	bl	8002b28 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002520:	b29b      	uxth	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d19e      	bne.n	8002464 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	6a39      	ldr	r1, [r7, #32]
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 f9d3 	bl	80028d6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e01a      	b.n	8002570 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2220      	movs	r2, #32
 8002540:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6859      	ldr	r1, [r3, #4]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b0b      	ldr	r3, [pc, #44]	; (800257c <HAL_I2C_Master_Transmit+0x1e4>)
 800254e:	400b      	ands	r3, r1
 8002550:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2220      	movs	r2, #32
 8002556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	e000      	b.n	8002570 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800256e:	2302      	movs	r3, #2
  }
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	80002000 	.word	0x80002000
 800257c:	fe00e800 	.word	0xfe00e800

08002580 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08a      	sub	sp, #40	; 0x28
 8002584:	af02      	add	r7, sp, #8
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	607a      	str	r2, [r7, #4]
 800258a:	603b      	str	r3, [r7, #0]
 800258c:	460b      	mov	r3, r1
 800258e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b20      	cmp	r3, #32
 800259e:	f040 80f1 	bne.w	8002784 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025b0:	d101      	bne.n	80025b6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80025b2:	2302      	movs	r3, #2
 80025b4:	e0e7      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d101      	bne.n	80025c4 <HAL_I2C_IsDeviceReady+0x44>
 80025c0:	2302      	movs	r3, #2
 80025c2:	e0e0      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2224      	movs	r2, #36	; 0x24
 80025d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d107      	bne.n	80025f2 <HAL_I2C_IsDeviceReady+0x72>
 80025e2:	897b      	ldrh	r3, [r7, #10]
 80025e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80025f0:	e004      	b.n	80025fc <HAL_I2C_IsDeviceReady+0x7c>
 80025f2:	897b      	ldrh	r3, [r7, #10]
 80025f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025f8:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80025fc:	68fa      	ldr	r2, [r7, #12]
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002602:	f7ff fb49 	bl	8001c98 <HAL_GetTick>
 8002606:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	f003 0320 	and.w	r3, r3, #32
 8002612:	2b20      	cmp	r3, #32
 8002614:	bf0c      	ite	eq
 8002616:	2301      	moveq	r3, #1
 8002618:	2300      	movne	r3, #0
 800261a:	b2db      	uxtb	r3, r3
 800261c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	f003 0310 	and.w	r3, r3, #16
 8002628:	2b10      	cmp	r3, #16
 800262a:	bf0c      	ite	eq
 800262c:	2301      	moveq	r3, #1
 800262e:	2300      	movne	r3, #0
 8002630:	b2db      	uxtb	r3, r3
 8002632:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002634:	e034      	b.n	80026a0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263c:	d01a      	beq.n	8002674 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800263e:	f7ff fb2b 	bl	8001c98 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d302      	bcc.n	8002654 <HAL_I2C_IsDeviceReady+0xd4>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d10f      	bne.n	8002674 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2220      	movs	r2, #32
 8002658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002660:	f043 0220 	orr.w	r2, r3, #32
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e088      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	f003 0320 	and.w	r3, r3, #32
 800267e:	2b20      	cmp	r3, #32
 8002680:	bf0c      	ite	eq
 8002682:	2301      	moveq	r3, #1
 8002684:	2300      	movne	r3, #0
 8002686:	b2db      	uxtb	r3, r3
 8002688:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b10      	cmp	r3, #16
 8002696:	bf0c      	ite	eq
 8002698:	2301      	moveq	r3, #1
 800269a:	2300      	movne	r3, #0
 800269c:	b2db      	uxtb	r3, r3
 800269e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80026a0:	7ffb      	ldrb	r3, [r7, #31]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d102      	bne.n	80026ac <HAL_I2C_IsDeviceReady+0x12c>
 80026a6:	7fbb      	ldrb	r3, [r7, #30]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0c4      	beq.n	8002636 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	2b10      	cmp	r3, #16
 80026b8:	d01a      	beq.n	80026f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2200      	movs	r2, #0
 80026c2:	2120      	movs	r1, #32
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 f886 	bl	80027d6 <I2C_WaitOnFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e058      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2220      	movs	r2, #32
 80026da:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2220      	movs	r2, #32
 80026e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e04a      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	2200      	movs	r2, #0
 80026f8:	2120      	movs	r1, #32
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f86b 	bl	80027d6 <I2C_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e03d      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2210      	movs	r2, #16
 8002710:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2220      	movs	r2, #32
 8002718:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	429a      	cmp	r2, r3
 8002720:	d118      	bne.n	8002754 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002730:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2200      	movs	r2, #0
 800273a:	2120      	movs	r1, #32
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f84a 	bl	80027d6 <I2C_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e01c      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2220      	movs	r2, #32
 8002752:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	3301      	adds	r3, #1
 8002758:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	429a      	cmp	r2, r3
 8002760:	f63f af3b 	bhi.w	80025da <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002770:	f043 0220 	orr.w	r2, r3, #32
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002784:	2302      	movs	r3, #2
  }
}
 8002786:	4618      	mov	r0, r3
 8002788:	3720      	adds	r7, #32
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d103      	bne.n	80027ac <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2200      	movs	r2, #0
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d007      	beq.n	80027ca <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	699a      	ldr	r2, [r3, #24]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f042 0201 	orr.w	r2, r2, #1
 80027c8:	619a      	str	r2, [r3, #24]
  }
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b084      	sub	sp, #16
 80027da:	af00      	add	r7, sp, #0
 80027dc:	60f8      	str	r0, [r7, #12]
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	603b      	str	r3, [r7, #0]
 80027e2:	4613      	mov	r3, r2
 80027e4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e6:	e022      	b.n	800282e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ee:	d01e      	beq.n	800282e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027f0:	f7ff fa52 	bl	8001c98 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d302      	bcc.n	8002806 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d113      	bne.n	800282e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280a:	f043 0220 	orr.w	r2, r3, #32
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e00f      	b.n	800284e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699a      	ldr	r2, [r3, #24]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4013      	ands	r3, r2
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	429a      	cmp	r2, r3
 800283c:	bf0c      	ite	eq
 800283e:	2301      	moveq	r3, #1
 8002840:	2300      	movne	r3, #0
 8002842:	b2db      	uxtb	r3, r3
 8002844:	461a      	mov	r2, r3
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	429a      	cmp	r2, r3
 800284a:	d0cd      	beq.n	80027e8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b084      	sub	sp, #16
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002862:	e02c      	b.n	80028be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	68b9      	ldr	r1, [r7, #8]
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f000 f871 	bl	8002950 <I2C_IsErrorOccurred>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e02a      	b.n	80028ce <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287e:	d01e      	beq.n	80028be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002880:	f7ff fa0a 	bl	8001c98 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	d302      	bcc.n	8002896 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d113      	bne.n	80028be <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289a:	f043 0220 	orr.w	r2, r3, #32
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2220      	movs	r2, #32
 80028a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e007      	b.n	80028ce <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d1cb      	bne.n	8002864 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b084      	sub	sp, #16
 80028da:	af00      	add	r7, sp, #0
 80028dc:	60f8      	str	r0, [r7, #12]
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028e2:	e028      	b.n	8002936 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f831 	bl	8002950 <I2C_IsErrorOccurred>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e026      	b.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028f8:	f7ff f9ce 	bl	8001c98 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	429a      	cmp	r2, r3
 8002906:	d302      	bcc.n	800290e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d113      	bne.n	8002936 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002912:	f043 0220 	orr.w	r2, r3, #32
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2220      	movs	r2, #32
 800291e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e007      	b.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b20      	cmp	r3, #32
 8002942:	d1cf      	bne.n	80028e4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	; 0x28
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800295c:	2300      	movs	r3, #0
 800295e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800296a:	2300      	movs	r3, #0
 800296c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	f003 0310 	and.w	r3, r3, #16
 8002978:	2b00      	cmp	r3, #0
 800297a:	d075      	beq.n	8002a68 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2210      	movs	r2, #16
 8002982:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002984:	e056      	b.n	8002a34 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800298c:	d052      	beq.n	8002a34 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800298e:	f7ff f983 	bl	8001c98 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	68ba      	ldr	r2, [r7, #8]
 800299a:	429a      	cmp	r2, r3
 800299c:	d302      	bcc.n	80029a4 <I2C_IsErrorOccurred+0x54>
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d147      	bne.n	8002a34 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029c6:	d12e      	bne.n	8002a26 <I2C_IsErrorOccurred+0xd6>
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029ce:	d02a      	beq.n	8002a26 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80029d0:	7cfb      	ldrb	r3, [r7, #19]
 80029d2:	2b20      	cmp	r3, #32
 80029d4:	d027      	beq.n	8002a26 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029e6:	f7ff f957 	bl	8001c98 <HAL_GetTick>
 80029ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029ec:	e01b      	b.n	8002a26 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029ee:	f7ff f953 	bl	8001c98 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b19      	cmp	r3, #25
 80029fa:	d914      	bls.n	8002a26 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a00:	f043 0220 	orr.w	r2, r3, #32
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	2b20      	cmp	r3, #32
 8002a32:	d1dc      	bne.n	80029ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d003      	beq.n	8002a4a <I2C_IsErrorOccurred+0xfa>
 8002a42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d09d      	beq.n	8002986 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d103      	bne.n	8002a5a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2220      	movs	r2, #32
 8002a58:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a5a:	6a3b      	ldr	r3, [r7, #32]
 8002a5c:	f043 0304 	orr.w	r3, r3, #4
 8002a60:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00b      	beq.n	8002a92 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d00b      	beq.n	8002ab4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a9c:	6a3b      	ldr	r3, [r7, #32]
 8002a9e:	f043 0308 	orr.w	r3, r3, #8
 8002aa2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00b      	beq.n	8002ad6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002abe:	6a3b      	ldr	r3, [r7, #32]
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ace:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002ad6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d01c      	beq.n	8002b18 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f7ff fe55 	bl	800278e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	6859      	ldr	r1, [r3, #4]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	4b0d      	ldr	r3, [pc, #52]	; (8002b24 <I2C_IsErrorOccurred+0x1d4>)
 8002af0:	400b      	ands	r3, r1
 8002af2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002af8:	6a3b      	ldr	r3, [r7, #32]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3728      	adds	r7, #40	; 0x28
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	fe00e800 	.word	0xfe00e800

08002b28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	460b      	mov	r3, r1
 8002b34:	817b      	strh	r3, [r7, #10]
 8002b36:	4613      	mov	r3, r2
 8002b38:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b3a:	897b      	ldrh	r3, [r7, #10]
 8002b3c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b40:	7a7b      	ldrb	r3, [r7, #9]
 8002b42:	041b      	lsls	r3, r3, #16
 8002b44:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b48:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b4e:	6a3b      	ldr	r3, [r7, #32]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b56:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	0d5b      	lsrs	r3, r3, #21
 8002b62:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <I2C_TransferConfig+0x60>)
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	ea02 0103 	and.w	r1, r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b7a:	bf00      	nop
 8002b7c:	371c      	adds	r7, #28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	03ff63ff 	.word	0x03ff63ff

08002b8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b20      	cmp	r3, #32
 8002ba0:	d138      	bne.n	8002c14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d101      	bne.n	8002bb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002bac:	2302      	movs	r3, #2
 8002bae:	e032      	b.n	8002c16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2224      	movs	r2, #36	; 0x24
 8002bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f022 0201 	bic.w	r2, r2, #1
 8002bce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bde:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6819      	ldr	r1, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	e000      	b.n	8002c16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c14:	2302      	movs	r3, #2
  }
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr

08002c22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b085      	sub	sp, #20
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
 8002c2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b20      	cmp	r3, #32
 8002c36:	d139      	bne.n	8002cac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e033      	b.n	8002cae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2224      	movs	r2, #36	; 0x24
 8002c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f022 0201 	bic.w	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	021b      	lsls	r3, r3, #8
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	e000      	b.n	8002cae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002cac:	2302      	movs	r3, #2
  }
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002cc0:	4b04      	ldr	r3, [pc, #16]	; (8002cd4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	40007000 	.word	0x40007000

08002cd8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ce6:	d130      	bne.n	8002d4a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ce8:	4b23      	ldr	r3, [pc, #140]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002cf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cf4:	d038      	beq.n	8002d68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cf6:	4b20      	ldr	r3, [pc, #128]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cfe:	4a1e      	ldr	r2, [pc, #120]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d06:	4b1d      	ldr	r3, [pc, #116]	; (8002d7c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2232      	movs	r2, #50	; 0x32
 8002d0c:	fb02 f303 	mul.w	r3, r2, r3
 8002d10:	4a1b      	ldr	r2, [pc, #108]	; (8002d80 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d12:	fba2 2303 	umull	r2, r3, r2, r3
 8002d16:	0c9b      	lsrs	r3, r3, #18
 8002d18:	3301      	adds	r3, #1
 8002d1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d1c:	e002      	b.n	8002d24 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	3b01      	subs	r3, #1
 8002d22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d24:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d30:	d102      	bne.n	8002d38 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1f2      	bne.n	8002d1e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d38:	4b0f      	ldr	r3, [pc, #60]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d44:	d110      	bne.n	8002d68 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e00f      	b.n	8002d6a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d4a:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d56:	d007      	beq.n	8002d68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d58:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d60:	4a05      	ldr	r2, [pc, #20]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40007000 	.word	0x40007000
 8002d7c:	20000000 	.word	0x20000000
 8002d80:	431bde83 	.word	0x431bde83

08002d84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b088      	sub	sp, #32
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e3ca      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d96:	4b97      	ldr	r3, [pc, #604]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002da0:	4b94      	ldr	r3, [pc, #592]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0310 	and.w	r3, r3, #16
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80e4 	beq.w	8002f80 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d007      	beq.n	8002dce <HAL_RCC_OscConfig+0x4a>
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	2b0c      	cmp	r3, #12
 8002dc2:	f040 808b 	bne.w	8002edc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	f040 8087 	bne.w	8002edc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002dce:	4b89      	ldr	r3, [pc, #548]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d005      	beq.n	8002de6 <HAL_RCC_OscConfig+0x62>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e3a2      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a1a      	ldr	r2, [r3, #32]
 8002dea:	4b82      	ldr	r3, [pc, #520]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0308 	and.w	r3, r3, #8
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d004      	beq.n	8002e00 <HAL_RCC_OscConfig+0x7c>
 8002df6:	4b7f      	ldr	r3, [pc, #508]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dfe:	e005      	b.n	8002e0c <HAL_RCC_OscConfig+0x88>
 8002e00:	4b7c      	ldr	r3, [pc, #496]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e06:	091b      	lsrs	r3, r3, #4
 8002e08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d223      	bcs.n	8002e58 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 fd55 	bl	80038c4 <RCC_SetFlashLatencyFromMSIRange>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e383      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e24:	4b73      	ldr	r3, [pc, #460]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a72      	ldr	r2, [pc, #456]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e2a:	f043 0308 	orr.w	r3, r3, #8
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	4b70      	ldr	r3, [pc, #448]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	496d      	ldr	r1, [pc, #436]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e42:	4b6c      	ldr	r3, [pc, #432]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	021b      	lsls	r3, r3, #8
 8002e50:	4968      	ldr	r1, [pc, #416]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	604b      	str	r3, [r1, #4]
 8002e56:	e025      	b.n	8002ea4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e58:	4b66      	ldr	r3, [pc, #408]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a65      	ldr	r2, [pc, #404]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e5e:	f043 0308 	orr.w	r3, r3, #8
 8002e62:	6013      	str	r3, [r2, #0]
 8002e64:	4b63      	ldr	r3, [pc, #396]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	4960      	ldr	r1, [pc, #384]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e76:	4b5f      	ldr	r3, [pc, #380]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	021b      	lsls	r3, r3, #8
 8002e84:	495b      	ldr	r1, [pc, #364]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d109      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f000 fd15 	bl	80038c4 <RCC_SetFlashLatencyFromMSIRange>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e343      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ea4:	f000 fc4a 	bl	800373c <HAL_RCC_GetSysClockFreq>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	4b52      	ldr	r3, [pc, #328]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	091b      	lsrs	r3, r3, #4
 8002eb0:	f003 030f 	and.w	r3, r3, #15
 8002eb4:	4950      	ldr	r1, [pc, #320]	; (8002ff8 <HAL_RCC_OscConfig+0x274>)
 8002eb6:	5ccb      	ldrb	r3, [r1, r3]
 8002eb8:	f003 031f 	and.w	r3, r3, #31
 8002ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec0:	4a4e      	ldr	r2, [pc, #312]	; (8002ffc <HAL_RCC_OscConfig+0x278>)
 8002ec2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ec4:	4b4e      	ldr	r3, [pc, #312]	; (8003000 <HAL_RCC_OscConfig+0x27c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fe fe95 	bl	8001bf8 <HAL_InitTick>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d052      	beq.n	8002f7e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
 8002eda:	e327      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d032      	beq.n	8002f4a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ee4:	4b43      	ldr	r3, [pc, #268]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a42      	ldr	r2, [pc, #264]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ef0:	f7fe fed2 	bl	8001c98 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ef8:	f7fe fece 	bl	8001c98 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e310      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f0a:	4b3a      	ldr	r3, [pc, #232]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f0      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f16:	4b37      	ldr	r3, [pc, #220]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a36      	ldr	r2, [pc, #216]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f1c:	f043 0308 	orr.w	r3, r3, #8
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b34      	ldr	r3, [pc, #208]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	4931      	ldr	r1, [pc, #196]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f34:	4b2f      	ldr	r3, [pc, #188]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	021b      	lsls	r3, r3, #8
 8002f42:	492c      	ldr	r1, [pc, #176]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
 8002f48:	e01a      	b.n	8002f80 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f4a:	4b2a      	ldr	r3, [pc, #168]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a29      	ldr	r2, [pc, #164]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f50:	f023 0301 	bic.w	r3, r3, #1
 8002f54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f56:	f7fe fe9f 	bl	8001c98 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f5e:	f7fe fe9b 	bl	8001c98 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e2dd      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f70:	4b20      	ldr	r3, [pc, #128]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f0      	bne.n	8002f5e <HAL_RCC_OscConfig+0x1da>
 8002f7c:	e000      	b.n	8002f80 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f7e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d074      	beq.n	8003076 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	d005      	beq.n	8002f9e <HAL_RCC_OscConfig+0x21a>
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	2b0c      	cmp	r3, #12
 8002f96:	d10e      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d10b      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9e:	4b15      	ldr	r3, [pc, #84]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d064      	beq.n	8003074 <HAL_RCC_OscConfig+0x2f0>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d160      	bne.n	8003074 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e2ba      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x24a>
 8002fc0:	4b0c      	ldr	r3, [pc, #48]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a0b      	ldr	r2, [pc, #44]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	e026      	b.n	800301c <HAL_RCC_OscConfig+0x298>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fd6:	d115      	bne.n	8003004 <HAL_RCC_OscConfig+0x280>
 8002fd8:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a05      	ldr	r2, [pc, #20]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fde:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fe2:	6013      	str	r3, [r2, #0]
 8002fe4:	4b03      	ldr	r3, [pc, #12]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a02      	ldr	r2, [pc, #8]	; (8002ff4 <HAL_RCC_OscConfig+0x270>)
 8002fea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fee:	6013      	str	r3, [r2, #0]
 8002ff0:	e014      	b.n	800301c <HAL_RCC_OscConfig+0x298>
 8002ff2:	bf00      	nop
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	080082d8 	.word	0x080082d8
 8002ffc:	20000000 	.word	0x20000000
 8003000:	20000004 	.word	0x20000004
 8003004:	4ba0      	ldr	r3, [pc, #640]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a9f      	ldr	r2, [pc, #636]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800300a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800300e:	6013      	str	r3, [r2, #0]
 8003010:	4b9d      	ldr	r3, [pc, #628]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a9c      	ldr	r2, [pc, #624]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003016:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800301a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d013      	beq.n	800304c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003024:	f7fe fe38 	bl	8001c98 <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800302c:	f7fe fe34 	bl	8001c98 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b64      	cmp	r3, #100	; 0x64
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e276      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800303e:	4b92      	ldr	r3, [pc, #584]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCC_OscConfig+0x2a8>
 800304a:	e014      	b.n	8003076 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304c:	f7fe fe24 	bl	8001c98 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003054:	f7fe fe20 	bl	8001c98 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b64      	cmp	r3, #100	; 0x64
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e262      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003066:	4b88      	ldr	r3, [pc, #544]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x2d0>
 8003072:	e000      	b.n	8003076 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d060      	beq.n	8003144 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	2b04      	cmp	r3, #4
 8003086:	d005      	beq.n	8003094 <HAL_RCC_OscConfig+0x310>
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2b0c      	cmp	r3, #12
 800308c:	d119      	bne.n	80030c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	2b02      	cmp	r3, #2
 8003092:	d116      	bne.n	80030c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003094:	4b7c      	ldr	r3, [pc, #496]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_RCC_OscConfig+0x328>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e23f      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ac:	4b76      	ldr	r3, [pc, #472]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	061b      	lsls	r3, r3, #24
 80030ba:	4973      	ldr	r1, [pc, #460]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030c0:	e040      	b.n	8003144 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d023      	beq.n	8003112 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ca:	4b6f      	ldr	r3, [pc, #444]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a6e      	ldr	r2, [pc, #440]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80030d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d6:	f7fe fddf 	bl	8001c98 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030de:	f7fe fddb 	bl	8001c98 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e21d      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030f0:	4b65      	ldr	r3, [pc, #404]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f0      	beq.n	80030de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fc:	4b62      	ldr	r3, [pc, #392]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	061b      	lsls	r3, r3, #24
 800310a:	495f      	ldr	r1, [pc, #380]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800310c:	4313      	orrs	r3, r2
 800310e:	604b      	str	r3, [r1, #4]
 8003110:	e018      	b.n	8003144 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003112:	4b5d      	ldr	r3, [pc, #372]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a5c      	ldr	r2, [pc, #368]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003118:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800311c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311e:	f7fe fdbb 	bl	8001c98 <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003124:	e008      	b.n	8003138 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003126:	f7fe fdb7 	bl	8001c98 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d901      	bls.n	8003138 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e1f9      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003138:	4b53      	ldr	r3, [pc, #332]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1f0      	bne.n	8003126 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0308 	and.w	r3, r3, #8
 800314c:	2b00      	cmp	r3, #0
 800314e:	d03c      	beq.n	80031ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01c      	beq.n	8003192 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003158:	4b4b      	ldr	r3, [pc, #300]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800315a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800315e:	4a4a      	ldr	r2, [pc, #296]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003160:	f043 0301 	orr.w	r3, r3, #1
 8003164:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003168:	f7fe fd96 	bl	8001c98 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003170:	f7fe fd92 	bl	8001c98 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e1d4      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003182:	4b41      	ldr	r3, [pc, #260]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003184:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d0ef      	beq.n	8003170 <HAL_RCC_OscConfig+0x3ec>
 8003190:	e01b      	b.n	80031ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003192:	4b3d      	ldr	r3, [pc, #244]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003194:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003198:	4a3b      	ldr	r2, [pc, #236]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800319a:	f023 0301 	bic.w	r3, r3, #1
 800319e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a2:	f7fe fd79 	bl	8001c98 <HAL_GetTick>
 80031a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031a8:	e008      	b.n	80031bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031aa:	f7fe fd75 	bl	8001c98 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e1b7      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031bc:	4b32      	ldr	r3, [pc, #200]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80031be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1ef      	bne.n	80031aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 80a6 	beq.w	8003324 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031d8:	2300      	movs	r3, #0
 80031da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80031dc:	4b2a      	ldr	r3, [pc, #168]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80031de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d10d      	bne.n	8003204 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031e8:	4b27      	ldr	r3, [pc, #156]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ec:	4a26      	ldr	r2, [pc, #152]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80031ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031f2:	6593      	str	r3, [r2, #88]	; 0x58
 80031f4:	4b24      	ldr	r3, [pc, #144]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 80031f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031fc:	60bb      	str	r3, [r7, #8]
 80031fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003200:	2301      	movs	r3, #1
 8003202:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003204:	4b21      	ldr	r3, [pc, #132]	; (800328c <HAL_RCC_OscConfig+0x508>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800320c:	2b00      	cmp	r3, #0
 800320e:	d118      	bne.n	8003242 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003210:	4b1e      	ldr	r3, [pc, #120]	; (800328c <HAL_RCC_OscConfig+0x508>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a1d      	ldr	r2, [pc, #116]	; (800328c <HAL_RCC_OscConfig+0x508>)
 8003216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800321a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800321c:	f7fe fd3c 	bl	8001c98 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003224:	f7fe fd38 	bl	8001c98 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e17a      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003236:	4b15      	ldr	r3, [pc, #84]	; (800328c <HAL_RCC_OscConfig+0x508>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d108      	bne.n	800325c <HAL_RCC_OscConfig+0x4d8>
 800324a:	4b0f      	ldr	r3, [pc, #60]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800324c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003250:	4a0d      	ldr	r2, [pc, #52]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800325a:	e029      	b.n	80032b0 <HAL_RCC_OscConfig+0x52c>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	2b05      	cmp	r3, #5
 8003262:	d115      	bne.n	8003290 <HAL_RCC_OscConfig+0x50c>
 8003264:	4b08      	ldr	r3, [pc, #32]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	4a07      	ldr	r2, [pc, #28]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800326c:	f043 0304 	orr.w	r3, r3, #4
 8003270:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003274:	4b04      	ldr	r3, [pc, #16]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 8003276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327a:	4a03      	ldr	r2, [pc, #12]	; (8003288 <HAL_RCC_OscConfig+0x504>)
 800327c:	f043 0301 	orr.w	r3, r3, #1
 8003280:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003284:	e014      	b.n	80032b0 <HAL_RCC_OscConfig+0x52c>
 8003286:	bf00      	nop
 8003288:	40021000 	.word	0x40021000
 800328c:	40007000 	.word	0x40007000
 8003290:	4b9c      	ldr	r3, [pc, #624]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 8003292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003296:	4a9b      	ldr	r2, [pc, #620]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 8003298:	f023 0301 	bic.w	r3, r3, #1
 800329c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032a0:	4b98      	ldr	r3, [pc, #608]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80032a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032a6:	4a97      	ldr	r2, [pc, #604]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80032a8:	f023 0304 	bic.w	r3, r3, #4
 80032ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d016      	beq.n	80032e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b8:	f7fe fcee 	bl	8001c98 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032be:	e00a      	b.n	80032d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c0:	f7fe fcea 	bl	8001c98 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e12a      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032d6:	4b8b      	ldr	r3, [pc, #556]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80032d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0ed      	beq.n	80032c0 <HAL_RCC_OscConfig+0x53c>
 80032e4:	e015      	b.n	8003312 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e6:	f7fe fcd7 	bl	8001c98 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032ec:	e00a      	b.n	8003304 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ee:	f7fe fcd3 	bl	8001c98 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e113      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003304:	4b7f      	ldr	r3, [pc, #508]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 8003306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1ed      	bne.n	80032ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003312:	7ffb      	ldrb	r3, [r7, #31]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d105      	bne.n	8003324 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003318:	4b7a      	ldr	r3, [pc, #488]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800331a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331c:	4a79      	ldr	r2, [pc, #484]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800331e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003322:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 80fe 	beq.w	800352a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003332:	2b02      	cmp	r3, #2
 8003334:	f040 80d0 	bne.w	80034d8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003338:	4b72      	ldr	r3, [pc, #456]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f003 0203 	and.w	r2, r3, #3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003348:	429a      	cmp	r2, r3
 800334a:	d130      	bne.n	80033ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	3b01      	subs	r3, #1
 8003358:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800335a:	429a      	cmp	r2, r3
 800335c:	d127      	bne.n	80033ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003368:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800336a:	429a      	cmp	r2, r3
 800336c:	d11f      	bne.n	80033ae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003378:	2a07      	cmp	r2, #7
 800337a:	bf14      	ite	ne
 800337c:	2201      	movne	r2, #1
 800337e:	2200      	moveq	r2, #0
 8003380:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003382:	4293      	cmp	r3, r2
 8003384:	d113      	bne.n	80033ae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003390:	085b      	lsrs	r3, r3, #1
 8003392:	3b01      	subs	r3, #1
 8003394:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003396:	429a      	cmp	r2, r3
 8003398:	d109      	bne.n	80033ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	085b      	lsrs	r3, r3, #1
 80033a6:	3b01      	subs	r3, #1
 80033a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d06e      	beq.n	800348c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	2b0c      	cmp	r3, #12
 80033b2:	d069      	beq.n	8003488 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80033b4:	4b53      	ldr	r3, [pc, #332]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d105      	bne.n	80033cc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80033c0:	4b50      	ldr	r3, [pc, #320]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e0ad      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033d0:	4b4c      	ldr	r3, [pc, #304]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a4b      	ldr	r2, [pc, #300]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80033d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033da:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033dc:	f7fe fc5c 	bl	8001c98 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e4:	f7fe fc58 	bl	8001c98 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e09a      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f6:	4b43      	ldr	r3, [pc, #268]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f0      	bne.n	80033e4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003402:	4b40      	ldr	r3, [pc, #256]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	4b40      	ldr	r3, [pc, #256]	; (8003508 <HAL_RCC_OscConfig+0x784>)
 8003408:	4013      	ands	r3, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003412:	3a01      	subs	r2, #1
 8003414:	0112      	lsls	r2, r2, #4
 8003416:	4311      	orrs	r1, r2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800341c:	0212      	lsls	r2, r2, #8
 800341e:	4311      	orrs	r1, r2
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003424:	0852      	lsrs	r2, r2, #1
 8003426:	3a01      	subs	r2, #1
 8003428:	0552      	lsls	r2, r2, #21
 800342a:	4311      	orrs	r1, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003430:	0852      	lsrs	r2, r2, #1
 8003432:	3a01      	subs	r2, #1
 8003434:	0652      	lsls	r2, r2, #25
 8003436:	4311      	orrs	r1, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800343c:	0912      	lsrs	r2, r2, #4
 800343e:	0452      	lsls	r2, r2, #17
 8003440:	430a      	orrs	r2, r1
 8003442:	4930      	ldr	r1, [pc, #192]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 8003444:	4313      	orrs	r3, r2
 8003446:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003448:	4b2e      	ldr	r3, [pc, #184]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a2d      	ldr	r2, [pc, #180]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800344e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003452:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003454:	4b2b      	ldr	r3, [pc, #172]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	4a2a      	ldr	r2, [pc, #168]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800345a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800345e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003460:	f7fe fc1a 	bl	8001c98 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003468:	f7fe fc16 	bl	8001c98 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e058      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800347a:	4b22      	ldr	r3, [pc, #136]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003486:	e050      	b.n	800352a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e04f      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800348c:	4b1d      	ldr	r3, [pc, #116]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d148      	bne.n	800352a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003498:	4b1a      	ldr	r3, [pc, #104]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a19      	ldr	r2, [pc, #100]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 800349e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034a4:	4b17      	ldr	r3, [pc, #92]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	4a16      	ldr	r2, [pc, #88]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80034aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034b0:	f7fe fbf2 	bl	8001c98 <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b8:	f7fe fbee 	bl	8001c98 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e030      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ca:	4b0e      	ldr	r3, [pc, #56]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0f0      	beq.n	80034b8 <HAL_RCC_OscConfig+0x734>
 80034d6:	e028      	b.n	800352a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	2b0c      	cmp	r3, #12
 80034dc:	d023      	beq.n	8003526 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034de:	4b09      	ldr	r3, [pc, #36]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a08      	ldr	r2, [pc, #32]	; (8003504 <HAL_RCC_OscConfig+0x780>)
 80034e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ea:	f7fe fbd5 	bl	8001c98 <HAL_GetTick>
 80034ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034f0:	e00c      	b.n	800350c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f2:	f7fe fbd1 	bl	8001c98 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d905      	bls.n	800350c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e013      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
 8003504:	40021000 	.word	0x40021000
 8003508:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800350c:	4b09      	ldr	r3, [pc, #36]	; (8003534 <HAL_RCC_OscConfig+0x7b0>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1ec      	bne.n	80034f2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003518:	4b06      	ldr	r3, [pc, #24]	; (8003534 <HAL_RCC_OscConfig+0x7b0>)
 800351a:	68da      	ldr	r2, [r3, #12]
 800351c:	4905      	ldr	r1, [pc, #20]	; (8003534 <HAL_RCC_OscConfig+0x7b0>)
 800351e:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_RCC_OscConfig+0x7b4>)
 8003520:	4013      	ands	r3, r2
 8003522:	60cb      	str	r3, [r1, #12]
 8003524:	e001      	b.n	800352a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3720      	adds	r7, #32
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40021000 	.word	0x40021000
 8003538:	feeefffc 	.word	0xfeeefffc

0800353c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0e7      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003550:	4b75      	ldr	r3, [pc, #468]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	429a      	cmp	r2, r3
 800355c:	d910      	bls.n	8003580 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355e:	4b72      	ldr	r3, [pc, #456]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f023 0207 	bic.w	r2, r3, #7
 8003566:	4970      	ldr	r1, [pc, #448]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	4313      	orrs	r3, r2
 800356c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800356e:	4b6e      	ldr	r3, [pc, #440]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d001      	beq.n	8003580 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0cf      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d010      	beq.n	80035ae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	4b66      	ldr	r3, [pc, #408]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003598:	429a      	cmp	r2, r3
 800359a:	d908      	bls.n	80035ae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800359c:	4b63      	ldr	r3, [pc, #396]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	4960      	ldr	r1, [pc, #384]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d04c      	beq.n	8003654 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d107      	bne.n	80035d2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035c2:	4b5a      	ldr	r3, [pc, #360]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d121      	bne.n	8003612 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e0a6      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d107      	bne.n	80035ea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035da:	4b54      	ldr	r3, [pc, #336]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d115      	bne.n	8003612 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e09a      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035f2:	4b4e      	ldr	r3, [pc, #312]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e08e      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003602:	4b4a      	ldr	r3, [pc, #296]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e086      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003612:	4b46      	ldr	r3, [pc, #280]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f023 0203 	bic.w	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	4943      	ldr	r1, [pc, #268]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003620:	4313      	orrs	r3, r2
 8003622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003624:	f7fe fb38 	bl	8001c98 <HAL_GetTick>
 8003628:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362a:	e00a      	b.n	8003642 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800362c:	f7fe fb34 	bl	8001c98 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	; 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e06e      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003642:	4b3a      	ldr	r3, [pc, #232]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 020c 	and.w	r2, r3, #12
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	429a      	cmp	r2, r3
 8003652:	d1eb      	bne.n	800362c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d010      	beq.n	8003682 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	4b31      	ldr	r3, [pc, #196]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800366c:	429a      	cmp	r2, r3
 800366e:	d208      	bcs.n	8003682 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003670:	4b2e      	ldr	r3, [pc, #184]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	492b      	ldr	r1, [pc, #172]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 800367e:	4313      	orrs	r3, r2
 8003680:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003682:	4b29      	ldr	r3, [pc, #164]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	429a      	cmp	r2, r3
 800368e:	d210      	bcs.n	80036b2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003690:	4b25      	ldr	r3, [pc, #148]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f023 0207 	bic.w	r2, r3, #7
 8003698:	4923      	ldr	r1, [pc, #140]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	4313      	orrs	r3, r2
 800369e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036a0:	4b21      	ldr	r3, [pc, #132]	; (8003728 <HAL_RCC_ClockConfig+0x1ec>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d001      	beq.n	80036b2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e036      	b.n	8003720 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d008      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036be:	4b1b      	ldr	r3, [pc, #108]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	4918      	ldr	r1, [pc, #96]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d009      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036dc:	4b13      	ldr	r3, [pc, #76]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	4910      	ldr	r1, [pc, #64]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036f0:	f000 f824 	bl	800373c <HAL_RCC_GetSysClockFreq>
 80036f4:	4602      	mov	r2, r0
 80036f6:	4b0d      	ldr	r3, [pc, #52]	; (800372c <HAL_RCC_ClockConfig+0x1f0>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	091b      	lsrs	r3, r3, #4
 80036fc:	f003 030f 	and.w	r3, r3, #15
 8003700:	490b      	ldr	r1, [pc, #44]	; (8003730 <HAL_RCC_ClockConfig+0x1f4>)
 8003702:	5ccb      	ldrb	r3, [r1, r3]
 8003704:	f003 031f 	and.w	r3, r3, #31
 8003708:	fa22 f303 	lsr.w	r3, r2, r3
 800370c:	4a09      	ldr	r2, [pc, #36]	; (8003734 <HAL_RCC_ClockConfig+0x1f8>)
 800370e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003710:	4b09      	ldr	r3, [pc, #36]	; (8003738 <HAL_RCC_ClockConfig+0x1fc>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4618      	mov	r0, r3
 8003716:	f7fe fa6f 	bl	8001bf8 <HAL_InitTick>
 800371a:	4603      	mov	r3, r0
 800371c:	72fb      	strb	r3, [r7, #11]

  return status;
 800371e:	7afb      	ldrb	r3, [r7, #11]
}
 8003720:	4618      	mov	r0, r3
 8003722:	3710      	adds	r7, #16
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	40022000 	.word	0x40022000
 800372c:	40021000 	.word	0x40021000
 8003730:	080082d8 	.word	0x080082d8
 8003734:	20000000 	.word	0x20000000
 8003738:	20000004 	.word	0x20000004

0800373c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800373c:	b480      	push	{r7}
 800373e:	b089      	sub	sp, #36	; 0x24
 8003740:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003742:	2300      	movs	r3, #0
 8003744:	61fb      	str	r3, [r7, #28]
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800374a:	4b3e      	ldr	r3, [pc, #248]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 030c 	and.w	r3, r3, #12
 8003752:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003754:	4b3b      	ldr	r3, [pc, #236]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_GetSysClockFreq+0x34>
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	2b0c      	cmp	r3, #12
 8003768:	d121      	bne.n	80037ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d11e      	bne.n	80037ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003770:	4b34      	ldr	r3, [pc, #208]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0308 	and.w	r3, r3, #8
 8003778:	2b00      	cmp	r3, #0
 800377a:	d107      	bne.n	800378c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800377c:	4b31      	ldr	r3, [pc, #196]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 800377e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003782:	0a1b      	lsrs	r3, r3, #8
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	61fb      	str	r3, [r7, #28]
 800378a:	e005      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800378c:	4b2d      	ldr	r3, [pc, #180]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	091b      	lsrs	r3, r3, #4
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003798:	4a2b      	ldr	r2, [pc, #172]	; (8003848 <HAL_RCC_GetSysClockFreq+0x10c>)
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10d      	bne.n	80037c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037ac:	e00a      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	2b04      	cmp	r3, #4
 80037b2:	d102      	bne.n	80037ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037b4:	4b25      	ldr	r3, [pc, #148]	; (800384c <HAL_RCC_GetSysClockFreq+0x110>)
 80037b6:	61bb      	str	r3, [r7, #24]
 80037b8:	e004      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d101      	bne.n	80037c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037c0:	4b23      	ldr	r3, [pc, #140]	; (8003850 <HAL_RCC_GetSysClockFreq+0x114>)
 80037c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	2b0c      	cmp	r3, #12
 80037c8:	d134      	bne.n	8003834 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037ca:	4b1e      	ldr	r3, [pc, #120]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d003      	beq.n	80037e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	2b03      	cmp	r3, #3
 80037de:	d003      	beq.n	80037e8 <HAL_RCC_GetSysClockFreq+0xac>
 80037e0:	e005      	b.n	80037ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037e2:	4b1a      	ldr	r3, [pc, #104]	; (800384c <HAL_RCC_GetSysClockFreq+0x110>)
 80037e4:	617b      	str	r3, [r7, #20]
      break;
 80037e6:	e005      	b.n	80037f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037e8:	4b19      	ldr	r3, [pc, #100]	; (8003850 <HAL_RCC_GetSysClockFreq+0x114>)
 80037ea:	617b      	str	r3, [r7, #20]
      break;
 80037ec:	e002      	b.n	80037f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	617b      	str	r3, [r7, #20]
      break;
 80037f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037f4:	4b13      	ldr	r3, [pc, #76]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	3301      	adds	r3, #1
 8003800:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003802:	4b10      	ldr	r3, [pc, #64]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	0a1b      	lsrs	r3, r3, #8
 8003808:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	fb03 f202 	mul.w	r2, r3, r2
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	fbb2 f3f3 	udiv	r3, r2, r3
 8003818:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800381a:	4b0a      	ldr	r3, [pc, #40]	; (8003844 <HAL_RCC_GetSysClockFreq+0x108>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	0e5b      	lsrs	r3, r3, #25
 8003820:	f003 0303 	and.w	r3, r3, #3
 8003824:	3301      	adds	r3, #1
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003832:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003834:	69bb      	ldr	r3, [r7, #24]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3724      	adds	r7, #36	; 0x24
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40021000 	.word	0x40021000
 8003848:	080082f0 	.word	0x080082f0
 800384c:	00f42400 	.word	0x00f42400
 8003850:	007a1200 	.word	0x007a1200

08003854 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003858:	4b03      	ldr	r3, [pc, #12]	; (8003868 <HAL_RCC_GetHCLKFreq+0x14>)
 800385a:	681b      	ldr	r3, [r3, #0]
}
 800385c:	4618      	mov	r0, r3
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	20000000 	.word	0x20000000

0800386c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003870:	f7ff fff0 	bl	8003854 <HAL_RCC_GetHCLKFreq>
 8003874:	4602      	mov	r2, r0
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	0a1b      	lsrs	r3, r3, #8
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	4904      	ldr	r1, [pc, #16]	; (8003894 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003882:	5ccb      	ldrb	r3, [r1, r3]
 8003884:	f003 031f 	and.w	r3, r3, #31
 8003888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800388c:	4618      	mov	r0, r3
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40021000 	.word	0x40021000
 8003894:	080082e8 	.word	0x080082e8

08003898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800389c:	f7ff ffda 	bl	8003854 <HAL_RCC_GetHCLKFreq>
 80038a0:	4602      	mov	r2, r0
 80038a2:	4b06      	ldr	r3, [pc, #24]	; (80038bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	0adb      	lsrs	r3, r3, #11
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	4904      	ldr	r1, [pc, #16]	; (80038c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038ae:	5ccb      	ldrb	r3, [r1, r3]
 80038b0:	f003 031f 	and.w	r3, r3, #31
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40021000 	.word	0x40021000
 80038c0:	080082e8 	.word	0x080082e8

080038c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038cc:	2300      	movs	r3, #0
 80038ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038d0:	4b2a      	ldr	r3, [pc, #168]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038dc:	f7ff f9ee 	bl	8002cbc <HAL_PWREx_GetVoltageRange>
 80038e0:	6178      	str	r0, [r7, #20]
 80038e2:	e014      	b.n	800390e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e8:	4a24      	ldr	r2, [pc, #144]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ee:	6593      	str	r3, [r2, #88]	; 0x58
 80038f0:	4b22      	ldr	r3, [pc, #136]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038fc:	f7ff f9de 	bl	8002cbc <HAL_PWREx_GetVoltageRange>
 8003900:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003902:	4b1e      	ldr	r3, [pc, #120]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003906:	4a1d      	ldr	r2, [pc, #116]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003908:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800390c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003914:	d10b      	bne.n	800392e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b80      	cmp	r3, #128	; 0x80
 800391a:	d919      	bls.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2ba0      	cmp	r3, #160	; 0xa0
 8003920:	d902      	bls.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003922:	2302      	movs	r3, #2
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	e013      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003928:	2301      	movs	r3, #1
 800392a:	613b      	str	r3, [r7, #16]
 800392c:	e010      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b80      	cmp	r3, #128	; 0x80
 8003932:	d902      	bls.n	800393a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003934:	2303      	movs	r3, #3
 8003936:	613b      	str	r3, [r7, #16]
 8003938:	e00a      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b80      	cmp	r3, #128	; 0x80
 800393e:	d102      	bne.n	8003946 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003940:	2302      	movs	r3, #2
 8003942:	613b      	str	r3, [r7, #16]
 8003944:	e004      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b70      	cmp	r3, #112	; 0x70
 800394a:	d101      	bne.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800394c:	2301      	movs	r3, #1
 800394e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003950:	4b0b      	ldr	r3, [pc, #44]	; (8003980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f023 0207 	bic.w	r2, r3, #7
 8003958:	4909      	ldr	r1, [pc, #36]	; (8003980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003960:	4b07      	ldr	r3, [pc, #28]	; (8003980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	429a      	cmp	r2, r3
 800396c:	d001      	beq.n	8003972 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	40021000 	.word	0x40021000
 8003980:	40022000 	.word	0x40022000

08003984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800398c:	2300      	movs	r3, #0
 800398e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003990:	2300      	movs	r3, #0
 8003992:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800399c:	2b00      	cmp	r3, #0
 800399e:	d041      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039a8:	d02a      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80039aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039ae:	d824      	bhi.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039b4:	d008      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039ba:	d81e      	bhi.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00a      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80039c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039c4:	d010      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80039c6:	e018      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039c8:	4b86      	ldr	r3, [pc, #536]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	4a85      	ldr	r2, [pc, #532]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039d4:	e015      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	3304      	adds	r3, #4
 80039da:	2100      	movs	r1, #0
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 fabb 	bl	8003f58 <RCCEx_PLLSAI1_Config>
 80039e2:	4603      	mov	r3, r0
 80039e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039e6:	e00c      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3320      	adds	r3, #32
 80039ec:	2100      	movs	r1, #0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fba6 	bl	8004140 <RCCEx_PLLSAI2_Config>
 80039f4:	4603      	mov	r3, r0
 80039f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039f8:	e003      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	74fb      	strb	r3, [r7, #19]
      break;
 80039fe:	e000      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003a00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a02:	7cfb      	ldrb	r3, [r7, #19]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10b      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a08:	4b76      	ldr	r3, [pc, #472]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a16:	4973      	ldr	r1, [pc, #460]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003a1e:	e001      	b.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a20:	7cfb      	ldrb	r3, [r7, #19]
 8003a22:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d041      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a38:	d02a      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003a3a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a3e:	d824      	bhi.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a44:	d008      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a4a:	d81e      	bhi.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00a      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003a50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a54:	d010      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a56:	e018      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a58:	4b62      	ldr	r3, [pc, #392]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a61      	ldr	r2, [pc, #388]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a62:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a64:	e015      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	3304      	adds	r3, #4
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f000 fa73 	bl	8003f58 <RCCEx_PLLSAI1_Config>
 8003a72:	4603      	mov	r3, r0
 8003a74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a76:	e00c      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3320      	adds	r3, #32
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f000 fb5e 	bl	8004140 <RCCEx_PLLSAI2_Config>
 8003a84:	4603      	mov	r3, r0
 8003a86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a88:	e003      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	74fb      	strb	r3, [r7, #19]
      break;
 8003a8e:	e000      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003a90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a92:	7cfb      	ldrb	r3, [r7, #19]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10b      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a98:	4b52      	ldr	r3, [pc, #328]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003aa6:	494f      	ldr	r1, [pc, #316]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003aae:	e001      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab0:	7cfb      	ldrb	r3, [r7, #19]
 8003ab2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80a0 	beq.w	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ac6:	4b47      	ldr	r3, [pc, #284]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00d      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003adc:	4b41      	ldr	r3, [pc, #260]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae0:	4a40      	ldr	r2, [pc, #256]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ae8:	4b3e      	ldr	r3, [pc, #248]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003af4:	2301      	movs	r3, #1
 8003af6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af8:	4b3b      	ldr	r3, [pc, #236]	; (8003be8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a3a      	ldr	r2, [pc, #232]	; (8003be8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b04:	f7fe f8c8 	bl	8001c98 <HAL_GetTick>
 8003b08:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b0a:	e009      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0c:	f7fe f8c4 	bl	8001c98 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d902      	bls.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	74fb      	strb	r3, [r7, #19]
        break;
 8003b1e:	e005      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b20:	4b31      	ldr	r3, [pc, #196]	; (8003be8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0ef      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003b2c:	7cfb      	ldrb	r3, [r7, #19]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d15c      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b32:	4b2c      	ldr	r3, [pc, #176]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d01f      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d019      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b50:	4b24      	ldr	r3, [pc, #144]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b5c:	4b21      	ldr	r3, [pc, #132]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b62:	4a20      	ldr	r2, [pc, #128]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b6c:	4b1d      	ldr	r3, [pc, #116]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b72:	4a1c      	ldr	r2, [pc, #112]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b7c:	4a19      	ldr	r2, [pc, #100]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d016      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8e:	f7fe f883 	bl	8001c98 <HAL_GetTick>
 8003b92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b94:	e00b      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b96:	f7fe f87f 	bl	8001c98 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d902      	bls.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	74fb      	strb	r3, [r7, #19]
            break;
 8003bac:	e006      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bae:	4b0d      	ldr	r3, [pc, #52]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0ec      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003bbc:	7cfb      	ldrb	r3, [r7, #19]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bc2:	4b08      	ldr	r3, [pc, #32]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bd2:	4904      	ldr	r1, [pc, #16]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003bda:	e009      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bdc:	7cfb      	ldrb	r3, [r7, #19]
 8003bde:	74bb      	strb	r3, [r7, #18]
 8003be0:	e006      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003be2:	bf00      	nop
 8003be4:	40021000 	.word	0x40021000
 8003be8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bec:	7cfb      	ldrb	r3, [r7, #19]
 8003bee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bf0:	7c7b      	ldrb	r3, [r7, #17]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d105      	bne.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf6:	4b9e      	ldr	r3, [pc, #632]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfa:	4a9d      	ldr	r2, [pc, #628]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c0e:	4b98      	ldr	r3, [pc, #608]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c14:	f023 0203 	bic.w	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1c:	4994      	ldr	r1, [pc, #592]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00a      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c30:	4b8f      	ldr	r3, [pc, #572]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c36:	f023 020c 	bic.w	r2, r3, #12
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3e:	498c      	ldr	r1, [pc, #560]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00a      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c52:	4b87      	ldr	r3, [pc, #540]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c60:	4983      	ldr	r1, [pc, #524]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0308 	and.w	r3, r3, #8
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00a      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c74:	4b7e      	ldr	r3, [pc, #504]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c82:	497b      	ldr	r1, [pc, #492]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00a      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c96:	4b76      	ldr	r3, [pc, #472]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ca4:	4972      	ldr	r1, [pc, #456]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0320 	and.w	r3, r3, #32
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00a      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cb8:	4b6d      	ldr	r3, [pc, #436]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc6:	496a      	ldr	r1, [pc, #424]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cda:	4b65      	ldr	r3, [pc, #404]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce8:	4961      	ldr	r1, [pc, #388]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cfc:	4b5c      	ldr	r3, [pc, #368]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d0a:	4959      	ldr	r1, [pc, #356]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d1e:	4b54      	ldr	r3, [pc, #336]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d24:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d2c:	4950      	ldr	r1, [pc, #320]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00a      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d40:	4b4b      	ldr	r3, [pc, #300]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d46:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d4e:	4948      	ldr	r1, [pc, #288]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d62:	4b43      	ldr	r3, [pc, #268]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	493f      	ldr	r1, [pc, #252]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d028      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d84:	4b3a      	ldr	r3, [pc, #232]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d92:	4937      	ldr	r1, [pc, #220]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003da2:	d106      	bne.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003da4:	4b32      	ldr	r3, [pc, #200]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	4a31      	ldr	r2, [pc, #196]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003daa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dae:	60d3      	str	r3, [r2, #12]
 8003db0:	e011      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003db6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dba:	d10c      	bne.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 f8c8 	bl	8003f58 <RCCEx_PLLSAI1_Config>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003dcc:	7cfb      	ldrb	r3, [r7, #19]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003dd2:	7cfb      	ldrb	r3, [r7, #19]
 8003dd4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d028      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003de2:	4b23      	ldr	r3, [pc, #140]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df0:	491f      	ldr	r1, [pc, #124]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e00:	d106      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e02:	4b1b      	ldr	r3, [pc, #108]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	4a1a      	ldr	r2, [pc, #104]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e0c:	60d3      	str	r3, [r2, #12]
 8003e0e:	e011      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e18:	d10c      	bne.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	2101      	movs	r1, #1
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 f899 	bl	8003f58 <RCCEx_PLLSAI1_Config>
 8003e26:	4603      	mov	r3, r0
 8003e28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e2a:	7cfb      	ldrb	r3, [r7, #19]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003e30:	7cfb      	ldrb	r3, [r7, #19]
 8003e32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d02b      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e4e:	4908      	ldr	r1, [pc, #32]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e5e:	d109      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e60:	4b03      	ldr	r3, [pc, #12]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4a02      	ldr	r2, [pc, #8]	; (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e6a:	60d3      	str	r3, [r2, #12]
 8003e6c:	e014      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003e6e:	bf00      	nop
 8003e70:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e7c:	d10c      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	3304      	adds	r3, #4
 8003e82:	2101      	movs	r1, #1
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 f867 	bl	8003f58 <RCCEx_PLLSAI1_Config>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e8e:	7cfb      	ldrb	r3, [r7, #19]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003e94:	7cfb      	ldrb	r3, [r7, #19]
 8003e96:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d02f      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ea4:	4b2b      	ldr	r3, [pc, #172]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eaa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eb2:	4928      	ldr	r1, [pc, #160]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ebe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ec2:	d10d      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3304      	adds	r3, #4
 8003ec8:	2102      	movs	r1, #2
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 f844 	bl	8003f58 <RCCEx_PLLSAI1_Config>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ed4:	7cfb      	ldrb	r3, [r7, #19]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d014      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003eda:	7cfb      	ldrb	r3, [r7, #19]
 8003edc:	74bb      	strb	r3, [r7, #18]
 8003ede:	e011      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ee4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ee8:	d10c      	bne.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	3320      	adds	r3, #32
 8003eee:	2102      	movs	r1, #2
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f000 f925 	bl	8004140 <RCCEx_PLLSAI2_Config>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003efa:	7cfb      	ldrb	r3, [r7, #19]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f00:	7cfb      	ldrb	r3, [r7, #19]
 8003f02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d00a      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f10:	4b10      	ldr	r3, [pc, #64]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f16:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f1e:	490d      	ldr	r1, [pc, #52]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f32:	4b08      	ldr	r3, [pc, #32]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f42:	4904      	ldr	r1, [pc, #16]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40021000 	.word	0x40021000

08003f58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f66:	4b75      	ldr	r3, [pc, #468]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	f003 0303 	and.w	r3, r3, #3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d018      	beq.n	8003fa4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f72:	4b72      	ldr	r3, [pc, #456]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f003 0203 	and.w	r2, r3, #3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d10d      	bne.n	8003f9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
       ||
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d009      	beq.n	8003f9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003f8a:	4b6c      	ldr	r3, [pc, #432]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	091b      	lsrs	r3, r3, #4
 8003f90:	f003 0307 	and.w	r3, r3, #7
 8003f94:	1c5a      	adds	r2, r3, #1
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
       ||
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d047      	beq.n	800402e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
 8003fa2:	e044      	b.n	800402e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2b03      	cmp	r3, #3
 8003faa:	d018      	beq.n	8003fde <RCCEx_PLLSAI1_Config+0x86>
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d825      	bhi.n	8003ffc <RCCEx_PLLSAI1_Config+0xa4>
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d002      	beq.n	8003fba <RCCEx_PLLSAI1_Config+0x62>
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d009      	beq.n	8003fcc <RCCEx_PLLSAI1_Config+0x74>
 8003fb8:	e020      	b.n	8003ffc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fba:	4b60      	ldr	r3, [pc, #384]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d11d      	bne.n	8004002 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fca:	e01a      	b.n	8004002 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fcc:	4b5b      	ldr	r3, [pc, #364]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d116      	bne.n	8004006 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fdc:	e013      	b.n	8004006 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fde:	4b57      	ldr	r3, [pc, #348]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10f      	bne.n	800400a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fea:	4b54      	ldr	r3, [pc, #336]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d109      	bne.n	800400a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ffa:	e006      	b.n	800400a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8004000:	e004      	b.n	800400c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004002:	bf00      	nop
 8004004:	e002      	b.n	800400c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004006:	bf00      	nop
 8004008:	e000      	b.n	800400c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800400a:	bf00      	nop
    }

    if(status == HAL_OK)
 800400c:	7bfb      	ldrb	r3, [r7, #15]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10d      	bne.n	800402e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004012:	4b4a      	ldr	r3, [pc, #296]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6819      	ldr	r1, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	3b01      	subs	r3, #1
 8004024:	011b      	lsls	r3, r3, #4
 8004026:	430b      	orrs	r3, r1
 8004028:	4944      	ldr	r1, [pc, #272]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 800402a:	4313      	orrs	r3, r2
 800402c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800402e:	7bfb      	ldrb	r3, [r7, #15]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d17d      	bne.n	8004130 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004034:	4b41      	ldr	r3, [pc, #260]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a40      	ldr	r2, [pc, #256]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 800403a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800403e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004040:	f7fd fe2a 	bl	8001c98 <HAL_GetTick>
 8004044:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004046:	e009      	b.n	800405c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004048:	f7fd fe26 	bl	8001c98 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d902      	bls.n	800405c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	73fb      	strb	r3, [r7, #15]
        break;
 800405a:	e005      	b.n	8004068 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800405c:	4b37      	ldr	r3, [pc, #220]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1ef      	bne.n	8004048 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004068:	7bfb      	ldrb	r3, [r7, #15]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d160      	bne.n	8004130 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d111      	bne.n	8004098 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004074:	4b31      	ldr	r3, [pc, #196]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800407c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6892      	ldr	r2, [r2, #8]
 8004084:	0211      	lsls	r1, r2, #8
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	68d2      	ldr	r2, [r2, #12]
 800408a:	0912      	lsrs	r2, r2, #4
 800408c:	0452      	lsls	r2, r2, #17
 800408e:	430a      	orrs	r2, r1
 8004090:	492a      	ldr	r1, [pc, #168]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004092:	4313      	orrs	r3, r2
 8004094:	610b      	str	r3, [r1, #16]
 8004096:	e027      	b.n	80040e8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d112      	bne.n	80040c4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800409e:	4b27      	ldr	r3, [pc, #156]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80040a6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6892      	ldr	r2, [r2, #8]
 80040ae:	0211      	lsls	r1, r2, #8
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6912      	ldr	r2, [r2, #16]
 80040b4:	0852      	lsrs	r2, r2, #1
 80040b6:	3a01      	subs	r2, #1
 80040b8:	0552      	lsls	r2, r2, #21
 80040ba:	430a      	orrs	r2, r1
 80040bc:	491f      	ldr	r1, [pc, #124]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	610b      	str	r3, [r1, #16]
 80040c2:	e011      	b.n	80040e8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	6892      	ldr	r2, [r2, #8]
 80040d4:	0211      	lsls	r1, r2, #8
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6952      	ldr	r2, [r2, #20]
 80040da:	0852      	lsrs	r2, r2, #1
 80040dc:	3a01      	subs	r2, #1
 80040de:	0652      	lsls	r2, r2, #25
 80040e0:	430a      	orrs	r2, r1
 80040e2:	4916      	ldr	r1, [pc, #88]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80040e8:	4b14      	ldr	r3, [pc, #80]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a13      	ldr	r2, [pc, #76]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f4:	f7fd fdd0 	bl	8001c98 <HAL_GetTick>
 80040f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040fa:	e009      	b.n	8004110 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040fc:	f7fd fdcc 	bl	8001c98 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d902      	bls.n	8004110 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	73fb      	strb	r3, [r7, #15]
          break;
 800410e:	e005      	b.n	800411c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004110:	4b0a      	ldr	r3, [pc, #40]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0ef      	beq.n	80040fc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800411c:	7bfb      	ldrb	r3, [r7, #15]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d106      	bne.n	8004130 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004122:	4b06      	ldr	r3, [pc, #24]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004124:	691a      	ldr	r2, [r3, #16]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	4904      	ldr	r1, [pc, #16]	; (800413c <RCCEx_PLLSAI1_Config+0x1e4>)
 800412c:	4313      	orrs	r3, r2
 800412e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004130:	7bfb      	ldrb	r3, [r7, #15]
}
 8004132:	4618      	mov	r0, r3
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	40021000 	.word	0x40021000

08004140 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800414a:	2300      	movs	r3, #0
 800414c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800414e:	4b6a      	ldr	r3, [pc, #424]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d018      	beq.n	800418c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800415a:	4b67      	ldr	r3, [pc, #412]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f003 0203 	and.w	r2, r3, #3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d10d      	bne.n	8004186 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
       ||
 800416e:	2b00      	cmp	r3, #0
 8004170:	d009      	beq.n	8004186 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004172:	4b61      	ldr	r3, [pc, #388]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	091b      	lsrs	r3, r3, #4
 8004178:	f003 0307 	and.w	r3, r3, #7
 800417c:	1c5a      	adds	r2, r3, #1
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
       ||
 8004182:	429a      	cmp	r2, r3
 8004184:	d047      	beq.n	8004216 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	73fb      	strb	r3, [r7, #15]
 800418a:	e044      	b.n	8004216 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2b03      	cmp	r3, #3
 8004192:	d018      	beq.n	80041c6 <RCCEx_PLLSAI2_Config+0x86>
 8004194:	2b03      	cmp	r3, #3
 8004196:	d825      	bhi.n	80041e4 <RCCEx_PLLSAI2_Config+0xa4>
 8004198:	2b01      	cmp	r3, #1
 800419a:	d002      	beq.n	80041a2 <RCCEx_PLLSAI2_Config+0x62>
 800419c:	2b02      	cmp	r3, #2
 800419e:	d009      	beq.n	80041b4 <RCCEx_PLLSAI2_Config+0x74>
 80041a0:	e020      	b.n	80041e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041a2:	4b55      	ldr	r3, [pc, #340]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d11d      	bne.n	80041ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041b2:	e01a      	b.n	80041ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041b4:	4b50      	ldr	r3, [pc, #320]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d116      	bne.n	80041ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c4:	e013      	b.n	80041ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041c6:	4b4c      	ldr	r3, [pc, #304]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10f      	bne.n	80041f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041d2:	4b49      	ldr	r3, [pc, #292]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d109      	bne.n	80041f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041e2:	e006      	b.n	80041f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	73fb      	strb	r3, [r7, #15]
      break;
 80041e8:	e004      	b.n	80041f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041ea:	bf00      	nop
 80041ec:	e002      	b.n	80041f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041ee:	bf00      	nop
 80041f0:	e000      	b.n	80041f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10d      	bne.n	8004216 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041fa:	4b3f      	ldr	r3, [pc, #252]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6819      	ldr	r1, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	3b01      	subs	r3, #1
 800420c:	011b      	lsls	r3, r3, #4
 800420e:	430b      	orrs	r3, r1
 8004210:	4939      	ldr	r1, [pc, #228]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004212:	4313      	orrs	r3, r2
 8004214:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d167      	bne.n	80042ec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800421c:	4b36      	ldr	r3, [pc, #216]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a35      	ldr	r2, [pc, #212]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004222:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004226:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004228:	f7fd fd36 	bl	8001c98 <HAL_GetTick>
 800422c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800422e:	e009      	b.n	8004244 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004230:	f7fd fd32 	bl	8001c98 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d902      	bls.n	8004244 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	73fb      	strb	r3, [r7, #15]
        break;
 8004242:	e005      	b.n	8004250 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004244:	4b2c      	ldr	r3, [pc, #176]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1ef      	bne.n	8004230 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004250:	7bfb      	ldrb	r3, [r7, #15]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d14a      	bne.n	80042ec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d111      	bne.n	8004280 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800425c:	4b26      	ldr	r3, [pc, #152]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6892      	ldr	r2, [r2, #8]
 800426c:	0211      	lsls	r1, r2, #8
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	68d2      	ldr	r2, [r2, #12]
 8004272:	0912      	lsrs	r2, r2, #4
 8004274:	0452      	lsls	r2, r2, #17
 8004276:	430a      	orrs	r2, r1
 8004278:	491f      	ldr	r1, [pc, #124]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800427a:	4313      	orrs	r3, r2
 800427c:	614b      	str	r3, [r1, #20]
 800427e:	e011      	b.n	80042a4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004280:	4b1d      	ldr	r3, [pc, #116]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004288:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6892      	ldr	r2, [r2, #8]
 8004290:	0211      	lsls	r1, r2, #8
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6912      	ldr	r2, [r2, #16]
 8004296:	0852      	lsrs	r2, r2, #1
 8004298:	3a01      	subs	r2, #1
 800429a:	0652      	lsls	r2, r2, #25
 800429c:	430a      	orrs	r2, r1
 800429e:	4916      	ldr	r1, [pc, #88]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042a4:	4b14      	ldr	r3, [pc, #80]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a13      	ldr	r2, [pc, #76]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b0:	f7fd fcf2 	bl	8001c98 <HAL_GetTick>
 80042b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042b6:	e009      	b.n	80042cc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042b8:	f7fd fcee 	bl	8001c98 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d902      	bls.n	80042cc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	73fb      	strb	r3, [r7, #15]
          break;
 80042ca:	e005      	b.n	80042d8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042cc:	4b0a      	ldr	r3, [pc, #40]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0ef      	beq.n	80042b8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d106      	bne.n	80042ec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80042de:	4b06      	ldr	r3, [pc, #24]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e0:	695a      	ldr	r2, [r3, #20]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	4904      	ldr	r1, [pc, #16]	; (80042f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80042ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	40021000 	.word	0x40021000

080042fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e049      	b.n	80043a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7fd fb72 	bl	8001a0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3304      	adds	r3, #4
 8004338:	4619      	mov	r1, r3
 800433a:	4610      	mov	r0, r2
 800433c:	f000 f968 	bl	8004610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
	...

080043ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d001      	beq.n	80043c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e047      	b.n	8004454 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a23      	ldr	r2, [pc, #140]	; (8004460 <HAL_TIM_Base_Start+0xb4>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d01d      	beq.n	8004412 <HAL_TIM_Base_Start+0x66>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043de:	d018      	beq.n	8004412 <HAL_TIM_Base_Start+0x66>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a1f      	ldr	r2, [pc, #124]	; (8004464 <HAL_TIM_Base_Start+0xb8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d013      	beq.n	8004412 <HAL_TIM_Base_Start+0x66>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a1e      	ldr	r2, [pc, #120]	; (8004468 <HAL_TIM_Base_Start+0xbc>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d00e      	beq.n	8004412 <HAL_TIM_Base_Start+0x66>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a1c      	ldr	r2, [pc, #112]	; (800446c <HAL_TIM_Base_Start+0xc0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d009      	beq.n	8004412 <HAL_TIM_Base_Start+0x66>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a1b      	ldr	r2, [pc, #108]	; (8004470 <HAL_TIM_Base_Start+0xc4>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d004      	beq.n	8004412 <HAL_TIM_Base_Start+0x66>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a19      	ldr	r2, [pc, #100]	; (8004474 <HAL_TIM_Base_Start+0xc8>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d115      	bne.n	800443e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	4b17      	ldr	r3, [pc, #92]	; (8004478 <HAL_TIM_Base_Start+0xcc>)
 800441a:	4013      	ands	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b06      	cmp	r3, #6
 8004422:	d015      	beq.n	8004450 <HAL_TIM_Base_Start+0xa4>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800442a:	d011      	beq.n	8004450 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0201 	orr.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443c:	e008      	b.n	8004450 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	e000      	b.n	8004452 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004450:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40000400 	.word	0x40000400
 8004468:	40000800 	.word	0x40000800
 800446c:	40000c00 	.word	0x40000c00
 8004470:	40013400 	.word	0x40013400
 8004474:	40014000 	.word	0x40014000
 8004478:	00010007 	.word	0x00010007

0800447c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_TIM_ConfigClockSource+0x1c>
 8004494:	2302      	movs	r3, #2
 8004496:	e0b6      	b.n	8004606 <HAL_TIM_ConfigClockSource+0x18a>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044d4:	d03e      	beq.n	8004554 <HAL_TIM_ConfigClockSource+0xd8>
 80044d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044da:	f200 8087 	bhi.w	80045ec <HAL_TIM_ConfigClockSource+0x170>
 80044de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e2:	f000 8086 	beq.w	80045f2 <HAL_TIM_ConfigClockSource+0x176>
 80044e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ea:	d87f      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 80044ec:	2b70      	cmp	r3, #112	; 0x70
 80044ee:	d01a      	beq.n	8004526 <HAL_TIM_ConfigClockSource+0xaa>
 80044f0:	2b70      	cmp	r3, #112	; 0x70
 80044f2:	d87b      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 80044f4:	2b60      	cmp	r3, #96	; 0x60
 80044f6:	d050      	beq.n	800459a <HAL_TIM_ConfigClockSource+0x11e>
 80044f8:	2b60      	cmp	r3, #96	; 0x60
 80044fa:	d877      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 80044fc:	2b50      	cmp	r3, #80	; 0x50
 80044fe:	d03c      	beq.n	800457a <HAL_TIM_ConfigClockSource+0xfe>
 8004500:	2b50      	cmp	r3, #80	; 0x50
 8004502:	d873      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 8004504:	2b40      	cmp	r3, #64	; 0x40
 8004506:	d058      	beq.n	80045ba <HAL_TIM_ConfigClockSource+0x13e>
 8004508:	2b40      	cmp	r3, #64	; 0x40
 800450a:	d86f      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 800450c:	2b30      	cmp	r3, #48	; 0x30
 800450e:	d064      	beq.n	80045da <HAL_TIM_ConfigClockSource+0x15e>
 8004510:	2b30      	cmp	r3, #48	; 0x30
 8004512:	d86b      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 8004514:	2b20      	cmp	r3, #32
 8004516:	d060      	beq.n	80045da <HAL_TIM_ConfigClockSource+0x15e>
 8004518:	2b20      	cmp	r3, #32
 800451a:	d867      	bhi.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
 800451c:	2b00      	cmp	r3, #0
 800451e:	d05c      	beq.n	80045da <HAL_TIM_ConfigClockSource+0x15e>
 8004520:	2b10      	cmp	r3, #16
 8004522:	d05a      	beq.n	80045da <HAL_TIM_ConfigClockSource+0x15e>
 8004524:	e062      	b.n	80045ec <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6818      	ldr	r0, [r3, #0]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	6899      	ldr	r1, [r3, #8]
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f000 f97f 	bl	8004838 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004548:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	609a      	str	r2, [r3, #8]
      break;
 8004552:	e04f      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6818      	ldr	r0, [r3, #0]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	6899      	ldr	r1, [r3, #8]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f000 f968 	bl	8004838 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689a      	ldr	r2, [r3, #8]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004576:	609a      	str	r2, [r3, #8]
      break;
 8004578:	e03c      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6818      	ldr	r0, [r3, #0]
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	6859      	ldr	r1, [r3, #4]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	461a      	mov	r2, r3
 8004588:	f000 f8dc 	bl	8004744 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2150      	movs	r1, #80	; 0x50
 8004592:	4618      	mov	r0, r3
 8004594:	f000 f935 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 8004598:	e02c      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	6859      	ldr	r1, [r3, #4]
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	461a      	mov	r2, r3
 80045a8:	f000 f8fb 	bl	80047a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2160      	movs	r1, #96	; 0x60
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 f925 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 80045b8:	e01c      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6818      	ldr	r0, [r3, #0]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	6859      	ldr	r1, [r3, #4]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	461a      	mov	r2, r3
 80045c8:	f000 f8bc 	bl	8004744 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2140      	movs	r1, #64	; 0x40
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 f915 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 80045d8:	e00c      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4619      	mov	r1, r3
 80045e4:	4610      	mov	r0, r2
 80045e6:	f000 f90c 	bl	8004802 <TIM_ITRx_SetConfig>
      break;
 80045ea:	e003      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	73fb      	strb	r3, [r7, #15]
      break;
 80045f0:	e000      	b.n	80045f4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80045f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004604:	7bfb      	ldrb	r3, [r7, #15]
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a40      	ldr	r2, [pc, #256]	; (8004724 <TIM_Base_SetConfig+0x114>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d013      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800462e:	d00f      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a3d      	ldr	r2, [pc, #244]	; (8004728 <TIM_Base_SetConfig+0x118>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d00b      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a3c      	ldr	r2, [pc, #240]	; (800472c <TIM_Base_SetConfig+0x11c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d007      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a3b      	ldr	r2, [pc, #236]	; (8004730 <TIM_Base_SetConfig+0x120>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d003      	beq.n	8004650 <TIM_Base_SetConfig+0x40>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a3a      	ldr	r2, [pc, #232]	; (8004734 <TIM_Base_SetConfig+0x124>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d108      	bne.n	8004662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	4313      	orrs	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a2f      	ldr	r2, [pc, #188]	; (8004724 <TIM_Base_SetConfig+0x114>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d01f      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004670:	d01b      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a2c      	ldr	r2, [pc, #176]	; (8004728 <TIM_Base_SetConfig+0x118>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d017      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a2b      	ldr	r2, [pc, #172]	; (800472c <TIM_Base_SetConfig+0x11c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d013      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a2a      	ldr	r2, [pc, #168]	; (8004730 <TIM_Base_SetConfig+0x120>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00f      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a29      	ldr	r2, [pc, #164]	; (8004734 <TIM_Base_SetConfig+0x124>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d00b      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a28      	ldr	r2, [pc, #160]	; (8004738 <TIM_Base_SetConfig+0x128>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d007      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a27      	ldr	r2, [pc, #156]	; (800473c <TIM_Base_SetConfig+0x12c>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d003      	beq.n	80046aa <TIM_Base_SetConfig+0x9a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a26      	ldr	r2, [pc, #152]	; (8004740 <TIM_Base_SetConfig+0x130>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d108      	bne.n	80046bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a10      	ldr	r2, [pc, #64]	; (8004724 <TIM_Base_SetConfig+0x114>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00f      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a12      	ldr	r2, [pc, #72]	; (8004734 <TIM_Base_SetConfig+0x124>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a11      	ldr	r2, [pc, #68]	; (8004738 <TIM_Base_SetConfig+0x128>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d007      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a10      	ldr	r2, [pc, #64]	; (800473c <TIM_Base_SetConfig+0x12c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_Base_SetConfig+0xf8>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a0f      	ldr	r2, [pc, #60]	; (8004740 <TIM_Base_SetConfig+0x130>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d103      	bne.n	8004710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	615a      	str	r2, [r3, #20]
}
 8004716:	bf00      	nop
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	40012c00 	.word	0x40012c00
 8004728:	40000400 	.word	0x40000400
 800472c:	40000800 	.word	0x40000800
 8004730:	40000c00 	.word	0x40000c00
 8004734:	40013400 	.word	0x40013400
 8004738:	40014000 	.word	0x40014000
 800473c:	40014400 	.word	0x40014400
 8004740:	40014800 	.word	0x40014800

08004744 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004744:	b480      	push	{r7}
 8004746:	b087      	sub	sp, #28
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	f023 0201 	bic.w	r2, r3, #1
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800476e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	4313      	orrs	r3, r2
 8004778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f023 030a 	bic.w	r3, r3, #10
 8004780:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	4313      	orrs	r3, r2
 8004788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	621a      	str	r2, [r3, #32]
}
 8004796:	bf00      	nop
 8004798:	371c      	adds	r7, #28
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b087      	sub	sp, #28
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	60f8      	str	r0, [r7, #12]
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	f023 0210 	bic.w	r2, r3, #16
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	031b      	lsls	r3, r3, #12
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	011b      	lsls	r3, r3, #4
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	621a      	str	r2, [r3, #32]
}
 80047f6:	bf00      	nop
 80047f8:	371c      	adds	r7, #28
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004802:	b480      	push	{r7}
 8004804:	b085      	sub	sp, #20
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004818:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4313      	orrs	r3, r2
 8004820:	f043 0307 	orr.w	r3, r3, #7
 8004824:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	609a      	str	r2, [r3, #8]
}
 800482c:	bf00      	nop
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004852:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	021a      	lsls	r2, r3, #8
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	431a      	orrs	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	4313      	orrs	r3, r2
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	609a      	str	r2, [r3, #8]
}
 800486c:	bf00      	nop
 800486e:	371c      	adds	r7, #28
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800488c:	2302      	movs	r3, #2
 800488e:	e068      	b.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a2e      	ldr	r2, [pc, #184]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d004      	beq.n	80048c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a2d      	ldr	r2, [pc, #180]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d108      	bne.n	80048d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80048ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1e      	ldr	r2, [pc, #120]	; (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d01d      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004902:	d018      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a1b      	ldr	r2, [pc, #108]	; (8004978 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d013      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a1a      	ldr	r2, [pc, #104]	; (800497c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00e      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a18      	ldr	r2, [pc, #96]	; (8004980 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d009      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a13      	ldr	r2, [pc, #76]	; (8004974 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d004      	beq.n	8004936 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a14      	ldr	r2, [pc, #80]	; (8004984 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d10c      	bne.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800493c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	4313      	orrs	r3, r2
 8004946:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	40012c00 	.word	0x40012c00
 8004974:	40013400 	.word	0x40013400
 8004978:	40000400 	.word	0x40000400
 800497c:	40000800 	.word	0x40000800
 8004980:	40000c00 	.word	0x40000c00
 8004984:	40014000 	.word	0x40014000

08004988 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e040      	b.n	8004a1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fd f87e 	bl	8001aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2224      	movs	r2, #36	; 0x24
 80049b4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0201 	bic.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f8c0 	bl	8004b4c <UART_SetConfig>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e022      	b.n	8004a1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fb6c 	bl	80050bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0201 	orr.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 fbf3 	bl	8005200 <UART_CheckIdleState>
 8004a1a:	4603      	mov	r3, r0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b08a      	sub	sp, #40	; 0x28
 8004a28:	af02      	add	r7, sp, #8
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	4613      	mov	r3, r2
 8004a32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a38:	2b20      	cmp	r3, #32
 8004a3a:	f040 8082 	bne.w	8004b42 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d002      	beq.n	8004a4a <HAL_UART_Transmit+0x26>
 8004a44:	88fb      	ldrh	r3, [r7, #6]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e07a      	b.n	8004b44 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_UART_Transmit+0x38>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e073      	b.n	8004b44 <HAL_UART_Transmit+0x120>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2221      	movs	r2, #33	; 0x21
 8004a70:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a72:	f7fd f911 	bl	8001c98 <HAL_GetTick>
 8004a76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	88fa      	ldrh	r2, [r7, #6]
 8004a7c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	88fa      	ldrh	r2, [r7, #6]
 8004a84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a90:	d108      	bne.n	8004aa4 <HAL_UART_Transmit+0x80>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d104      	bne.n	8004aa4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	61bb      	str	r3, [r7, #24]
 8004aa2:	e003      	b.n	8004aac <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004ab4:	e02d      	b.n	8004b12 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	9300      	str	r3, [sp, #0]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2200      	movs	r2, #0
 8004abe:	2180      	movs	r1, #128	; 0x80
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 fbe6 	bl	8005292 <UART_WaitOnFlagUntilTimeout>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e039      	b.n	8004b44 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10b      	bne.n	8004aee <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	881a      	ldrh	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ae2:	b292      	uxth	r2, r2
 8004ae4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	3302      	adds	r3, #2
 8004aea:	61bb      	str	r3, [r7, #24]
 8004aec:	e008      	b.n	8004b00 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	781a      	ldrb	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	b292      	uxth	r2, r2
 8004af8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	3301      	adds	r3, #1
 8004afe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1cb      	bne.n	8004ab6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	2200      	movs	r2, #0
 8004b26:	2140      	movs	r1, #64	; 0x40
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 fbb2 	bl	8005292 <UART_WaitOnFlagUntilTimeout>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e005      	b.n	8004b44 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e000      	b.n	8004b44 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004b42:	2302      	movs	r3, #2
  }
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3720      	adds	r7, #32
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b50:	b08a      	sub	sp, #40	; 0x28
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	431a      	orrs	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	4ba4      	ldr	r3, [pc, #656]	; (8004e0c <UART_SetConfig+0x2c0>)
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	6812      	ldr	r2, [r2, #0]
 8004b82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b84:	430b      	orrs	r3, r1
 8004b86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a99      	ldr	r2, [pc, #612]	; (8004e10 <UART_SetConfig+0x2c4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d004      	beq.n	8004bb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a90      	ldr	r2, [pc, #576]	; (8004e14 <UART_SetConfig+0x2c8>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d126      	bne.n	8004c24 <UART_SetConfig+0xd8>
 8004bd6:	4b90      	ldr	r3, [pc, #576]	; (8004e18 <UART_SetConfig+0x2cc>)
 8004bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	2b03      	cmp	r3, #3
 8004be2:	d81b      	bhi.n	8004c1c <UART_SetConfig+0xd0>
 8004be4:	a201      	add	r2, pc, #4	; (adr r2, 8004bec <UART_SetConfig+0xa0>)
 8004be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bea:	bf00      	nop
 8004bec:	08004bfd 	.word	0x08004bfd
 8004bf0:	08004c0d 	.word	0x08004c0d
 8004bf4:	08004c05 	.word	0x08004c05
 8004bf8:	08004c15 	.word	0x08004c15
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c02:	e116      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c04:	2302      	movs	r3, #2
 8004c06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c0a:	e112      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c0c:	2304      	movs	r3, #4
 8004c0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c12:	e10e      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c14:	2308      	movs	r3, #8
 8004c16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c1a:	e10a      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c1c:	2310      	movs	r3, #16
 8004c1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c22:	e106      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a7c      	ldr	r2, [pc, #496]	; (8004e1c <UART_SetConfig+0x2d0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d138      	bne.n	8004ca0 <UART_SetConfig+0x154>
 8004c2e:	4b7a      	ldr	r3, [pc, #488]	; (8004e18 <UART_SetConfig+0x2cc>)
 8004c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c34:	f003 030c 	and.w	r3, r3, #12
 8004c38:	2b0c      	cmp	r3, #12
 8004c3a:	d82d      	bhi.n	8004c98 <UART_SetConfig+0x14c>
 8004c3c:	a201      	add	r2, pc, #4	; (adr r2, 8004c44 <UART_SetConfig+0xf8>)
 8004c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c42:	bf00      	nop
 8004c44:	08004c79 	.word	0x08004c79
 8004c48:	08004c99 	.word	0x08004c99
 8004c4c:	08004c99 	.word	0x08004c99
 8004c50:	08004c99 	.word	0x08004c99
 8004c54:	08004c89 	.word	0x08004c89
 8004c58:	08004c99 	.word	0x08004c99
 8004c5c:	08004c99 	.word	0x08004c99
 8004c60:	08004c99 	.word	0x08004c99
 8004c64:	08004c81 	.word	0x08004c81
 8004c68:	08004c99 	.word	0x08004c99
 8004c6c:	08004c99 	.word	0x08004c99
 8004c70:	08004c99 	.word	0x08004c99
 8004c74:	08004c91 	.word	0x08004c91
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c7e:	e0d8      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c80:	2302      	movs	r3, #2
 8004c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c86:	e0d4      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c88:	2304      	movs	r3, #4
 8004c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c8e:	e0d0      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c90:	2308      	movs	r3, #8
 8004c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c96:	e0cc      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004c98:	2310      	movs	r3, #16
 8004c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c9e:	e0c8      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a5e      	ldr	r2, [pc, #376]	; (8004e20 <UART_SetConfig+0x2d4>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d125      	bne.n	8004cf6 <UART_SetConfig+0x1aa>
 8004caa:	4b5b      	ldr	r3, [pc, #364]	; (8004e18 <UART_SetConfig+0x2cc>)
 8004cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004cb4:	2b30      	cmp	r3, #48	; 0x30
 8004cb6:	d016      	beq.n	8004ce6 <UART_SetConfig+0x19a>
 8004cb8:	2b30      	cmp	r3, #48	; 0x30
 8004cba:	d818      	bhi.n	8004cee <UART_SetConfig+0x1a2>
 8004cbc:	2b20      	cmp	r3, #32
 8004cbe:	d00a      	beq.n	8004cd6 <UART_SetConfig+0x18a>
 8004cc0:	2b20      	cmp	r3, #32
 8004cc2:	d814      	bhi.n	8004cee <UART_SetConfig+0x1a2>
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <UART_SetConfig+0x182>
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	d008      	beq.n	8004cde <UART_SetConfig+0x192>
 8004ccc:	e00f      	b.n	8004cee <UART_SetConfig+0x1a2>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cd4:	e0ad      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cdc:	e0a9      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004cde:	2304      	movs	r3, #4
 8004ce0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ce4:	e0a5      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004ce6:	2308      	movs	r3, #8
 8004ce8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cec:	e0a1      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004cee:	2310      	movs	r3, #16
 8004cf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cf4:	e09d      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a4a      	ldr	r2, [pc, #296]	; (8004e24 <UART_SetConfig+0x2d8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d125      	bne.n	8004d4c <UART_SetConfig+0x200>
 8004d00:	4b45      	ldr	r3, [pc, #276]	; (8004e18 <UART_SetConfig+0x2cc>)
 8004d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d0a:	2bc0      	cmp	r3, #192	; 0xc0
 8004d0c:	d016      	beq.n	8004d3c <UART_SetConfig+0x1f0>
 8004d0e:	2bc0      	cmp	r3, #192	; 0xc0
 8004d10:	d818      	bhi.n	8004d44 <UART_SetConfig+0x1f8>
 8004d12:	2b80      	cmp	r3, #128	; 0x80
 8004d14:	d00a      	beq.n	8004d2c <UART_SetConfig+0x1e0>
 8004d16:	2b80      	cmp	r3, #128	; 0x80
 8004d18:	d814      	bhi.n	8004d44 <UART_SetConfig+0x1f8>
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d002      	beq.n	8004d24 <UART_SetConfig+0x1d8>
 8004d1e:	2b40      	cmp	r3, #64	; 0x40
 8004d20:	d008      	beq.n	8004d34 <UART_SetConfig+0x1e8>
 8004d22:	e00f      	b.n	8004d44 <UART_SetConfig+0x1f8>
 8004d24:	2300      	movs	r3, #0
 8004d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2a:	e082      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d32:	e07e      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d34:	2304      	movs	r3, #4
 8004d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3a:	e07a      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d3c:	2308      	movs	r3, #8
 8004d3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d42:	e076      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d44:	2310      	movs	r3, #16
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d4a:	e072      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a35      	ldr	r2, [pc, #212]	; (8004e28 <UART_SetConfig+0x2dc>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d12a      	bne.n	8004dac <UART_SetConfig+0x260>
 8004d56:	4b30      	ldr	r3, [pc, #192]	; (8004e18 <UART_SetConfig+0x2cc>)
 8004d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d64:	d01a      	beq.n	8004d9c <UART_SetConfig+0x250>
 8004d66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d6a:	d81b      	bhi.n	8004da4 <UART_SetConfig+0x258>
 8004d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d70:	d00c      	beq.n	8004d8c <UART_SetConfig+0x240>
 8004d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d76:	d815      	bhi.n	8004da4 <UART_SetConfig+0x258>
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <UART_SetConfig+0x238>
 8004d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d80:	d008      	beq.n	8004d94 <UART_SetConfig+0x248>
 8004d82:	e00f      	b.n	8004da4 <UART_SetConfig+0x258>
 8004d84:	2300      	movs	r3, #0
 8004d86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d8a:	e052      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d92:	e04e      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d94:	2304      	movs	r3, #4
 8004d96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d9a:	e04a      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004d9c:	2308      	movs	r3, #8
 8004d9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004da2:	e046      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004da4:	2310      	movs	r3, #16
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004daa:	e042      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a17      	ldr	r2, [pc, #92]	; (8004e10 <UART_SetConfig+0x2c4>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d13a      	bne.n	8004e2c <UART_SetConfig+0x2e0>
 8004db6:	4b18      	ldr	r3, [pc, #96]	; (8004e18 <UART_SetConfig+0x2cc>)
 8004db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dbc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004dc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004dc4:	d01a      	beq.n	8004dfc <UART_SetConfig+0x2b0>
 8004dc6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004dca:	d81b      	bhi.n	8004e04 <UART_SetConfig+0x2b8>
 8004dcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dd0:	d00c      	beq.n	8004dec <UART_SetConfig+0x2a0>
 8004dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dd6:	d815      	bhi.n	8004e04 <UART_SetConfig+0x2b8>
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d003      	beq.n	8004de4 <UART_SetConfig+0x298>
 8004ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004de0:	d008      	beq.n	8004df4 <UART_SetConfig+0x2a8>
 8004de2:	e00f      	b.n	8004e04 <UART_SetConfig+0x2b8>
 8004de4:	2300      	movs	r3, #0
 8004de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dea:	e022      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004dec:	2302      	movs	r3, #2
 8004dee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004df2:	e01e      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004df4:	2304      	movs	r3, #4
 8004df6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dfa:	e01a      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004dfc:	2308      	movs	r3, #8
 8004dfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e02:	e016      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004e04:	2310      	movs	r3, #16
 8004e06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e0a:	e012      	b.n	8004e32 <UART_SetConfig+0x2e6>
 8004e0c:	efff69f3 	.word	0xefff69f3
 8004e10:	40008000 	.word	0x40008000
 8004e14:	40013800 	.word	0x40013800
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	40004400 	.word	0x40004400
 8004e20:	40004800 	.word	0x40004800
 8004e24:	40004c00 	.word	0x40004c00
 8004e28:	40005000 	.word	0x40005000
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a9f      	ldr	r2, [pc, #636]	; (80050b4 <UART_SetConfig+0x568>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d17a      	bne.n	8004f32 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d824      	bhi.n	8004e8e <UART_SetConfig+0x342>
 8004e44:	a201      	add	r2, pc, #4	; (adr r2, 8004e4c <UART_SetConfig+0x300>)
 8004e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e4a:	bf00      	nop
 8004e4c:	08004e71 	.word	0x08004e71
 8004e50:	08004e8f 	.word	0x08004e8f
 8004e54:	08004e79 	.word	0x08004e79
 8004e58:	08004e8f 	.word	0x08004e8f
 8004e5c:	08004e7f 	.word	0x08004e7f
 8004e60:	08004e8f 	.word	0x08004e8f
 8004e64:	08004e8f 	.word	0x08004e8f
 8004e68:	08004e8f 	.word	0x08004e8f
 8004e6c:	08004e87 	.word	0x08004e87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e70:	f7fe fcfc 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 8004e74:	61f8      	str	r0, [r7, #28]
        break;
 8004e76:	e010      	b.n	8004e9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e78:	4b8f      	ldr	r3, [pc, #572]	; (80050b8 <UART_SetConfig+0x56c>)
 8004e7a:	61fb      	str	r3, [r7, #28]
        break;
 8004e7c:	e00d      	b.n	8004e9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e7e:	f7fe fc5d 	bl	800373c <HAL_RCC_GetSysClockFreq>
 8004e82:	61f8      	str	r0, [r7, #28]
        break;
 8004e84:	e009      	b.n	8004e9a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e8a:	61fb      	str	r3, [r7, #28]
        break;
 8004e8c:	e005      	b.n	8004e9a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004e98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f000 80fb 	beq.w	8005098 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	4413      	add	r3, r2
 8004eac:	69fa      	ldr	r2, [r7, #28]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d305      	bcc.n	8004ebe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004eb8:	69fa      	ldr	r2, [r7, #28]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d903      	bls.n	8004ec6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ec4:	e0e8      	b.n	8005098 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	461c      	mov	r4, r3
 8004ecc:	4615      	mov	r5, r2
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	f04f 0300 	mov.w	r3, #0
 8004ed6:	022b      	lsls	r3, r5, #8
 8004ed8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004edc:	0222      	lsls	r2, r4, #8
 8004ede:	68f9      	ldr	r1, [r7, #12]
 8004ee0:	6849      	ldr	r1, [r1, #4]
 8004ee2:	0849      	lsrs	r1, r1, #1
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	4688      	mov	r8, r1
 8004ee8:	4681      	mov	r9, r0
 8004eea:	eb12 0a08 	adds.w	sl, r2, r8
 8004eee:	eb43 0b09 	adc.w	fp, r3, r9
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	603b      	str	r3, [r7, #0]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f00:	4650      	mov	r0, sl
 8004f02:	4659      	mov	r1, fp
 8004f04:	f7fb fe50 	bl	8000ba8 <__aeabi_uldivmod>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f16:	d308      	bcc.n	8004f2a <UART_SetConfig+0x3de>
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f1e:	d204      	bcs.n	8004f2a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	60da      	str	r2, [r3, #12]
 8004f28:	e0b6      	b.n	8005098 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f30:	e0b2      	b.n	8005098 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f3a:	d15e      	bne.n	8004ffa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004f3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d828      	bhi.n	8004f96 <UART_SetConfig+0x44a>
 8004f44:	a201      	add	r2, pc, #4	; (adr r2, 8004f4c <UART_SetConfig+0x400>)
 8004f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4a:	bf00      	nop
 8004f4c:	08004f71 	.word	0x08004f71
 8004f50:	08004f79 	.word	0x08004f79
 8004f54:	08004f81 	.word	0x08004f81
 8004f58:	08004f97 	.word	0x08004f97
 8004f5c:	08004f87 	.word	0x08004f87
 8004f60:	08004f97 	.word	0x08004f97
 8004f64:	08004f97 	.word	0x08004f97
 8004f68:	08004f97 	.word	0x08004f97
 8004f6c:	08004f8f 	.word	0x08004f8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f70:	f7fe fc7c 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 8004f74:	61f8      	str	r0, [r7, #28]
        break;
 8004f76:	e014      	b.n	8004fa2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f78:	f7fe fc8e 	bl	8003898 <HAL_RCC_GetPCLK2Freq>
 8004f7c:	61f8      	str	r0, [r7, #28]
        break;
 8004f7e:	e010      	b.n	8004fa2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f80:	4b4d      	ldr	r3, [pc, #308]	; (80050b8 <UART_SetConfig+0x56c>)
 8004f82:	61fb      	str	r3, [r7, #28]
        break;
 8004f84:	e00d      	b.n	8004fa2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f86:	f7fe fbd9 	bl	800373c <HAL_RCC_GetSysClockFreq>
 8004f8a:	61f8      	str	r0, [r7, #28]
        break;
 8004f8c:	e009      	b.n	8004fa2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f92:	61fb      	str	r3, [r7, #28]
        break;
 8004f94:	e005      	b.n	8004fa2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004f96:	2300      	movs	r3, #0
 8004f98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fa0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d077      	beq.n	8005098 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	005a      	lsls	r2, r3, #1
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	085b      	lsrs	r3, r3, #1
 8004fb2:	441a      	add	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fbc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	2b0f      	cmp	r3, #15
 8004fc2:	d916      	bls.n	8004ff2 <UART_SetConfig+0x4a6>
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fca:	d212      	bcs.n	8004ff2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	f023 030f 	bic.w	r3, r3, #15
 8004fd4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	085b      	lsrs	r3, r3, #1
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	f003 0307 	and.w	r3, r3, #7
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	8afb      	ldrh	r3, [r7, #22]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	8afa      	ldrh	r2, [r7, #22]
 8004fee:	60da      	str	r2, [r3, #12]
 8004ff0:	e052      	b.n	8005098 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ff8:	e04e      	b.n	8005098 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ffa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ffe:	2b08      	cmp	r3, #8
 8005000:	d827      	bhi.n	8005052 <UART_SetConfig+0x506>
 8005002:	a201      	add	r2, pc, #4	; (adr r2, 8005008 <UART_SetConfig+0x4bc>)
 8005004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005008:	0800502d 	.word	0x0800502d
 800500c:	08005035 	.word	0x08005035
 8005010:	0800503d 	.word	0x0800503d
 8005014:	08005053 	.word	0x08005053
 8005018:	08005043 	.word	0x08005043
 800501c:	08005053 	.word	0x08005053
 8005020:	08005053 	.word	0x08005053
 8005024:	08005053 	.word	0x08005053
 8005028:	0800504b 	.word	0x0800504b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800502c:	f7fe fc1e 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 8005030:	61f8      	str	r0, [r7, #28]
        break;
 8005032:	e014      	b.n	800505e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005034:	f7fe fc30 	bl	8003898 <HAL_RCC_GetPCLK2Freq>
 8005038:	61f8      	str	r0, [r7, #28]
        break;
 800503a:	e010      	b.n	800505e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800503c:	4b1e      	ldr	r3, [pc, #120]	; (80050b8 <UART_SetConfig+0x56c>)
 800503e:	61fb      	str	r3, [r7, #28]
        break;
 8005040:	e00d      	b.n	800505e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005042:	f7fe fb7b 	bl	800373c <HAL_RCC_GetSysClockFreq>
 8005046:	61f8      	str	r0, [r7, #28]
        break;
 8005048:	e009      	b.n	800505e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800504a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800504e:	61fb      	str	r3, [r7, #28]
        break;
 8005050:	e005      	b.n	800505e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800505c:	bf00      	nop
    }

    if (pclk != 0U)
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d019      	beq.n	8005098 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	085a      	lsrs	r2, r3, #1
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	441a      	add	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	fbb2 f3f3 	udiv	r3, r2, r3
 8005076:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	2b0f      	cmp	r3, #15
 800507c:	d909      	bls.n	8005092 <UART_SetConfig+0x546>
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005084:	d205      	bcs.n	8005092 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	60da      	str	r2, [r3, #12]
 8005090:	e002      	b.n	8005098 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80050a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3728      	adds	r7, #40	; 0x28
 80050ac:	46bd      	mov	sp, r7
 80050ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050b2:	bf00      	nop
 80050b4:	40008000 	.word	0x40008000
 80050b8:	00f42400 	.word	0x00f42400

080050bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00a      	beq.n	80050e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	f003 0304 	and.w	r3, r3, #4
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	f003 0308 	and.w	r3, r3, #8
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00a      	beq.n	800514c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005150:	f003 0310 	and.w	r3, r3, #16
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00a      	beq.n	800516e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005172:	f003 0320 	and.w	r3, r3, #32
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00a      	beq.n	8005190 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005198:	2b00      	cmp	r3, #0
 800519a:	d01a      	beq.n	80051d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051ba:	d10a      	bne.n	80051d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	605a      	str	r2, [r3, #4]
  }
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af02      	add	r7, sp, #8
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005210:	f7fc fd42 	bl	8001c98 <HAL_GetTick>
 8005214:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b08      	cmp	r3, #8
 8005222:	d10e      	bne.n	8005242 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005224:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f82d 	bl	8005292 <UART_WaitOnFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e023      	b.n	800528a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0304 	and.w	r3, r3, #4
 800524c:	2b04      	cmp	r3, #4
 800524e:	d10e      	bne.n	800526e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005250:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f817 	bl	8005292 <UART_WaitOnFlagUntilTimeout>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e00d      	b.n	800528a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2220      	movs	r2, #32
 8005272:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2220      	movs	r2, #32
 8005278:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b09c      	sub	sp, #112	; 0x70
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052a2:	e0a5      	b.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052aa:	f000 80a1 	beq.w	80053f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ae:	f7fc fcf3 	bl	8001c98 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d302      	bcc.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80052be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d13e      	bne.n	8005342 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052cc:	e853 3f00 	ldrex	r3, [r3]
 80052d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80052d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80052d8:	667b      	str	r3, [r7, #100]	; 0x64
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	461a      	mov	r2, r3
 80052e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052e4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80052e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80052ea:	e841 2300 	strex	r3, r2, [r1]
 80052ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80052f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1e6      	bne.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	3308      	adds	r3, #8
 80052fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005300:	e853 3f00 	ldrex	r3, [r3]
 8005304:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005308:	f023 0301 	bic.w	r3, r3, #1
 800530c:	663b      	str	r3, [r7, #96]	; 0x60
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3308      	adds	r3, #8
 8005314:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005316:	64ba      	str	r2, [r7, #72]	; 0x48
 8005318:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800531c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800531e:	e841 2300 	strex	r3, r2, [r1]
 8005322:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005324:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1e5      	bne.n	80052f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2220      	movs	r2, #32
 800532e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2220      	movs	r2, #32
 8005334:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e067      	b.n	8005412 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0304 	and.w	r3, r3, #4
 800534c:	2b00      	cmp	r3, #0
 800534e:	d04f      	beq.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800535a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800535e:	d147      	bne.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005368:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005372:	e853 3f00 	ldrex	r3, [r3]
 8005376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800537e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	461a      	mov	r2, r3
 8005386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005388:	637b      	str	r3, [r7, #52]	; 0x34
 800538a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800538e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005390:	e841 2300 	strex	r3, r2, [r1]
 8005394:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1e6      	bne.n	800536a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3308      	adds	r3, #8
 80053a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	e853 3f00 	ldrex	r3, [r3]
 80053aa:	613b      	str	r3, [r7, #16]
   return(result);
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	f023 0301 	bic.w	r3, r3, #1
 80053b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3308      	adds	r3, #8
 80053ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053bc:	623a      	str	r2, [r7, #32]
 80053be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c0:	69f9      	ldr	r1, [r7, #28]
 80053c2:	6a3a      	ldr	r2, [r7, #32]
 80053c4:	e841 2300 	strex	r3, r2, [r1]
 80053c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e5      	bne.n	800539c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2220      	movs	r2, #32
 80053da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2220      	movs	r2, #32
 80053e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e010      	b.n	8005412 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	69da      	ldr	r2, [r3, #28]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	4013      	ands	r3, r2
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	bf0c      	ite	eq
 8005400:	2301      	moveq	r3, #1
 8005402:	2300      	movne	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	429a      	cmp	r2, r3
 800540c:	f43f af4a 	beq.w	80052a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3770      	adds	r7, #112	; 0x70
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
	...

0800541c <__errno>:
 800541c:	4b01      	ldr	r3, [pc, #4]	; (8005424 <__errno+0x8>)
 800541e:	6818      	ldr	r0, [r3, #0]
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	2000000c 	.word	0x2000000c

08005428 <__libc_init_array>:
 8005428:	b570      	push	{r4, r5, r6, lr}
 800542a:	4d0d      	ldr	r5, [pc, #52]	; (8005460 <__libc_init_array+0x38>)
 800542c:	4c0d      	ldr	r4, [pc, #52]	; (8005464 <__libc_init_array+0x3c>)
 800542e:	1b64      	subs	r4, r4, r5
 8005430:	10a4      	asrs	r4, r4, #2
 8005432:	2600      	movs	r6, #0
 8005434:	42a6      	cmp	r6, r4
 8005436:	d109      	bne.n	800544c <__libc_init_array+0x24>
 8005438:	4d0b      	ldr	r5, [pc, #44]	; (8005468 <__libc_init_array+0x40>)
 800543a:	4c0c      	ldr	r4, [pc, #48]	; (800546c <__libc_init_array+0x44>)
 800543c:	f002 ff18 	bl	8008270 <_init>
 8005440:	1b64      	subs	r4, r4, r5
 8005442:	10a4      	asrs	r4, r4, #2
 8005444:	2600      	movs	r6, #0
 8005446:	42a6      	cmp	r6, r4
 8005448:	d105      	bne.n	8005456 <__libc_init_array+0x2e>
 800544a:	bd70      	pop	{r4, r5, r6, pc}
 800544c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005450:	4798      	blx	r3
 8005452:	3601      	adds	r6, #1
 8005454:	e7ee      	b.n	8005434 <__libc_init_array+0xc>
 8005456:	f855 3b04 	ldr.w	r3, [r5], #4
 800545a:	4798      	blx	r3
 800545c:	3601      	adds	r6, #1
 800545e:	e7f2      	b.n	8005446 <__libc_init_array+0x1e>
 8005460:	08008704 	.word	0x08008704
 8005464:	08008704 	.word	0x08008704
 8005468:	08008704 	.word	0x08008704
 800546c:	08008708 	.word	0x08008708

08005470 <memset>:
 8005470:	4402      	add	r2, r0
 8005472:	4603      	mov	r3, r0
 8005474:	4293      	cmp	r3, r2
 8005476:	d100      	bne.n	800547a <memset+0xa>
 8005478:	4770      	bx	lr
 800547a:	f803 1b01 	strb.w	r1, [r3], #1
 800547e:	e7f9      	b.n	8005474 <memset+0x4>

08005480 <__cvt>:
 8005480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005484:	ec55 4b10 	vmov	r4, r5, d0
 8005488:	2d00      	cmp	r5, #0
 800548a:	460e      	mov	r6, r1
 800548c:	4619      	mov	r1, r3
 800548e:	462b      	mov	r3, r5
 8005490:	bfbb      	ittet	lt
 8005492:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005496:	461d      	movlt	r5, r3
 8005498:	2300      	movge	r3, #0
 800549a:	232d      	movlt	r3, #45	; 0x2d
 800549c:	700b      	strb	r3, [r1, #0]
 800549e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80054a4:	4691      	mov	r9, r2
 80054a6:	f023 0820 	bic.w	r8, r3, #32
 80054aa:	bfbc      	itt	lt
 80054ac:	4622      	movlt	r2, r4
 80054ae:	4614      	movlt	r4, r2
 80054b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054b4:	d005      	beq.n	80054c2 <__cvt+0x42>
 80054b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80054ba:	d100      	bne.n	80054be <__cvt+0x3e>
 80054bc:	3601      	adds	r6, #1
 80054be:	2102      	movs	r1, #2
 80054c0:	e000      	b.n	80054c4 <__cvt+0x44>
 80054c2:	2103      	movs	r1, #3
 80054c4:	ab03      	add	r3, sp, #12
 80054c6:	9301      	str	r3, [sp, #4]
 80054c8:	ab02      	add	r3, sp, #8
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	ec45 4b10 	vmov	d0, r4, r5
 80054d0:	4653      	mov	r3, sl
 80054d2:	4632      	mov	r2, r6
 80054d4:	f000 fd00 	bl	8005ed8 <_dtoa_r>
 80054d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054dc:	4607      	mov	r7, r0
 80054de:	d102      	bne.n	80054e6 <__cvt+0x66>
 80054e0:	f019 0f01 	tst.w	r9, #1
 80054e4:	d022      	beq.n	800552c <__cvt+0xac>
 80054e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054ea:	eb07 0906 	add.w	r9, r7, r6
 80054ee:	d110      	bne.n	8005512 <__cvt+0x92>
 80054f0:	783b      	ldrb	r3, [r7, #0]
 80054f2:	2b30      	cmp	r3, #48	; 0x30
 80054f4:	d10a      	bne.n	800550c <__cvt+0x8c>
 80054f6:	2200      	movs	r2, #0
 80054f8:	2300      	movs	r3, #0
 80054fa:	4620      	mov	r0, r4
 80054fc:	4629      	mov	r1, r5
 80054fe:	f7fb fae3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005502:	b918      	cbnz	r0, 800550c <__cvt+0x8c>
 8005504:	f1c6 0601 	rsb	r6, r6, #1
 8005508:	f8ca 6000 	str.w	r6, [sl]
 800550c:	f8da 3000 	ldr.w	r3, [sl]
 8005510:	4499      	add	r9, r3
 8005512:	2200      	movs	r2, #0
 8005514:	2300      	movs	r3, #0
 8005516:	4620      	mov	r0, r4
 8005518:	4629      	mov	r1, r5
 800551a:	f7fb fad5 	bl	8000ac8 <__aeabi_dcmpeq>
 800551e:	b108      	cbz	r0, 8005524 <__cvt+0xa4>
 8005520:	f8cd 900c 	str.w	r9, [sp, #12]
 8005524:	2230      	movs	r2, #48	; 0x30
 8005526:	9b03      	ldr	r3, [sp, #12]
 8005528:	454b      	cmp	r3, r9
 800552a:	d307      	bcc.n	800553c <__cvt+0xbc>
 800552c:	9b03      	ldr	r3, [sp, #12]
 800552e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005530:	1bdb      	subs	r3, r3, r7
 8005532:	4638      	mov	r0, r7
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	b004      	add	sp, #16
 8005538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800553c:	1c59      	adds	r1, r3, #1
 800553e:	9103      	str	r1, [sp, #12]
 8005540:	701a      	strb	r2, [r3, #0]
 8005542:	e7f0      	b.n	8005526 <__cvt+0xa6>

08005544 <__exponent>:
 8005544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005546:	4603      	mov	r3, r0
 8005548:	2900      	cmp	r1, #0
 800554a:	bfb8      	it	lt
 800554c:	4249      	neglt	r1, r1
 800554e:	f803 2b02 	strb.w	r2, [r3], #2
 8005552:	bfb4      	ite	lt
 8005554:	222d      	movlt	r2, #45	; 0x2d
 8005556:	222b      	movge	r2, #43	; 0x2b
 8005558:	2909      	cmp	r1, #9
 800555a:	7042      	strb	r2, [r0, #1]
 800555c:	dd2a      	ble.n	80055b4 <__exponent+0x70>
 800555e:	f10d 0407 	add.w	r4, sp, #7
 8005562:	46a4      	mov	ip, r4
 8005564:	270a      	movs	r7, #10
 8005566:	46a6      	mov	lr, r4
 8005568:	460a      	mov	r2, r1
 800556a:	fb91 f6f7 	sdiv	r6, r1, r7
 800556e:	fb07 1516 	mls	r5, r7, r6, r1
 8005572:	3530      	adds	r5, #48	; 0x30
 8005574:	2a63      	cmp	r2, #99	; 0x63
 8005576:	f104 34ff 	add.w	r4, r4, #4294967295
 800557a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800557e:	4631      	mov	r1, r6
 8005580:	dcf1      	bgt.n	8005566 <__exponent+0x22>
 8005582:	3130      	adds	r1, #48	; 0x30
 8005584:	f1ae 0502 	sub.w	r5, lr, #2
 8005588:	f804 1c01 	strb.w	r1, [r4, #-1]
 800558c:	1c44      	adds	r4, r0, #1
 800558e:	4629      	mov	r1, r5
 8005590:	4561      	cmp	r1, ip
 8005592:	d30a      	bcc.n	80055aa <__exponent+0x66>
 8005594:	f10d 0209 	add.w	r2, sp, #9
 8005598:	eba2 020e 	sub.w	r2, r2, lr
 800559c:	4565      	cmp	r5, ip
 800559e:	bf88      	it	hi
 80055a0:	2200      	movhi	r2, #0
 80055a2:	4413      	add	r3, r2
 80055a4:	1a18      	subs	r0, r3, r0
 80055a6:	b003      	add	sp, #12
 80055a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80055b2:	e7ed      	b.n	8005590 <__exponent+0x4c>
 80055b4:	2330      	movs	r3, #48	; 0x30
 80055b6:	3130      	adds	r1, #48	; 0x30
 80055b8:	7083      	strb	r3, [r0, #2]
 80055ba:	70c1      	strb	r1, [r0, #3]
 80055bc:	1d03      	adds	r3, r0, #4
 80055be:	e7f1      	b.n	80055a4 <__exponent+0x60>

080055c0 <_printf_float>:
 80055c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c4:	ed2d 8b02 	vpush	{d8}
 80055c8:	b08d      	sub	sp, #52	; 0x34
 80055ca:	460c      	mov	r4, r1
 80055cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80055d0:	4616      	mov	r6, r2
 80055d2:	461f      	mov	r7, r3
 80055d4:	4605      	mov	r5, r0
 80055d6:	f001 fa6d 	bl	8006ab4 <_localeconv_r>
 80055da:	f8d0 a000 	ldr.w	sl, [r0]
 80055de:	4650      	mov	r0, sl
 80055e0:	f7fa fdf6 	bl	80001d0 <strlen>
 80055e4:	2300      	movs	r3, #0
 80055e6:	930a      	str	r3, [sp, #40]	; 0x28
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	9305      	str	r3, [sp, #20]
 80055ec:	f8d8 3000 	ldr.w	r3, [r8]
 80055f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055f4:	3307      	adds	r3, #7
 80055f6:	f023 0307 	bic.w	r3, r3, #7
 80055fa:	f103 0208 	add.w	r2, r3, #8
 80055fe:	f8c8 2000 	str.w	r2, [r8]
 8005602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005606:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800560a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800560e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005612:	9307      	str	r3, [sp, #28]
 8005614:	f8cd 8018 	str.w	r8, [sp, #24]
 8005618:	ee08 0a10 	vmov	s16, r0
 800561c:	4b9f      	ldr	r3, [pc, #636]	; (800589c <_printf_float+0x2dc>)
 800561e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005622:	f04f 32ff 	mov.w	r2, #4294967295
 8005626:	f7fb fa81 	bl	8000b2c <__aeabi_dcmpun>
 800562a:	bb88      	cbnz	r0, 8005690 <_printf_float+0xd0>
 800562c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005630:	4b9a      	ldr	r3, [pc, #616]	; (800589c <_printf_float+0x2dc>)
 8005632:	f04f 32ff 	mov.w	r2, #4294967295
 8005636:	f7fb fa5b 	bl	8000af0 <__aeabi_dcmple>
 800563a:	bb48      	cbnz	r0, 8005690 <_printf_float+0xd0>
 800563c:	2200      	movs	r2, #0
 800563e:	2300      	movs	r3, #0
 8005640:	4640      	mov	r0, r8
 8005642:	4649      	mov	r1, r9
 8005644:	f7fb fa4a 	bl	8000adc <__aeabi_dcmplt>
 8005648:	b110      	cbz	r0, 8005650 <_printf_float+0x90>
 800564a:	232d      	movs	r3, #45	; 0x2d
 800564c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005650:	4b93      	ldr	r3, [pc, #588]	; (80058a0 <_printf_float+0x2e0>)
 8005652:	4894      	ldr	r0, [pc, #592]	; (80058a4 <_printf_float+0x2e4>)
 8005654:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005658:	bf94      	ite	ls
 800565a:	4698      	movls	r8, r3
 800565c:	4680      	movhi	r8, r0
 800565e:	2303      	movs	r3, #3
 8005660:	6123      	str	r3, [r4, #16]
 8005662:	9b05      	ldr	r3, [sp, #20]
 8005664:	f023 0204 	bic.w	r2, r3, #4
 8005668:	6022      	str	r2, [r4, #0]
 800566a:	f04f 0900 	mov.w	r9, #0
 800566e:	9700      	str	r7, [sp, #0]
 8005670:	4633      	mov	r3, r6
 8005672:	aa0b      	add	r2, sp, #44	; 0x2c
 8005674:	4621      	mov	r1, r4
 8005676:	4628      	mov	r0, r5
 8005678:	f000 f9d8 	bl	8005a2c <_printf_common>
 800567c:	3001      	adds	r0, #1
 800567e:	f040 8090 	bne.w	80057a2 <_printf_float+0x1e2>
 8005682:	f04f 30ff 	mov.w	r0, #4294967295
 8005686:	b00d      	add	sp, #52	; 0x34
 8005688:	ecbd 8b02 	vpop	{d8}
 800568c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005690:	4642      	mov	r2, r8
 8005692:	464b      	mov	r3, r9
 8005694:	4640      	mov	r0, r8
 8005696:	4649      	mov	r1, r9
 8005698:	f7fb fa48 	bl	8000b2c <__aeabi_dcmpun>
 800569c:	b140      	cbz	r0, 80056b0 <_printf_float+0xf0>
 800569e:	464b      	mov	r3, r9
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	bfbc      	itt	lt
 80056a4:	232d      	movlt	r3, #45	; 0x2d
 80056a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80056aa:	487f      	ldr	r0, [pc, #508]	; (80058a8 <_printf_float+0x2e8>)
 80056ac:	4b7f      	ldr	r3, [pc, #508]	; (80058ac <_printf_float+0x2ec>)
 80056ae:	e7d1      	b.n	8005654 <_printf_float+0x94>
 80056b0:	6863      	ldr	r3, [r4, #4]
 80056b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80056b6:	9206      	str	r2, [sp, #24]
 80056b8:	1c5a      	adds	r2, r3, #1
 80056ba:	d13f      	bne.n	800573c <_printf_float+0x17c>
 80056bc:	2306      	movs	r3, #6
 80056be:	6063      	str	r3, [r4, #4]
 80056c0:	9b05      	ldr	r3, [sp, #20]
 80056c2:	6861      	ldr	r1, [r4, #4]
 80056c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80056c8:	2300      	movs	r3, #0
 80056ca:	9303      	str	r3, [sp, #12]
 80056cc:	ab0a      	add	r3, sp, #40	; 0x28
 80056ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80056d2:	ab09      	add	r3, sp, #36	; 0x24
 80056d4:	ec49 8b10 	vmov	d0, r8, r9
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	6022      	str	r2, [r4, #0]
 80056dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056e0:	4628      	mov	r0, r5
 80056e2:	f7ff fecd 	bl	8005480 <__cvt>
 80056e6:	9b06      	ldr	r3, [sp, #24]
 80056e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056ea:	2b47      	cmp	r3, #71	; 0x47
 80056ec:	4680      	mov	r8, r0
 80056ee:	d108      	bne.n	8005702 <_printf_float+0x142>
 80056f0:	1cc8      	adds	r0, r1, #3
 80056f2:	db02      	blt.n	80056fa <_printf_float+0x13a>
 80056f4:	6863      	ldr	r3, [r4, #4]
 80056f6:	4299      	cmp	r1, r3
 80056f8:	dd41      	ble.n	800577e <_printf_float+0x1be>
 80056fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80056fe:	fa5f fb8b 	uxtb.w	fp, fp
 8005702:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005706:	d820      	bhi.n	800574a <_printf_float+0x18a>
 8005708:	3901      	subs	r1, #1
 800570a:	465a      	mov	r2, fp
 800570c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005710:	9109      	str	r1, [sp, #36]	; 0x24
 8005712:	f7ff ff17 	bl	8005544 <__exponent>
 8005716:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005718:	1813      	adds	r3, r2, r0
 800571a:	2a01      	cmp	r2, #1
 800571c:	4681      	mov	r9, r0
 800571e:	6123      	str	r3, [r4, #16]
 8005720:	dc02      	bgt.n	8005728 <_printf_float+0x168>
 8005722:	6822      	ldr	r2, [r4, #0]
 8005724:	07d2      	lsls	r2, r2, #31
 8005726:	d501      	bpl.n	800572c <_printf_float+0x16c>
 8005728:	3301      	adds	r3, #1
 800572a:	6123      	str	r3, [r4, #16]
 800572c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005730:	2b00      	cmp	r3, #0
 8005732:	d09c      	beq.n	800566e <_printf_float+0xae>
 8005734:	232d      	movs	r3, #45	; 0x2d
 8005736:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800573a:	e798      	b.n	800566e <_printf_float+0xae>
 800573c:	9a06      	ldr	r2, [sp, #24]
 800573e:	2a47      	cmp	r2, #71	; 0x47
 8005740:	d1be      	bne.n	80056c0 <_printf_float+0x100>
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1bc      	bne.n	80056c0 <_printf_float+0x100>
 8005746:	2301      	movs	r3, #1
 8005748:	e7b9      	b.n	80056be <_printf_float+0xfe>
 800574a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800574e:	d118      	bne.n	8005782 <_printf_float+0x1c2>
 8005750:	2900      	cmp	r1, #0
 8005752:	6863      	ldr	r3, [r4, #4]
 8005754:	dd0b      	ble.n	800576e <_printf_float+0x1ae>
 8005756:	6121      	str	r1, [r4, #16]
 8005758:	b913      	cbnz	r3, 8005760 <_printf_float+0x1a0>
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	07d0      	lsls	r0, r2, #31
 800575e:	d502      	bpl.n	8005766 <_printf_float+0x1a6>
 8005760:	3301      	adds	r3, #1
 8005762:	440b      	add	r3, r1
 8005764:	6123      	str	r3, [r4, #16]
 8005766:	65a1      	str	r1, [r4, #88]	; 0x58
 8005768:	f04f 0900 	mov.w	r9, #0
 800576c:	e7de      	b.n	800572c <_printf_float+0x16c>
 800576e:	b913      	cbnz	r3, 8005776 <_printf_float+0x1b6>
 8005770:	6822      	ldr	r2, [r4, #0]
 8005772:	07d2      	lsls	r2, r2, #31
 8005774:	d501      	bpl.n	800577a <_printf_float+0x1ba>
 8005776:	3302      	adds	r3, #2
 8005778:	e7f4      	b.n	8005764 <_printf_float+0x1a4>
 800577a:	2301      	movs	r3, #1
 800577c:	e7f2      	b.n	8005764 <_printf_float+0x1a4>
 800577e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005784:	4299      	cmp	r1, r3
 8005786:	db05      	blt.n	8005794 <_printf_float+0x1d4>
 8005788:	6823      	ldr	r3, [r4, #0]
 800578a:	6121      	str	r1, [r4, #16]
 800578c:	07d8      	lsls	r0, r3, #31
 800578e:	d5ea      	bpl.n	8005766 <_printf_float+0x1a6>
 8005790:	1c4b      	adds	r3, r1, #1
 8005792:	e7e7      	b.n	8005764 <_printf_float+0x1a4>
 8005794:	2900      	cmp	r1, #0
 8005796:	bfd4      	ite	le
 8005798:	f1c1 0202 	rsble	r2, r1, #2
 800579c:	2201      	movgt	r2, #1
 800579e:	4413      	add	r3, r2
 80057a0:	e7e0      	b.n	8005764 <_printf_float+0x1a4>
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	055a      	lsls	r2, r3, #21
 80057a6:	d407      	bmi.n	80057b8 <_printf_float+0x1f8>
 80057a8:	6923      	ldr	r3, [r4, #16]
 80057aa:	4642      	mov	r2, r8
 80057ac:	4631      	mov	r1, r6
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b8      	blx	r7
 80057b2:	3001      	adds	r0, #1
 80057b4:	d12c      	bne.n	8005810 <_printf_float+0x250>
 80057b6:	e764      	b.n	8005682 <_printf_float+0xc2>
 80057b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80057bc:	f240 80e0 	bls.w	8005980 <_printf_float+0x3c0>
 80057c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057c4:	2200      	movs	r2, #0
 80057c6:	2300      	movs	r3, #0
 80057c8:	f7fb f97e 	bl	8000ac8 <__aeabi_dcmpeq>
 80057cc:	2800      	cmp	r0, #0
 80057ce:	d034      	beq.n	800583a <_printf_float+0x27a>
 80057d0:	4a37      	ldr	r2, [pc, #220]	; (80058b0 <_printf_float+0x2f0>)
 80057d2:	2301      	movs	r3, #1
 80057d4:	4631      	mov	r1, r6
 80057d6:	4628      	mov	r0, r5
 80057d8:	47b8      	blx	r7
 80057da:	3001      	adds	r0, #1
 80057dc:	f43f af51 	beq.w	8005682 <_printf_float+0xc2>
 80057e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057e4:	429a      	cmp	r2, r3
 80057e6:	db02      	blt.n	80057ee <_printf_float+0x22e>
 80057e8:	6823      	ldr	r3, [r4, #0]
 80057ea:	07d8      	lsls	r0, r3, #31
 80057ec:	d510      	bpl.n	8005810 <_printf_float+0x250>
 80057ee:	ee18 3a10 	vmov	r3, s16
 80057f2:	4652      	mov	r2, sl
 80057f4:	4631      	mov	r1, r6
 80057f6:	4628      	mov	r0, r5
 80057f8:	47b8      	blx	r7
 80057fa:	3001      	adds	r0, #1
 80057fc:	f43f af41 	beq.w	8005682 <_printf_float+0xc2>
 8005800:	f04f 0800 	mov.w	r8, #0
 8005804:	f104 091a 	add.w	r9, r4, #26
 8005808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800580a:	3b01      	subs	r3, #1
 800580c:	4543      	cmp	r3, r8
 800580e:	dc09      	bgt.n	8005824 <_printf_float+0x264>
 8005810:	6823      	ldr	r3, [r4, #0]
 8005812:	079b      	lsls	r3, r3, #30
 8005814:	f100 8105 	bmi.w	8005a22 <_printf_float+0x462>
 8005818:	68e0      	ldr	r0, [r4, #12]
 800581a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800581c:	4298      	cmp	r0, r3
 800581e:	bfb8      	it	lt
 8005820:	4618      	movlt	r0, r3
 8005822:	e730      	b.n	8005686 <_printf_float+0xc6>
 8005824:	2301      	movs	r3, #1
 8005826:	464a      	mov	r2, r9
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	47b8      	blx	r7
 800582e:	3001      	adds	r0, #1
 8005830:	f43f af27 	beq.w	8005682 <_printf_float+0xc2>
 8005834:	f108 0801 	add.w	r8, r8, #1
 8005838:	e7e6      	b.n	8005808 <_printf_float+0x248>
 800583a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583c:	2b00      	cmp	r3, #0
 800583e:	dc39      	bgt.n	80058b4 <_printf_float+0x2f4>
 8005840:	4a1b      	ldr	r2, [pc, #108]	; (80058b0 <_printf_float+0x2f0>)
 8005842:	2301      	movs	r3, #1
 8005844:	4631      	mov	r1, r6
 8005846:	4628      	mov	r0, r5
 8005848:	47b8      	blx	r7
 800584a:	3001      	adds	r0, #1
 800584c:	f43f af19 	beq.w	8005682 <_printf_float+0xc2>
 8005850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005854:	4313      	orrs	r3, r2
 8005856:	d102      	bne.n	800585e <_printf_float+0x29e>
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	07d9      	lsls	r1, r3, #31
 800585c:	d5d8      	bpl.n	8005810 <_printf_float+0x250>
 800585e:	ee18 3a10 	vmov	r3, s16
 8005862:	4652      	mov	r2, sl
 8005864:	4631      	mov	r1, r6
 8005866:	4628      	mov	r0, r5
 8005868:	47b8      	blx	r7
 800586a:	3001      	adds	r0, #1
 800586c:	f43f af09 	beq.w	8005682 <_printf_float+0xc2>
 8005870:	f04f 0900 	mov.w	r9, #0
 8005874:	f104 0a1a 	add.w	sl, r4, #26
 8005878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800587a:	425b      	negs	r3, r3
 800587c:	454b      	cmp	r3, r9
 800587e:	dc01      	bgt.n	8005884 <_printf_float+0x2c4>
 8005880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005882:	e792      	b.n	80057aa <_printf_float+0x1ea>
 8005884:	2301      	movs	r3, #1
 8005886:	4652      	mov	r2, sl
 8005888:	4631      	mov	r1, r6
 800588a:	4628      	mov	r0, r5
 800588c:	47b8      	blx	r7
 800588e:	3001      	adds	r0, #1
 8005890:	f43f aef7 	beq.w	8005682 <_printf_float+0xc2>
 8005894:	f109 0901 	add.w	r9, r9, #1
 8005898:	e7ee      	b.n	8005878 <_printf_float+0x2b8>
 800589a:	bf00      	nop
 800589c:	7fefffff 	.word	0x7fefffff
 80058a0:	08008324 	.word	0x08008324
 80058a4:	08008328 	.word	0x08008328
 80058a8:	08008330 	.word	0x08008330
 80058ac:	0800832c 	.word	0x0800832c
 80058b0:	08008334 	.word	0x08008334
 80058b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058b8:	429a      	cmp	r2, r3
 80058ba:	bfa8      	it	ge
 80058bc:	461a      	movge	r2, r3
 80058be:	2a00      	cmp	r2, #0
 80058c0:	4691      	mov	r9, r2
 80058c2:	dc37      	bgt.n	8005934 <_printf_float+0x374>
 80058c4:	f04f 0b00 	mov.w	fp, #0
 80058c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058cc:	f104 021a 	add.w	r2, r4, #26
 80058d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058d2:	9305      	str	r3, [sp, #20]
 80058d4:	eba3 0309 	sub.w	r3, r3, r9
 80058d8:	455b      	cmp	r3, fp
 80058da:	dc33      	bgt.n	8005944 <_printf_float+0x384>
 80058dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058e0:	429a      	cmp	r2, r3
 80058e2:	db3b      	blt.n	800595c <_printf_float+0x39c>
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	07da      	lsls	r2, r3, #31
 80058e8:	d438      	bmi.n	800595c <_printf_float+0x39c>
 80058ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ec:	9a05      	ldr	r2, [sp, #20]
 80058ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058f0:	1a9a      	subs	r2, r3, r2
 80058f2:	eba3 0901 	sub.w	r9, r3, r1
 80058f6:	4591      	cmp	r9, r2
 80058f8:	bfa8      	it	ge
 80058fa:	4691      	movge	r9, r2
 80058fc:	f1b9 0f00 	cmp.w	r9, #0
 8005900:	dc35      	bgt.n	800596e <_printf_float+0x3ae>
 8005902:	f04f 0800 	mov.w	r8, #0
 8005906:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800590a:	f104 0a1a 	add.w	sl, r4, #26
 800590e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005912:	1a9b      	subs	r3, r3, r2
 8005914:	eba3 0309 	sub.w	r3, r3, r9
 8005918:	4543      	cmp	r3, r8
 800591a:	f77f af79 	ble.w	8005810 <_printf_float+0x250>
 800591e:	2301      	movs	r3, #1
 8005920:	4652      	mov	r2, sl
 8005922:	4631      	mov	r1, r6
 8005924:	4628      	mov	r0, r5
 8005926:	47b8      	blx	r7
 8005928:	3001      	adds	r0, #1
 800592a:	f43f aeaa 	beq.w	8005682 <_printf_float+0xc2>
 800592e:	f108 0801 	add.w	r8, r8, #1
 8005932:	e7ec      	b.n	800590e <_printf_float+0x34e>
 8005934:	4613      	mov	r3, r2
 8005936:	4631      	mov	r1, r6
 8005938:	4642      	mov	r2, r8
 800593a:	4628      	mov	r0, r5
 800593c:	47b8      	blx	r7
 800593e:	3001      	adds	r0, #1
 8005940:	d1c0      	bne.n	80058c4 <_printf_float+0x304>
 8005942:	e69e      	b.n	8005682 <_printf_float+0xc2>
 8005944:	2301      	movs	r3, #1
 8005946:	4631      	mov	r1, r6
 8005948:	4628      	mov	r0, r5
 800594a:	9205      	str	r2, [sp, #20]
 800594c:	47b8      	blx	r7
 800594e:	3001      	adds	r0, #1
 8005950:	f43f ae97 	beq.w	8005682 <_printf_float+0xc2>
 8005954:	9a05      	ldr	r2, [sp, #20]
 8005956:	f10b 0b01 	add.w	fp, fp, #1
 800595a:	e7b9      	b.n	80058d0 <_printf_float+0x310>
 800595c:	ee18 3a10 	vmov	r3, s16
 8005960:	4652      	mov	r2, sl
 8005962:	4631      	mov	r1, r6
 8005964:	4628      	mov	r0, r5
 8005966:	47b8      	blx	r7
 8005968:	3001      	adds	r0, #1
 800596a:	d1be      	bne.n	80058ea <_printf_float+0x32a>
 800596c:	e689      	b.n	8005682 <_printf_float+0xc2>
 800596e:	9a05      	ldr	r2, [sp, #20]
 8005970:	464b      	mov	r3, r9
 8005972:	4442      	add	r2, r8
 8005974:	4631      	mov	r1, r6
 8005976:	4628      	mov	r0, r5
 8005978:	47b8      	blx	r7
 800597a:	3001      	adds	r0, #1
 800597c:	d1c1      	bne.n	8005902 <_printf_float+0x342>
 800597e:	e680      	b.n	8005682 <_printf_float+0xc2>
 8005980:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005982:	2a01      	cmp	r2, #1
 8005984:	dc01      	bgt.n	800598a <_printf_float+0x3ca>
 8005986:	07db      	lsls	r3, r3, #31
 8005988:	d538      	bpl.n	80059fc <_printf_float+0x43c>
 800598a:	2301      	movs	r3, #1
 800598c:	4642      	mov	r2, r8
 800598e:	4631      	mov	r1, r6
 8005990:	4628      	mov	r0, r5
 8005992:	47b8      	blx	r7
 8005994:	3001      	adds	r0, #1
 8005996:	f43f ae74 	beq.w	8005682 <_printf_float+0xc2>
 800599a:	ee18 3a10 	vmov	r3, s16
 800599e:	4652      	mov	r2, sl
 80059a0:	4631      	mov	r1, r6
 80059a2:	4628      	mov	r0, r5
 80059a4:	47b8      	blx	r7
 80059a6:	3001      	adds	r0, #1
 80059a8:	f43f ae6b 	beq.w	8005682 <_printf_float+0xc2>
 80059ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059b0:	2200      	movs	r2, #0
 80059b2:	2300      	movs	r3, #0
 80059b4:	f7fb f888 	bl	8000ac8 <__aeabi_dcmpeq>
 80059b8:	b9d8      	cbnz	r0, 80059f2 <_printf_float+0x432>
 80059ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059bc:	f108 0201 	add.w	r2, r8, #1
 80059c0:	3b01      	subs	r3, #1
 80059c2:	4631      	mov	r1, r6
 80059c4:	4628      	mov	r0, r5
 80059c6:	47b8      	blx	r7
 80059c8:	3001      	adds	r0, #1
 80059ca:	d10e      	bne.n	80059ea <_printf_float+0x42a>
 80059cc:	e659      	b.n	8005682 <_printf_float+0xc2>
 80059ce:	2301      	movs	r3, #1
 80059d0:	4652      	mov	r2, sl
 80059d2:	4631      	mov	r1, r6
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	f43f ae52 	beq.w	8005682 <_printf_float+0xc2>
 80059de:	f108 0801 	add.w	r8, r8, #1
 80059e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e4:	3b01      	subs	r3, #1
 80059e6:	4543      	cmp	r3, r8
 80059e8:	dcf1      	bgt.n	80059ce <_printf_float+0x40e>
 80059ea:	464b      	mov	r3, r9
 80059ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059f0:	e6dc      	b.n	80057ac <_printf_float+0x1ec>
 80059f2:	f04f 0800 	mov.w	r8, #0
 80059f6:	f104 0a1a 	add.w	sl, r4, #26
 80059fa:	e7f2      	b.n	80059e2 <_printf_float+0x422>
 80059fc:	2301      	movs	r3, #1
 80059fe:	4642      	mov	r2, r8
 8005a00:	e7df      	b.n	80059c2 <_printf_float+0x402>
 8005a02:	2301      	movs	r3, #1
 8005a04:	464a      	mov	r2, r9
 8005a06:	4631      	mov	r1, r6
 8005a08:	4628      	mov	r0, r5
 8005a0a:	47b8      	blx	r7
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	f43f ae38 	beq.w	8005682 <_printf_float+0xc2>
 8005a12:	f108 0801 	add.w	r8, r8, #1
 8005a16:	68e3      	ldr	r3, [r4, #12]
 8005a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a1a:	1a5b      	subs	r3, r3, r1
 8005a1c:	4543      	cmp	r3, r8
 8005a1e:	dcf0      	bgt.n	8005a02 <_printf_float+0x442>
 8005a20:	e6fa      	b.n	8005818 <_printf_float+0x258>
 8005a22:	f04f 0800 	mov.w	r8, #0
 8005a26:	f104 0919 	add.w	r9, r4, #25
 8005a2a:	e7f4      	b.n	8005a16 <_printf_float+0x456>

08005a2c <_printf_common>:
 8005a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a30:	4616      	mov	r6, r2
 8005a32:	4699      	mov	r9, r3
 8005a34:	688a      	ldr	r2, [r1, #8]
 8005a36:	690b      	ldr	r3, [r1, #16]
 8005a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	bfb8      	it	lt
 8005a40:	4613      	movlt	r3, r2
 8005a42:	6033      	str	r3, [r6, #0]
 8005a44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a48:	4607      	mov	r7, r0
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	b10a      	cbz	r2, 8005a52 <_printf_common+0x26>
 8005a4e:	3301      	adds	r3, #1
 8005a50:	6033      	str	r3, [r6, #0]
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	0699      	lsls	r1, r3, #26
 8005a56:	bf42      	ittt	mi
 8005a58:	6833      	ldrmi	r3, [r6, #0]
 8005a5a:	3302      	addmi	r3, #2
 8005a5c:	6033      	strmi	r3, [r6, #0]
 8005a5e:	6825      	ldr	r5, [r4, #0]
 8005a60:	f015 0506 	ands.w	r5, r5, #6
 8005a64:	d106      	bne.n	8005a74 <_printf_common+0x48>
 8005a66:	f104 0a19 	add.w	sl, r4, #25
 8005a6a:	68e3      	ldr	r3, [r4, #12]
 8005a6c:	6832      	ldr	r2, [r6, #0]
 8005a6e:	1a9b      	subs	r3, r3, r2
 8005a70:	42ab      	cmp	r3, r5
 8005a72:	dc26      	bgt.n	8005ac2 <_printf_common+0x96>
 8005a74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a78:	1e13      	subs	r3, r2, #0
 8005a7a:	6822      	ldr	r2, [r4, #0]
 8005a7c:	bf18      	it	ne
 8005a7e:	2301      	movne	r3, #1
 8005a80:	0692      	lsls	r2, r2, #26
 8005a82:	d42b      	bmi.n	8005adc <_printf_common+0xb0>
 8005a84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a88:	4649      	mov	r1, r9
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	47c0      	blx	r8
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d01e      	beq.n	8005ad0 <_printf_common+0xa4>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	68e5      	ldr	r5, [r4, #12]
 8005a96:	6832      	ldr	r2, [r6, #0]
 8005a98:	f003 0306 	and.w	r3, r3, #6
 8005a9c:	2b04      	cmp	r3, #4
 8005a9e:	bf08      	it	eq
 8005aa0:	1aad      	subeq	r5, r5, r2
 8005aa2:	68a3      	ldr	r3, [r4, #8]
 8005aa4:	6922      	ldr	r2, [r4, #16]
 8005aa6:	bf0c      	ite	eq
 8005aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005aac:	2500      	movne	r5, #0
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	bfc4      	itt	gt
 8005ab2:	1a9b      	subgt	r3, r3, r2
 8005ab4:	18ed      	addgt	r5, r5, r3
 8005ab6:	2600      	movs	r6, #0
 8005ab8:	341a      	adds	r4, #26
 8005aba:	42b5      	cmp	r5, r6
 8005abc:	d11a      	bne.n	8005af4 <_printf_common+0xc8>
 8005abe:	2000      	movs	r0, #0
 8005ac0:	e008      	b.n	8005ad4 <_printf_common+0xa8>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	4652      	mov	r2, sl
 8005ac6:	4649      	mov	r1, r9
 8005ac8:	4638      	mov	r0, r7
 8005aca:	47c0      	blx	r8
 8005acc:	3001      	adds	r0, #1
 8005ace:	d103      	bne.n	8005ad8 <_printf_common+0xac>
 8005ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad8:	3501      	adds	r5, #1
 8005ada:	e7c6      	b.n	8005a6a <_printf_common+0x3e>
 8005adc:	18e1      	adds	r1, r4, r3
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	2030      	movs	r0, #48	; 0x30
 8005ae2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ae6:	4422      	add	r2, r4
 8005ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005aec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005af0:	3302      	adds	r3, #2
 8005af2:	e7c7      	b.n	8005a84 <_printf_common+0x58>
 8005af4:	2301      	movs	r3, #1
 8005af6:	4622      	mov	r2, r4
 8005af8:	4649      	mov	r1, r9
 8005afa:	4638      	mov	r0, r7
 8005afc:	47c0      	blx	r8
 8005afe:	3001      	adds	r0, #1
 8005b00:	d0e6      	beq.n	8005ad0 <_printf_common+0xa4>
 8005b02:	3601      	adds	r6, #1
 8005b04:	e7d9      	b.n	8005aba <_printf_common+0x8e>
	...

08005b08 <_printf_i>:
 8005b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b0c:	7e0f      	ldrb	r7, [r1, #24]
 8005b0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b10:	2f78      	cmp	r7, #120	; 0x78
 8005b12:	4691      	mov	r9, r2
 8005b14:	4680      	mov	r8, r0
 8005b16:	460c      	mov	r4, r1
 8005b18:	469a      	mov	sl, r3
 8005b1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b1e:	d807      	bhi.n	8005b30 <_printf_i+0x28>
 8005b20:	2f62      	cmp	r7, #98	; 0x62
 8005b22:	d80a      	bhi.n	8005b3a <_printf_i+0x32>
 8005b24:	2f00      	cmp	r7, #0
 8005b26:	f000 80d8 	beq.w	8005cda <_printf_i+0x1d2>
 8005b2a:	2f58      	cmp	r7, #88	; 0x58
 8005b2c:	f000 80a3 	beq.w	8005c76 <_printf_i+0x16e>
 8005b30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b38:	e03a      	b.n	8005bb0 <_printf_i+0xa8>
 8005b3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b3e:	2b15      	cmp	r3, #21
 8005b40:	d8f6      	bhi.n	8005b30 <_printf_i+0x28>
 8005b42:	a101      	add	r1, pc, #4	; (adr r1, 8005b48 <_printf_i+0x40>)
 8005b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b48:	08005ba1 	.word	0x08005ba1
 8005b4c:	08005bb5 	.word	0x08005bb5
 8005b50:	08005b31 	.word	0x08005b31
 8005b54:	08005b31 	.word	0x08005b31
 8005b58:	08005b31 	.word	0x08005b31
 8005b5c:	08005b31 	.word	0x08005b31
 8005b60:	08005bb5 	.word	0x08005bb5
 8005b64:	08005b31 	.word	0x08005b31
 8005b68:	08005b31 	.word	0x08005b31
 8005b6c:	08005b31 	.word	0x08005b31
 8005b70:	08005b31 	.word	0x08005b31
 8005b74:	08005cc1 	.word	0x08005cc1
 8005b78:	08005be5 	.word	0x08005be5
 8005b7c:	08005ca3 	.word	0x08005ca3
 8005b80:	08005b31 	.word	0x08005b31
 8005b84:	08005b31 	.word	0x08005b31
 8005b88:	08005ce3 	.word	0x08005ce3
 8005b8c:	08005b31 	.word	0x08005b31
 8005b90:	08005be5 	.word	0x08005be5
 8005b94:	08005b31 	.word	0x08005b31
 8005b98:	08005b31 	.word	0x08005b31
 8005b9c:	08005cab 	.word	0x08005cab
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	1d1a      	adds	r2, r3, #4
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	602a      	str	r2, [r5, #0]
 8005ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e0a3      	b.n	8005cfc <_printf_i+0x1f4>
 8005bb4:	6820      	ldr	r0, [r4, #0]
 8005bb6:	6829      	ldr	r1, [r5, #0]
 8005bb8:	0606      	lsls	r6, r0, #24
 8005bba:	f101 0304 	add.w	r3, r1, #4
 8005bbe:	d50a      	bpl.n	8005bd6 <_printf_i+0xce>
 8005bc0:	680e      	ldr	r6, [r1, #0]
 8005bc2:	602b      	str	r3, [r5, #0]
 8005bc4:	2e00      	cmp	r6, #0
 8005bc6:	da03      	bge.n	8005bd0 <_printf_i+0xc8>
 8005bc8:	232d      	movs	r3, #45	; 0x2d
 8005bca:	4276      	negs	r6, r6
 8005bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bd0:	485e      	ldr	r0, [pc, #376]	; (8005d4c <_printf_i+0x244>)
 8005bd2:	230a      	movs	r3, #10
 8005bd4:	e019      	b.n	8005c0a <_printf_i+0x102>
 8005bd6:	680e      	ldr	r6, [r1, #0]
 8005bd8:	602b      	str	r3, [r5, #0]
 8005bda:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bde:	bf18      	it	ne
 8005be0:	b236      	sxthne	r6, r6
 8005be2:	e7ef      	b.n	8005bc4 <_printf_i+0xbc>
 8005be4:	682b      	ldr	r3, [r5, #0]
 8005be6:	6820      	ldr	r0, [r4, #0]
 8005be8:	1d19      	adds	r1, r3, #4
 8005bea:	6029      	str	r1, [r5, #0]
 8005bec:	0601      	lsls	r1, r0, #24
 8005bee:	d501      	bpl.n	8005bf4 <_printf_i+0xec>
 8005bf0:	681e      	ldr	r6, [r3, #0]
 8005bf2:	e002      	b.n	8005bfa <_printf_i+0xf2>
 8005bf4:	0646      	lsls	r6, r0, #25
 8005bf6:	d5fb      	bpl.n	8005bf0 <_printf_i+0xe8>
 8005bf8:	881e      	ldrh	r6, [r3, #0]
 8005bfa:	4854      	ldr	r0, [pc, #336]	; (8005d4c <_printf_i+0x244>)
 8005bfc:	2f6f      	cmp	r7, #111	; 0x6f
 8005bfe:	bf0c      	ite	eq
 8005c00:	2308      	moveq	r3, #8
 8005c02:	230a      	movne	r3, #10
 8005c04:	2100      	movs	r1, #0
 8005c06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c0a:	6865      	ldr	r5, [r4, #4]
 8005c0c:	60a5      	str	r5, [r4, #8]
 8005c0e:	2d00      	cmp	r5, #0
 8005c10:	bfa2      	ittt	ge
 8005c12:	6821      	ldrge	r1, [r4, #0]
 8005c14:	f021 0104 	bicge.w	r1, r1, #4
 8005c18:	6021      	strge	r1, [r4, #0]
 8005c1a:	b90e      	cbnz	r6, 8005c20 <_printf_i+0x118>
 8005c1c:	2d00      	cmp	r5, #0
 8005c1e:	d04d      	beq.n	8005cbc <_printf_i+0x1b4>
 8005c20:	4615      	mov	r5, r2
 8005c22:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c26:	fb03 6711 	mls	r7, r3, r1, r6
 8005c2a:	5dc7      	ldrb	r7, [r0, r7]
 8005c2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c30:	4637      	mov	r7, r6
 8005c32:	42bb      	cmp	r3, r7
 8005c34:	460e      	mov	r6, r1
 8005c36:	d9f4      	bls.n	8005c22 <_printf_i+0x11a>
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d10b      	bne.n	8005c54 <_printf_i+0x14c>
 8005c3c:	6823      	ldr	r3, [r4, #0]
 8005c3e:	07de      	lsls	r6, r3, #31
 8005c40:	d508      	bpl.n	8005c54 <_printf_i+0x14c>
 8005c42:	6923      	ldr	r3, [r4, #16]
 8005c44:	6861      	ldr	r1, [r4, #4]
 8005c46:	4299      	cmp	r1, r3
 8005c48:	bfde      	ittt	le
 8005c4a:	2330      	movle	r3, #48	; 0x30
 8005c4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c50:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c54:	1b52      	subs	r2, r2, r5
 8005c56:	6122      	str	r2, [r4, #16]
 8005c58:	f8cd a000 	str.w	sl, [sp]
 8005c5c:	464b      	mov	r3, r9
 8005c5e:	aa03      	add	r2, sp, #12
 8005c60:	4621      	mov	r1, r4
 8005c62:	4640      	mov	r0, r8
 8005c64:	f7ff fee2 	bl	8005a2c <_printf_common>
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d14c      	bne.n	8005d06 <_printf_i+0x1fe>
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	b004      	add	sp, #16
 8005c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c76:	4835      	ldr	r0, [pc, #212]	; (8005d4c <_printf_i+0x244>)
 8005c78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c7c:	6829      	ldr	r1, [r5, #0]
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c84:	6029      	str	r1, [r5, #0]
 8005c86:	061d      	lsls	r5, r3, #24
 8005c88:	d514      	bpl.n	8005cb4 <_printf_i+0x1ac>
 8005c8a:	07df      	lsls	r7, r3, #31
 8005c8c:	bf44      	itt	mi
 8005c8e:	f043 0320 	orrmi.w	r3, r3, #32
 8005c92:	6023      	strmi	r3, [r4, #0]
 8005c94:	b91e      	cbnz	r6, 8005c9e <_printf_i+0x196>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	f023 0320 	bic.w	r3, r3, #32
 8005c9c:	6023      	str	r3, [r4, #0]
 8005c9e:	2310      	movs	r3, #16
 8005ca0:	e7b0      	b.n	8005c04 <_printf_i+0xfc>
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	f043 0320 	orr.w	r3, r3, #32
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	2378      	movs	r3, #120	; 0x78
 8005cac:	4828      	ldr	r0, [pc, #160]	; (8005d50 <_printf_i+0x248>)
 8005cae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005cb2:	e7e3      	b.n	8005c7c <_printf_i+0x174>
 8005cb4:	0659      	lsls	r1, r3, #25
 8005cb6:	bf48      	it	mi
 8005cb8:	b2b6      	uxthmi	r6, r6
 8005cba:	e7e6      	b.n	8005c8a <_printf_i+0x182>
 8005cbc:	4615      	mov	r5, r2
 8005cbe:	e7bb      	b.n	8005c38 <_printf_i+0x130>
 8005cc0:	682b      	ldr	r3, [r5, #0]
 8005cc2:	6826      	ldr	r6, [r4, #0]
 8005cc4:	6961      	ldr	r1, [r4, #20]
 8005cc6:	1d18      	adds	r0, r3, #4
 8005cc8:	6028      	str	r0, [r5, #0]
 8005cca:	0635      	lsls	r5, r6, #24
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	d501      	bpl.n	8005cd4 <_printf_i+0x1cc>
 8005cd0:	6019      	str	r1, [r3, #0]
 8005cd2:	e002      	b.n	8005cda <_printf_i+0x1d2>
 8005cd4:	0670      	lsls	r0, r6, #25
 8005cd6:	d5fb      	bpl.n	8005cd0 <_printf_i+0x1c8>
 8005cd8:	8019      	strh	r1, [r3, #0]
 8005cda:	2300      	movs	r3, #0
 8005cdc:	6123      	str	r3, [r4, #16]
 8005cde:	4615      	mov	r5, r2
 8005ce0:	e7ba      	b.n	8005c58 <_printf_i+0x150>
 8005ce2:	682b      	ldr	r3, [r5, #0]
 8005ce4:	1d1a      	adds	r2, r3, #4
 8005ce6:	602a      	str	r2, [r5, #0]
 8005ce8:	681d      	ldr	r5, [r3, #0]
 8005cea:	6862      	ldr	r2, [r4, #4]
 8005cec:	2100      	movs	r1, #0
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f7fa fa76 	bl	80001e0 <memchr>
 8005cf4:	b108      	cbz	r0, 8005cfa <_printf_i+0x1f2>
 8005cf6:	1b40      	subs	r0, r0, r5
 8005cf8:	6060      	str	r0, [r4, #4]
 8005cfa:	6863      	ldr	r3, [r4, #4]
 8005cfc:	6123      	str	r3, [r4, #16]
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d04:	e7a8      	b.n	8005c58 <_printf_i+0x150>
 8005d06:	6923      	ldr	r3, [r4, #16]
 8005d08:	462a      	mov	r2, r5
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	4640      	mov	r0, r8
 8005d0e:	47d0      	blx	sl
 8005d10:	3001      	adds	r0, #1
 8005d12:	d0ab      	beq.n	8005c6c <_printf_i+0x164>
 8005d14:	6823      	ldr	r3, [r4, #0]
 8005d16:	079b      	lsls	r3, r3, #30
 8005d18:	d413      	bmi.n	8005d42 <_printf_i+0x23a>
 8005d1a:	68e0      	ldr	r0, [r4, #12]
 8005d1c:	9b03      	ldr	r3, [sp, #12]
 8005d1e:	4298      	cmp	r0, r3
 8005d20:	bfb8      	it	lt
 8005d22:	4618      	movlt	r0, r3
 8005d24:	e7a4      	b.n	8005c70 <_printf_i+0x168>
 8005d26:	2301      	movs	r3, #1
 8005d28:	4632      	mov	r2, r6
 8005d2a:	4649      	mov	r1, r9
 8005d2c:	4640      	mov	r0, r8
 8005d2e:	47d0      	blx	sl
 8005d30:	3001      	adds	r0, #1
 8005d32:	d09b      	beq.n	8005c6c <_printf_i+0x164>
 8005d34:	3501      	adds	r5, #1
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	9903      	ldr	r1, [sp, #12]
 8005d3a:	1a5b      	subs	r3, r3, r1
 8005d3c:	42ab      	cmp	r3, r5
 8005d3e:	dcf2      	bgt.n	8005d26 <_printf_i+0x21e>
 8005d40:	e7eb      	b.n	8005d1a <_printf_i+0x212>
 8005d42:	2500      	movs	r5, #0
 8005d44:	f104 0619 	add.w	r6, r4, #25
 8005d48:	e7f5      	b.n	8005d36 <_printf_i+0x22e>
 8005d4a:	bf00      	nop
 8005d4c:	08008336 	.word	0x08008336
 8005d50:	08008347 	.word	0x08008347

08005d54 <sniprintf>:
 8005d54:	b40c      	push	{r2, r3}
 8005d56:	b530      	push	{r4, r5, lr}
 8005d58:	4b17      	ldr	r3, [pc, #92]	; (8005db8 <sniprintf+0x64>)
 8005d5a:	1e0c      	subs	r4, r1, #0
 8005d5c:	681d      	ldr	r5, [r3, #0]
 8005d5e:	b09d      	sub	sp, #116	; 0x74
 8005d60:	da08      	bge.n	8005d74 <sniprintf+0x20>
 8005d62:	238b      	movs	r3, #139	; 0x8b
 8005d64:	602b      	str	r3, [r5, #0]
 8005d66:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6a:	b01d      	add	sp, #116	; 0x74
 8005d6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d70:	b002      	add	sp, #8
 8005d72:	4770      	bx	lr
 8005d74:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005d78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d7c:	bf14      	ite	ne
 8005d7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d82:	4623      	moveq	r3, r4
 8005d84:	9304      	str	r3, [sp, #16]
 8005d86:	9307      	str	r3, [sp, #28]
 8005d88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005d8c:	9002      	str	r0, [sp, #8]
 8005d8e:	9006      	str	r0, [sp, #24]
 8005d90:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005d96:	ab21      	add	r3, sp, #132	; 0x84
 8005d98:	a902      	add	r1, sp, #8
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	9301      	str	r3, [sp, #4]
 8005d9e:	f001 fb79 	bl	8007494 <_svfiprintf_r>
 8005da2:	1c43      	adds	r3, r0, #1
 8005da4:	bfbc      	itt	lt
 8005da6:	238b      	movlt	r3, #139	; 0x8b
 8005da8:	602b      	strlt	r3, [r5, #0]
 8005daa:	2c00      	cmp	r4, #0
 8005dac:	d0dd      	beq.n	8005d6a <sniprintf+0x16>
 8005dae:	9b02      	ldr	r3, [sp, #8]
 8005db0:	2200      	movs	r2, #0
 8005db2:	701a      	strb	r2, [r3, #0]
 8005db4:	e7d9      	b.n	8005d6a <sniprintf+0x16>
 8005db6:	bf00      	nop
 8005db8:	2000000c 	.word	0x2000000c

08005dbc <quorem>:
 8005dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	6903      	ldr	r3, [r0, #16]
 8005dc2:	690c      	ldr	r4, [r1, #16]
 8005dc4:	42a3      	cmp	r3, r4
 8005dc6:	4607      	mov	r7, r0
 8005dc8:	f2c0 8081 	blt.w	8005ece <quorem+0x112>
 8005dcc:	3c01      	subs	r4, #1
 8005dce:	f101 0814 	add.w	r8, r1, #20
 8005dd2:	f100 0514 	add.w	r5, r0, #20
 8005dd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dda:	9301      	str	r3, [sp, #4]
 8005ddc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005de0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005de4:	3301      	adds	r3, #1
 8005de6:	429a      	cmp	r2, r3
 8005de8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005dec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005df0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005df4:	d331      	bcc.n	8005e5a <quorem+0x9e>
 8005df6:	f04f 0e00 	mov.w	lr, #0
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	46ac      	mov	ip, r5
 8005dfe:	46f2      	mov	sl, lr
 8005e00:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e04:	b293      	uxth	r3, r2
 8005e06:	fb06 e303 	mla	r3, r6, r3, lr
 8005e0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	ebaa 0303 	sub.w	r3, sl, r3
 8005e14:	f8dc a000 	ldr.w	sl, [ip]
 8005e18:	0c12      	lsrs	r2, r2, #16
 8005e1a:	fa13 f38a 	uxtah	r3, r3, sl
 8005e1e:	fb06 e202 	mla	r2, r6, r2, lr
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	9b00      	ldr	r3, [sp, #0]
 8005e26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e2a:	b292      	uxth	r2, r2
 8005e2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e34:	f8bd 3000 	ldrh.w	r3, [sp]
 8005e38:	4581      	cmp	r9, r0
 8005e3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e3e:	f84c 3b04 	str.w	r3, [ip], #4
 8005e42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e46:	d2db      	bcs.n	8005e00 <quorem+0x44>
 8005e48:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e4c:	b92b      	cbnz	r3, 8005e5a <quorem+0x9e>
 8005e4e:	9b01      	ldr	r3, [sp, #4]
 8005e50:	3b04      	subs	r3, #4
 8005e52:	429d      	cmp	r5, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	d32e      	bcc.n	8005eb6 <quorem+0xfa>
 8005e58:	613c      	str	r4, [r7, #16]
 8005e5a:	4638      	mov	r0, r7
 8005e5c:	f001 f8c6 	bl	8006fec <__mcmp>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	db24      	blt.n	8005eae <quorem+0xf2>
 8005e64:	3601      	adds	r6, #1
 8005e66:	4628      	mov	r0, r5
 8005e68:	f04f 0c00 	mov.w	ip, #0
 8005e6c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e70:	f8d0 e000 	ldr.w	lr, [r0]
 8005e74:	b293      	uxth	r3, r2
 8005e76:	ebac 0303 	sub.w	r3, ip, r3
 8005e7a:	0c12      	lsrs	r2, r2, #16
 8005e7c:	fa13 f38e 	uxtah	r3, r3, lr
 8005e80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e8e:	45c1      	cmp	r9, r8
 8005e90:	f840 3b04 	str.w	r3, [r0], #4
 8005e94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e98:	d2e8      	bcs.n	8005e6c <quorem+0xb0>
 8005e9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ea2:	b922      	cbnz	r2, 8005eae <quorem+0xf2>
 8005ea4:	3b04      	subs	r3, #4
 8005ea6:	429d      	cmp	r5, r3
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	d30a      	bcc.n	8005ec2 <quorem+0x106>
 8005eac:	613c      	str	r4, [r7, #16]
 8005eae:	4630      	mov	r0, r6
 8005eb0:	b003      	add	sp, #12
 8005eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb6:	6812      	ldr	r2, [r2, #0]
 8005eb8:	3b04      	subs	r3, #4
 8005eba:	2a00      	cmp	r2, #0
 8005ebc:	d1cc      	bne.n	8005e58 <quorem+0x9c>
 8005ebe:	3c01      	subs	r4, #1
 8005ec0:	e7c7      	b.n	8005e52 <quorem+0x96>
 8005ec2:	6812      	ldr	r2, [r2, #0]
 8005ec4:	3b04      	subs	r3, #4
 8005ec6:	2a00      	cmp	r2, #0
 8005ec8:	d1f0      	bne.n	8005eac <quorem+0xf0>
 8005eca:	3c01      	subs	r4, #1
 8005ecc:	e7eb      	b.n	8005ea6 <quorem+0xea>
 8005ece:	2000      	movs	r0, #0
 8005ed0:	e7ee      	b.n	8005eb0 <quorem+0xf4>
 8005ed2:	0000      	movs	r0, r0
 8005ed4:	0000      	movs	r0, r0
	...

08005ed8 <_dtoa_r>:
 8005ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005edc:	ed2d 8b04 	vpush	{d8-d9}
 8005ee0:	ec57 6b10 	vmov	r6, r7, d0
 8005ee4:	b093      	sub	sp, #76	; 0x4c
 8005ee6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ee8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005eec:	9106      	str	r1, [sp, #24]
 8005eee:	ee10 aa10 	vmov	sl, s0
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ef6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ef8:	46bb      	mov	fp, r7
 8005efa:	b975      	cbnz	r5, 8005f1a <_dtoa_r+0x42>
 8005efc:	2010      	movs	r0, #16
 8005efe:	f000 fddd 	bl	8006abc <malloc>
 8005f02:	4602      	mov	r2, r0
 8005f04:	6260      	str	r0, [r4, #36]	; 0x24
 8005f06:	b920      	cbnz	r0, 8005f12 <_dtoa_r+0x3a>
 8005f08:	4ba7      	ldr	r3, [pc, #668]	; (80061a8 <_dtoa_r+0x2d0>)
 8005f0a:	21ea      	movs	r1, #234	; 0xea
 8005f0c:	48a7      	ldr	r0, [pc, #668]	; (80061ac <_dtoa_r+0x2d4>)
 8005f0e:	f001 fbd1 	bl	80076b4 <__assert_func>
 8005f12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005f16:	6005      	str	r5, [r0, #0]
 8005f18:	60c5      	str	r5, [r0, #12]
 8005f1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f1c:	6819      	ldr	r1, [r3, #0]
 8005f1e:	b151      	cbz	r1, 8005f36 <_dtoa_r+0x5e>
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	604a      	str	r2, [r1, #4]
 8005f24:	2301      	movs	r3, #1
 8005f26:	4093      	lsls	r3, r2
 8005f28:	608b      	str	r3, [r1, #8]
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	f000 fe1c 	bl	8006b68 <_Bfree>
 8005f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	1e3b      	subs	r3, r7, #0
 8005f38:	bfaa      	itet	ge
 8005f3a:	2300      	movge	r3, #0
 8005f3c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005f40:	f8c8 3000 	strge.w	r3, [r8]
 8005f44:	4b9a      	ldr	r3, [pc, #616]	; (80061b0 <_dtoa_r+0x2d8>)
 8005f46:	bfbc      	itt	lt
 8005f48:	2201      	movlt	r2, #1
 8005f4a:	f8c8 2000 	strlt.w	r2, [r8]
 8005f4e:	ea33 030b 	bics.w	r3, r3, fp
 8005f52:	d11b      	bne.n	8005f8c <_dtoa_r+0xb4>
 8005f54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f56:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f5a:	6013      	str	r3, [r2, #0]
 8005f5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f60:	4333      	orrs	r3, r6
 8005f62:	f000 8592 	beq.w	8006a8a <_dtoa_r+0xbb2>
 8005f66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f68:	b963      	cbnz	r3, 8005f84 <_dtoa_r+0xac>
 8005f6a:	4b92      	ldr	r3, [pc, #584]	; (80061b4 <_dtoa_r+0x2dc>)
 8005f6c:	e022      	b.n	8005fb4 <_dtoa_r+0xdc>
 8005f6e:	4b92      	ldr	r3, [pc, #584]	; (80061b8 <_dtoa_r+0x2e0>)
 8005f70:	9301      	str	r3, [sp, #4]
 8005f72:	3308      	adds	r3, #8
 8005f74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	9801      	ldr	r0, [sp, #4]
 8005f7a:	b013      	add	sp, #76	; 0x4c
 8005f7c:	ecbd 8b04 	vpop	{d8-d9}
 8005f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f84:	4b8b      	ldr	r3, [pc, #556]	; (80061b4 <_dtoa_r+0x2dc>)
 8005f86:	9301      	str	r3, [sp, #4]
 8005f88:	3303      	adds	r3, #3
 8005f8a:	e7f3      	b.n	8005f74 <_dtoa_r+0x9c>
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	2300      	movs	r3, #0
 8005f90:	4650      	mov	r0, sl
 8005f92:	4659      	mov	r1, fp
 8005f94:	f7fa fd98 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f98:	ec4b ab19 	vmov	d9, sl, fp
 8005f9c:	4680      	mov	r8, r0
 8005f9e:	b158      	cbz	r0, 8005fb8 <_dtoa_r+0xe0>
 8005fa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 856b 	beq.w	8006a84 <_dtoa_r+0xbac>
 8005fae:	4883      	ldr	r0, [pc, #524]	; (80061bc <_dtoa_r+0x2e4>)
 8005fb0:	6018      	str	r0, [r3, #0]
 8005fb2:	1e43      	subs	r3, r0, #1
 8005fb4:	9301      	str	r3, [sp, #4]
 8005fb6:	e7df      	b.n	8005f78 <_dtoa_r+0xa0>
 8005fb8:	ec4b ab10 	vmov	d0, sl, fp
 8005fbc:	aa10      	add	r2, sp, #64	; 0x40
 8005fbe:	a911      	add	r1, sp, #68	; 0x44
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	f001 f8b9 	bl	8007138 <__d2b>
 8005fc6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005fca:	ee08 0a10 	vmov	s16, r0
 8005fce:	2d00      	cmp	r5, #0
 8005fd0:	f000 8084 	beq.w	80060dc <_dtoa_r+0x204>
 8005fd4:	ee19 3a90 	vmov	r3, s19
 8005fd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fdc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005fe0:	4656      	mov	r6, sl
 8005fe2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005fe6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005fee:	4b74      	ldr	r3, [pc, #464]	; (80061c0 <_dtoa_r+0x2e8>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	4639      	mov	r1, r7
 8005ff6:	f7fa f947 	bl	8000288 <__aeabi_dsub>
 8005ffa:	a365      	add	r3, pc, #404	; (adr r3, 8006190 <_dtoa_r+0x2b8>)
 8005ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006000:	f7fa fafa 	bl	80005f8 <__aeabi_dmul>
 8006004:	a364      	add	r3, pc, #400	; (adr r3, 8006198 <_dtoa_r+0x2c0>)
 8006006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600a:	f7fa f93f 	bl	800028c <__adddf3>
 800600e:	4606      	mov	r6, r0
 8006010:	4628      	mov	r0, r5
 8006012:	460f      	mov	r7, r1
 8006014:	f7fa fa86 	bl	8000524 <__aeabi_i2d>
 8006018:	a361      	add	r3, pc, #388	; (adr r3, 80061a0 <_dtoa_r+0x2c8>)
 800601a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601e:	f7fa faeb 	bl	80005f8 <__aeabi_dmul>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	4630      	mov	r0, r6
 8006028:	4639      	mov	r1, r7
 800602a:	f7fa f92f 	bl	800028c <__adddf3>
 800602e:	4606      	mov	r6, r0
 8006030:	460f      	mov	r7, r1
 8006032:	f7fa fd91 	bl	8000b58 <__aeabi_d2iz>
 8006036:	2200      	movs	r2, #0
 8006038:	9000      	str	r0, [sp, #0]
 800603a:	2300      	movs	r3, #0
 800603c:	4630      	mov	r0, r6
 800603e:	4639      	mov	r1, r7
 8006040:	f7fa fd4c 	bl	8000adc <__aeabi_dcmplt>
 8006044:	b150      	cbz	r0, 800605c <_dtoa_r+0x184>
 8006046:	9800      	ldr	r0, [sp, #0]
 8006048:	f7fa fa6c 	bl	8000524 <__aeabi_i2d>
 800604c:	4632      	mov	r2, r6
 800604e:	463b      	mov	r3, r7
 8006050:	f7fa fd3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006054:	b910      	cbnz	r0, 800605c <_dtoa_r+0x184>
 8006056:	9b00      	ldr	r3, [sp, #0]
 8006058:	3b01      	subs	r3, #1
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	9b00      	ldr	r3, [sp, #0]
 800605e:	2b16      	cmp	r3, #22
 8006060:	d85a      	bhi.n	8006118 <_dtoa_r+0x240>
 8006062:	9a00      	ldr	r2, [sp, #0]
 8006064:	4b57      	ldr	r3, [pc, #348]	; (80061c4 <_dtoa_r+0x2ec>)
 8006066:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800606a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606e:	ec51 0b19 	vmov	r0, r1, d9
 8006072:	f7fa fd33 	bl	8000adc <__aeabi_dcmplt>
 8006076:	2800      	cmp	r0, #0
 8006078:	d050      	beq.n	800611c <_dtoa_r+0x244>
 800607a:	9b00      	ldr	r3, [sp, #0]
 800607c:	3b01      	subs	r3, #1
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	2300      	movs	r3, #0
 8006082:	930b      	str	r3, [sp, #44]	; 0x2c
 8006084:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006086:	1b5d      	subs	r5, r3, r5
 8006088:	1e6b      	subs	r3, r5, #1
 800608a:	9305      	str	r3, [sp, #20]
 800608c:	bf45      	ittet	mi
 800608e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006092:	9304      	strmi	r3, [sp, #16]
 8006094:	2300      	movpl	r3, #0
 8006096:	2300      	movmi	r3, #0
 8006098:	bf4c      	ite	mi
 800609a:	9305      	strmi	r3, [sp, #20]
 800609c:	9304      	strpl	r3, [sp, #16]
 800609e:	9b00      	ldr	r3, [sp, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	db3d      	blt.n	8006120 <_dtoa_r+0x248>
 80060a4:	9b05      	ldr	r3, [sp, #20]
 80060a6:	9a00      	ldr	r2, [sp, #0]
 80060a8:	920a      	str	r2, [sp, #40]	; 0x28
 80060aa:	4413      	add	r3, r2
 80060ac:	9305      	str	r3, [sp, #20]
 80060ae:	2300      	movs	r3, #0
 80060b0:	9307      	str	r3, [sp, #28]
 80060b2:	9b06      	ldr	r3, [sp, #24]
 80060b4:	2b09      	cmp	r3, #9
 80060b6:	f200 8089 	bhi.w	80061cc <_dtoa_r+0x2f4>
 80060ba:	2b05      	cmp	r3, #5
 80060bc:	bfc4      	itt	gt
 80060be:	3b04      	subgt	r3, #4
 80060c0:	9306      	strgt	r3, [sp, #24]
 80060c2:	9b06      	ldr	r3, [sp, #24]
 80060c4:	f1a3 0302 	sub.w	r3, r3, #2
 80060c8:	bfcc      	ite	gt
 80060ca:	2500      	movgt	r5, #0
 80060cc:	2501      	movle	r5, #1
 80060ce:	2b03      	cmp	r3, #3
 80060d0:	f200 8087 	bhi.w	80061e2 <_dtoa_r+0x30a>
 80060d4:	e8df f003 	tbb	[pc, r3]
 80060d8:	59383a2d 	.word	0x59383a2d
 80060dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80060e0:	441d      	add	r5, r3
 80060e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060e6:	2b20      	cmp	r3, #32
 80060e8:	bfc1      	itttt	gt
 80060ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80060f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80060f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80060fa:	bfda      	itte	le
 80060fc:	f1c3 0320 	rsble	r3, r3, #32
 8006100:	fa06 f003 	lslle.w	r0, r6, r3
 8006104:	4318      	orrgt	r0, r3
 8006106:	f7fa f9fd 	bl	8000504 <__aeabi_ui2d>
 800610a:	2301      	movs	r3, #1
 800610c:	4606      	mov	r6, r0
 800610e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006112:	3d01      	subs	r5, #1
 8006114:	930e      	str	r3, [sp, #56]	; 0x38
 8006116:	e76a      	b.n	8005fee <_dtoa_r+0x116>
 8006118:	2301      	movs	r3, #1
 800611a:	e7b2      	b.n	8006082 <_dtoa_r+0x1aa>
 800611c:	900b      	str	r0, [sp, #44]	; 0x2c
 800611e:	e7b1      	b.n	8006084 <_dtoa_r+0x1ac>
 8006120:	9b04      	ldr	r3, [sp, #16]
 8006122:	9a00      	ldr	r2, [sp, #0]
 8006124:	1a9b      	subs	r3, r3, r2
 8006126:	9304      	str	r3, [sp, #16]
 8006128:	4253      	negs	r3, r2
 800612a:	9307      	str	r3, [sp, #28]
 800612c:	2300      	movs	r3, #0
 800612e:	930a      	str	r3, [sp, #40]	; 0x28
 8006130:	e7bf      	b.n	80060b2 <_dtoa_r+0x1da>
 8006132:	2300      	movs	r3, #0
 8006134:	9308      	str	r3, [sp, #32]
 8006136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006138:	2b00      	cmp	r3, #0
 800613a:	dc55      	bgt.n	80061e8 <_dtoa_r+0x310>
 800613c:	2301      	movs	r3, #1
 800613e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006142:	461a      	mov	r2, r3
 8006144:	9209      	str	r2, [sp, #36]	; 0x24
 8006146:	e00c      	b.n	8006162 <_dtoa_r+0x28a>
 8006148:	2301      	movs	r3, #1
 800614a:	e7f3      	b.n	8006134 <_dtoa_r+0x25c>
 800614c:	2300      	movs	r3, #0
 800614e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006150:	9308      	str	r3, [sp, #32]
 8006152:	9b00      	ldr	r3, [sp, #0]
 8006154:	4413      	add	r3, r2
 8006156:	9302      	str	r3, [sp, #8]
 8006158:	3301      	adds	r3, #1
 800615a:	2b01      	cmp	r3, #1
 800615c:	9303      	str	r3, [sp, #12]
 800615e:	bfb8      	it	lt
 8006160:	2301      	movlt	r3, #1
 8006162:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006164:	2200      	movs	r2, #0
 8006166:	6042      	str	r2, [r0, #4]
 8006168:	2204      	movs	r2, #4
 800616a:	f102 0614 	add.w	r6, r2, #20
 800616e:	429e      	cmp	r6, r3
 8006170:	6841      	ldr	r1, [r0, #4]
 8006172:	d93d      	bls.n	80061f0 <_dtoa_r+0x318>
 8006174:	4620      	mov	r0, r4
 8006176:	f000 fcb7 	bl	8006ae8 <_Balloc>
 800617a:	9001      	str	r0, [sp, #4]
 800617c:	2800      	cmp	r0, #0
 800617e:	d13b      	bne.n	80061f8 <_dtoa_r+0x320>
 8006180:	4b11      	ldr	r3, [pc, #68]	; (80061c8 <_dtoa_r+0x2f0>)
 8006182:	4602      	mov	r2, r0
 8006184:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006188:	e6c0      	b.n	8005f0c <_dtoa_r+0x34>
 800618a:	2301      	movs	r3, #1
 800618c:	e7df      	b.n	800614e <_dtoa_r+0x276>
 800618e:	bf00      	nop
 8006190:	636f4361 	.word	0x636f4361
 8006194:	3fd287a7 	.word	0x3fd287a7
 8006198:	8b60c8b3 	.word	0x8b60c8b3
 800619c:	3fc68a28 	.word	0x3fc68a28
 80061a0:	509f79fb 	.word	0x509f79fb
 80061a4:	3fd34413 	.word	0x3fd34413
 80061a8:	08008365 	.word	0x08008365
 80061ac:	0800837c 	.word	0x0800837c
 80061b0:	7ff00000 	.word	0x7ff00000
 80061b4:	08008361 	.word	0x08008361
 80061b8:	08008358 	.word	0x08008358
 80061bc:	08008335 	.word	0x08008335
 80061c0:	3ff80000 	.word	0x3ff80000
 80061c4:	08008470 	.word	0x08008470
 80061c8:	080083d7 	.word	0x080083d7
 80061cc:	2501      	movs	r5, #1
 80061ce:	2300      	movs	r3, #0
 80061d0:	9306      	str	r3, [sp, #24]
 80061d2:	9508      	str	r5, [sp, #32]
 80061d4:	f04f 33ff 	mov.w	r3, #4294967295
 80061d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80061dc:	2200      	movs	r2, #0
 80061de:	2312      	movs	r3, #18
 80061e0:	e7b0      	b.n	8006144 <_dtoa_r+0x26c>
 80061e2:	2301      	movs	r3, #1
 80061e4:	9308      	str	r3, [sp, #32]
 80061e6:	e7f5      	b.n	80061d4 <_dtoa_r+0x2fc>
 80061e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80061ee:	e7b8      	b.n	8006162 <_dtoa_r+0x28a>
 80061f0:	3101      	adds	r1, #1
 80061f2:	6041      	str	r1, [r0, #4]
 80061f4:	0052      	lsls	r2, r2, #1
 80061f6:	e7b8      	b.n	800616a <_dtoa_r+0x292>
 80061f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061fa:	9a01      	ldr	r2, [sp, #4]
 80061fc:	601a      	str	r2, [r3, #0]
 80061fe:	9b03      	ldr	r3, [sp, #12]
 8006200:	2b0e      	cmp	r3, #14
 8006202:	f200 809d 	bhi.w	8006340 <_dtoa_r+0x468>
 8006206:	2d00      	cmp	r5, #0
 8006208:	f000 809a 	beq.w	8006340 <_dtoa_r+0x468>
 800620c:	9b00      	ldr	r3, [sp, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	dd32      	ble.n	8006278 <_dtoa_r+0x3a0>
 8006212:	4ab7      	ldr	r2, [pc, #732]	; (80064f0 <_dtoa_r+0x618>)
 8006214:	f003 030f 	and.w	r3, r3, #15
 8006218:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800621c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006220:	9b00      	ldr	r3, [sp, #0]
 8006222:	05d8      	lsls	r0, r3, #23
 8006224:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006228:	d516      	bpl.n	8006258 <_dtoa_r+0x380>
 800622a:	4bb2      	ldr	r3, [pc, #712]	; (80064f4 <_dtoa_r+0x61c>)
 800622c:	ec51 0b19 	vmov	r0, r1, d9
 8006230:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006234:	f7fa fb0a 	bl	800084c <__aeabi_ddiv>
 8006238:	f007 070f 	and.w	r7, r7, #15
 800623c:	4682      	mov	sl, r0
 800623e:	468b      	mov	fp, r1
 8006240:	2503      	movs	r5, #3
 8006242:	4eac      	ldr	r6, [pc, #688]	; (80064f4 <_dtoa_r+0x61c>)
 8006244:	b957      	cbnz	r7, 800625c <_dtoa_r+0x384>
 8006246:	4642      	mov	r2, r8
 8006248:	464b      	mov	r3, r9
 800624a:	4650      	mov	r0, sl
 800624c:	4659      	mov	r1, fp
 800624e:	f7fa fafd 	bl	800084c <__aeabi_ddiv>
 8006252:	4682      	mov	sl, r0
 8006254:	468b      	mov	fp, r1
 8006256:	e028      	b.n	80062aa <_dtoa_r+0x3d2>
 8006258:	2502      	movs	r5, #2
 800625a:	e7f2      	b.n	8006242 <_dtoa_r+0x36a>
 800625c:	07f9      	lsls	r1, r7, #31
 800625e:	d508      	bpl.n	8006272 <_dtoa_r+0x39a>
 8006260:	4640      	mov	r0, r8
 8006262:	4649      	mov	r1, r9
 8006264:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006268:	f7fa f9c6 	bl	80005f8 <__aeabi_dmul>
 800626c:	3501      	adds	r5, #1
 800626e:	4680      	mov	r8, r0
 8006270:	4689      	mov	r9, r1
 8006272:	107f      	asrs	r7, r7, #1
 8006274:	3608      	adds	r6, #8
 8006276:	e7e5      	b.n	8006244 <_dtoa_r+0x36c>
 8006278:	f000 809b 	beq.w	80063b2 <_dtoa_r+0x4da>
 800627c:	9b00      	ldr	r3, [sp, #0]
 800627e:	4f9d      	ldr	r7, [pc, #628]	; (80064f4 <_dtoa_r+0x61c>)
 8006280:	425e      	negs	r6, r3
 8006282:	4b9b      	ldr	r3, [pc, #620]	; (80064f0 <_dtoa_r+0x618>)
 8006284:	f006 020f 	and.w	r2, r6, #15
 8006288:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800628c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006290:	ec51 0b19 	vmov	r0, r1, d9
 8006294:	f7fa f9b0 	bl	80005f8 <__aeabi_dmul>
 8006298:	1136      	asrs	r6, r6, #4
 800629a:	4682      	mov	sl, r0
 800629c:	468b      	mov	fp, r1
 800629e:	2300      	movs	r3, #0
 80062a0:	2502      	movs	r5, #2
 80062a2:	2e00      	cmp	r6, #0
 80062a4:	d17a      	bne.n	800639c <_dtoa_r+0x4c4>
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1d3      	bne.n	8006252 <_dtoa_r+0x37a>
 80062aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 8082 	beq.w	80063b6 <_dtoa_r+0x4de>
 80062b2:	4b91      	ldr	r3, [pc, #580]	; (80064f8 <_dtoa_r+0x620>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	4650      	mov	r0, sl
 80062b8:	4659      	mov	r1, fp
 80062ba:	f7fa fc0f 	bl	8000adc <__aeabi_dcmplt>
 80062be:	2800      	cmp	r0, #0
 80062c0:	d079      	beq.n	80063b6 <_dtoa_r+0x4de>
 80062c2:	9b03      	ldr	r3, [sp, #12]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d076      	beq.n	80063b6 <_dtoa_r+0x4de>
 80062c8:	9b02      	ldr	r3, [sp, #8]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	dd36      	ble.n	800633c <_dtoa_r+0x464>
 80062ce:	9b00      	ldr	r3, [sp, #0]
 80062d0:	4650      	mov	r0, sl
 80062d2:	4659      	mov	r1, fp
 80062d4:	1e5f      	subs	r7, r3, #1
 80062d6:	2200      	movs	r2, #0
 80062d8:	4b88      	ldr	r3, [pc, #544]	; (80064fc <_dtoa_r+0x624>)
 80062da:	f7fa f98d 	bl	80005f8 <__aeabi_dmul>
 80062de:	9e02      	ldr	r6, [sp, #8]
 80062e0:	4682      	mov	sl, r0
 80062e2:	468b      	mov	fp, r1
 80062e4:	3501      	adds	r5, #1
 80062e6:	4628      	mov	r0, r5
 80062e8:	f7fa f91c 	bl	8000524 <__aeabi_i2d>
 80062ec:	4652      	mov	r2, sl
 80062ee:	465b      	mov	r3, fp
 80062f0:	f7fa f982 	bl	80005f8 <__aeabi_dmul>
 80062f4:	4b82      	ldr	r3, [pc, #520]	; (8006500 <_dtoa_r+0x628>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	f7f9 ffc8 	bl	800028c <__adddf3>
 80062fc:	46d0      	mov	r8, sl
 80062fe:	46d9      	mov	r9, fp
 8006300:	4682      	mov	sl, r0
 8006302:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006306:	2e00      	cmp	r6, #0
 8006308:	d158      	bne.n	80063bc <_dtoa_r+0x4e4>
 800630a:	4b7e      	ldr	r3, [pc, #504]	; (8006504 <_dtoa_r+0x62c>)
 800630c:	2200      	movs	r2, #0
 800630e:	4640      	mov	r0, r8
 8006310:	4649      	mov	r1, r9
 8006312:	f7f9 ffb9 	bl	8000288 <__aeabi_dsub>
 8006316:	4652      	mov	r2, sl
 8006318:	465b      	mov	r3, fp
 800631a:	4680      	mov	r8, r0
 800631c:	4689      	mov	r9, r1
 800631e:	f7fa fbfb 	bl	8000b18 <__aeabi_dcmpgt>
 8006322:	2800      	cmp	r0, #0
 8006324:	f040 8295 	bne.w	8006852 <_dtoa_r+0x97a>
 8006328:	4652      	mov	r2, sl
 800632a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800632e:	4640      	mov	r0, r8
 8006330:	4649      	mov	r1, r9
 8006332:	f7fa fbd3 	bl	8000adc <__aeabi_dcmplt>
 8006336:	2800      	cmp	r0, #0
 8006338:	f040 8289 	bne.w	800684e <_dtoa_r+0x976>
 800633c:	ec5b ab19 	vmov	sl, fp, d9
 8006340:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006342:	2b00      	cmp	r3, #0
 8006344:	f2c0 8148 	blt.w	80065d8 <_dtoa_r+0x700>
 8006348:	9a00      	ldr	r2, [sp, #0]
 800634a:	2a0e      	cmp	r2, #14
 800634c:	f300 8144 	bgt.w	80065d8 <_dtoa_r+0x700>
 8006350:	4b67      	ldr	r3, [pc, #412]	; (80064f0 <_dtoa_r+0x618>)
 8006352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006356:	e9d3 8900 	ldrd	r8, r9, [r3]
 800635a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800635c:	2b00      	cmp	r3, #0
 800635e:	f280 80d5 	bge.w	800650c <_dtoa_r+0x634>
 8006362:	9b03      	ldr	r3, [sp, #12]
 8006364:	2b00      	cmp	r3, #0
 8006366:	f300 80d1 	bgt.w	800650c <_dtoa_r+0x634>
 800636a:	f040 826f 	bne.w	800684c <_dtoa_r+0x974>
 800636e:	4b65      	ldr	r3, [pc, #404]	; (8006504 <_dtoa_r+0x62c>)
 8006370:	2200      	movs	r2, #0
 8006372:	4640      	mov	r0, r8
 8006374:	4649      	mov	r1, r9
 8006376:	f7fa f93f 	bl	80005f8 <__aeabi_dmul>
 800637a:	4652      	mov	r2, sl
 800637c:	465b      	mov	r3, fp
 800637e:	f7fa fbc1 	bl	8000b04 <__aeabi_dcmpge>
 8006382:	9e03      	ldr	r6, [sp, #12]
 8006384:	4637      	mov	r7, r6
 8006386:	2800      	cmp	r0, #0
 8006388:	f040 8245 	bne.w	8006816 <_dtoa_r+0x93e>
 800638c:	9d01      	ldr	r5, [sp, #4]
 800638e:	2331      	movs	r3, #49	; 0x31
 8006390:	f805 3b01 	strb.w	r3, [r5], #1
 8006394:	9b00      	ldr	r3, [sp, #0]
 8006396:	3301      	adds	r3, #1
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	e240      	b.n	800681e <_dtoa_r+0x946>
 800639c:	07f2      	lsls	r2, r6, #31
 800639e:	d505      	bpl.n	80063ac <_dtoa_r+0x4d4>
 80063a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a4:	f7fa f928 	bl	80005f8 <__aeabi_dmul>
 80063a8:	3501      	adds	r5, #1
 80063aa:	2301      	movs	r3, #1
 80063ac:	1076      	asrs	r6, r6, #1
 80063ae:	3708      	adds	r7, #8
 80063b0:	e777      	b.n	80062a2 <_dtoa_r+0x3ca>
 80063b2:	2502      	movs	r5, #2
 80063b4:	e779      	b.n	80062aa <_dtoa_r+0x3d2>
 80063b6:	9f00      	ldr	r7, [sp, #0]
 80063b8:	9e03      	ldr	r6, [sp, #12]
 80063ba:	e794      	b.n	80062e6 <_dtoa_r+0x40e>
 80063bc:	9901      	ldr	r1, [sp, #4]
 80063be:	4b4c      	ldr	r3, [pc, #304]	; (80064f0 <_dtoa_r+0x618>)
 80063c0:	4431      	add	r1, r6
 80063c2:	910d      	str	r1, [sp, #52]	; 0x34
 80063c4:	9908      	ldr	r1, [sp, #32]
 80063c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063ce:	2900      	cmp	r1, #0
 80063d0:	d043      	beq.n	800645a <_dtoa_r+0x582>
 80063d2:	494d      	ldr	r1, [pc, #308]	; (8006508 <_dtoa_r+0x630>)
 80063d4:	2000      	movs	r0, #0
 80063d6:	f7fa fa39 	bl	800084c <__aeabi_ddiv>
 80063da:	4652      	mov	r2, sl
 80063dc:	465b      	mov	r3, fp
 80063de:	f7f9 ff53 	bl	8000288 <__aeabi_dsub>
 80063e2:	9d01      	ldr	r5, [sp, #4]
 80063e4:	4682      	mov	sl, r0
 80063e6:	468b      	mov	fp, r1
 80063e8:	4649      	mov	r1, r9
 80063ea:	4640      	mov	r0, r8
 80063ec:	f7fa fbb4 	bl	8000b58 <__aeabi_d2iz>
 80063f0:	4606      	mov	r6, r0
 80063f2:	f7fa f897 	bl	8000524 <__aeabi_i2d>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	4640      	mov	r0, r8
 80063fc:	4649      	mov	r1, r9
 80063fe:	f7f9 ff43 	bl	8000288 <__aeabi_dsub>
 8006402:	3630      	adds	r6, #48	; 0x30
 8006404:	f805 6b01 	strb.w	r6, [r5], #1
 8006408:	4652      	mov	r2, sl
 800640a:	465b      	mov	r3, fp
 800640c:	4680      	mov	r8, r0
 800640e:	4689      	mov	r9, r1
 8006410:	f7fa fb64 	bl	8000adc <__aeabi_dcmplt>
 8006414:	2800      	cmp	r0, #0
 8006416:	d163      	bne.n	80064e0 <_dtoa_r+0x608>
 8006418:	4642      	mov	r2, r8
 800641a:	464b      	mov	r3, r9
 800641c:	4936      	ldr	r1, [pc, #216]	; (80064f8 <_dtoa_r+0x620>)
 800641e:	2000      	movs	r0, #0
 8006420:	f7f9 ff32 	bl	8000288 <__aeabi_dsub>
 8006424:	4652      	mov	r2, sl
 8006426:	465b      	mov	r3, fp
 8006428:	f7fa fb58 	bl	8000adc <__aeabi_dcmplt>
 800642c:	2800      	cmp	r0, #0
 800642e:	f040 80b5 	bne.w	800659c <_dtoa_r+0x6c4>
 8006432:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006434:	429d      	cmp	r5, r3
 8006436:	d081      	beq.n	800633c <_dtoa_r+0x464>
 8006438:	4b30      	ldr	r3, [pc, #192]	; (80064fc <_dtoa_r+0x624>)
 800643a:	2200      	movs	r2, #0
 800643c:	4650      	mov	r0, sl
 800643e:	4659      	mov	r1, fp
 8006440:	f7fa f8da 	bl	80005f8 <__aeabi_dmul>
 8006444:	4b2d      	ldr	r3, [pc, #180]	; (80064fc <_dtoa_r+0x624>)
 8006446:	4682      	mov	sl, r0
 8006448:	468b      	mov	fp, r1
 800644a:	4640      	mov	r0, r8
 800644c:	4649      	mov	r1, r9
 800644e:	2200      	movs	r2, #0
 8006450:	f7fa f8d2 	bl	80005f8 <__aeabi_dmul>
 8006454:	4680      	mov	r8, r0
 8006456:	4689      	mov	r9, r1
 8006458:	e7c6      	b.n	80063e8 <_dtoa_r+0x510>
 800645a:	4650      	mov	r0, sl
 800645c:	4659      	mov	r1, fp
 800645e:	f7fa f8cb 	bl	80005f8 <__aeabi_dmul>
 8006462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006464:	9d01      	ldr	r5, [sp, #4]
 8006466:	930f      	str	r3, [sp, #60]	; 0x3c
 8006468:	4682      	mov	sl, r0
 800646a:	468b      	mov	fp, r1
 800646c:	4649      	mov	r1, r9
 800646e:	4640      	mov	r0, r8
 8006470:	f7fa fb72 	bl	8000b58 <__aeabi_d2iz>
 8006474:	4606      	mov	r6, r0
 8006476:	f7fa f855 	bl	8000524 <__aeabi_i2d>
 800647a:	3630      	adds	r6, #48	; 0x30
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	4640      	mov	r0, r8
 8006482:	4649      	mov	r1, r9
 8006484:	f7f9 ff00 	bl	8000288 <__aeabi_dsub>
 8006488:	f805 6b01 	strb.w	r6, [r5], #1
 800648c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800648e:	429d      	cmp	r5, r3
 8006490:	4680      	mov	r8, r0
 8006492:	4689      	mov	r9, r1
 8006494:	f04f 0200 	mov.w	r2, #0
 8006498:	d124      	bne.n	80064e4 <_dtoa_r+0x60c>
 800649a:	4b1b      	ldr	r3, [pc, #108]	; (8006508 <_dtoa_r+0x630>)
 800649c:	4650      	mov	r0, sl
 800649e:	4659      	mov	r1, fp
 80064a0:	f7f9 fef4 	bl	800028c <__adddf3>
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	4640      	mov	r0, r8
 80064aa:	4649      	mov	r1, r9
 80064ac:	f7fa fb34 	bl	8000b18 <__aeabi_dcmpgt>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	d173      	bne.n	800659c <_dtoa_r+0x6c4>
 80064b4:	4652      	mov	r2, sl
 80064b6:	465b      	mov	r3, fp
 80064b8:	4913      	ldr	r1, [pc, #76]	; (8006508 <_dtoa_r+0x630>)
 80064ba:	2000      	movs	r0, #0
 80064bc:	f7f9 fee4 	bl	8000288 <__aeabi_dsub>
 80064c0:	4602      	mov	r2, r0
 80064c2:	460b      	mov	r3, r1
 80064c4:	4640      	mov	r0, r8
 80064c6:	4649      	mov	r1, r9
 80064c8:	f7fa fb08 	bl	8000adc <__aeabi_dcmplt>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	f43f af35 	beq.w	800633c <_dtoa_r+0x464>
 80064d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064d4:	1e6b      	subs	r3, r5, #1
 80064d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80064d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064dc:	2b30      	cmp	r3, #48	; 0x30
 80064de:	d0f8      	beq.n	80064d2 <_dtoa_r+0x5fa>
 80064e0:	9700      	str	r7, [sp, #0]
 80064e2:	e049      	b.n	8006578 <_dtoa_r+0x6a0>
 80064e4:	4b05      	ldr	r3, [pc, #20]	; (80064fc <_dtoa_r+0x624>)
 80064e6:	f7fa f887 	bl	80005f8 <__aeabi_dmul>
 80064ea:	4680      	mov	r8, r0
 80064ec:	4689      	mov	r9, r1
 80064ee:	e7bd      	b.n	800646c <_dtoa_r+0x594>
 80064f0:	08008470 	.word	0x08008470
 80064f4:	08008448 	.word	0x08008448
 80064f8:	3ff00000 	.word	0x3ff00000
 80064fc:	40240000 	.word	0x40240000
 8006500:	401c0000 	.word	0x401c0000
 8006504:	40140000 	.word	0x40140000
 8006508:	3fe00000 	.word	0x3fe00000
 800650c:	9d01      	ldr	r5, [sp, #4]
 800650e:	4656      	mov	r6, sl
 8006510:	465f      	mov	r7, fp
 8006512:	4642      	mov	r2, r8
 8006514:	464b      	mov	r3, r9
 8006516:	4630      	mov	r0, r6
 8006518:	4639      	mov	r1, r7
 800651a:	f7fa f997 	bl	800084c <__aeabi_ddiv>
 800651e:	f7fa fb1b 	bl	8000b58 <__aeabi_d2iz>
 8006522:	4682      	mov	sl, r0
 8006524:	f7f9 fffe 	bl	8000524 <__aeabi_i2d>
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	f7fa f864 	bl	80005f8 <__aeabi_dmul>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	4630      	mov	r0, r6
 8006536:	4639      	mov	r1, r7
 8006538:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800653c:	f7f9 fea4 	bl	8000288 <__aeabi_dsub>
 8006540:	f805 6b01 	strb.w	r6, [r5], #1
 8006544:	9e01      	ldr	r6, [sp, #4]
 8006546:	9f03      	ldr	r7, [sp, #12]
 8006548:	1bae      	subs	r6, r5, r6
 800654a:	42b7      	cmp	r7, r6
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	d135      	bne.n	80065be <_dtoa_r+0x6e6>
 8006552:	f7f9 fe9b 	bl	800028c <__adddf3>
 8006556:	4642      	mov	r2, r8
 8006558:	464b      	mov	r3, r9
 800655a:	4606      	mov	r6, r0
 800655c:	460f      	mov	r7, r1
 800655e:	f7fa fadb 	bl	8000b18 <__aeabi_dcmpgt>
 8006562:	b9d0      	cbnz	r0, 800659a <_dtoa_r+0x6c2>
 8006564:	4642      	mov	r2, r8
 8006566:	464b      	mov	r3, r9
 8006568:	4630      	mov	r0, r6
 800656a:	4639      	mov	r1, r7
 800656c:	f7fa faac 	bl	8000ac8 <__aeabi_dcmpeq>
 8006570:	b110      	cbz	r0, 8006578 <_dtoa_r+0x6a0>
 8006572:	f01a 0f01 	tst.w	sl, #1
 8006576:	d110      	bne.n	800659a <_dtoa_r+0x6c2>
 8006578:	4620      	mov	r0, r4
 800657a:	ee18 1a10 	vmov	r1, s16
 800657e:	f000 faf3 	bl	8006b68 <_Bfree>
 8006582:	2300      	movs	r3, #0
 8006584:	9800      	ldr	r0, [sp, #0]
 8006586:	702b      	strb	r3, [r5, #0]
 8006588:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800658a:	3001      	adds	r0, #1
 800658c:	6018      	str	r0, [r3, #0]
 800658e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006590:	2b00      	cmp	r3, #0
 8006592:	f43f acf1 	beq.w	8005f78 <_dtoa_r+0xa0>
 8006596:	601d      	str	r5, [r3, #0]
 8006598:	e4ee      	b.n	8005f78 <_dtoa_r+0xa0>
 800659a:	9f00      	ldr	r7, [sp, #0]
 800659c:	462b      	mov	r3, r5
 800659e:	461d      	mov	r5, r3
 80065a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065a4:	2a39      	cmp	r2, #57	; 0x39
 80065a6:	d106      	bne.n	80065b6 <_dtoa_r+0x6de>
 80065a8:	9a01      	ldr	r2, [sp, #4]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d1f7      	bne.n	800659e <_dtoa_r+0x6c6>
 80065ae:	9901      	ldr	r1, [sp, #4]
 80065b0:	2230      	movs	r2, #48	; 0x30
 80065b2:	3701      	adds	r7, #1
 80065b4:	700a      	strb	r2, [r1, #0]
 80065b6:	781a      	ldrb	r2, [r3, #0]
 80065b8:	3201      	adds	r2, #1
 80065ba:	701a      	strb	r2, [r3, #0]
 80065bc:	e790      	b.n	80064e0 <_dtoa_r+0x608>
 80065be:	4ba6      	ldr	r3, [pc, #664]	; (8006858 <_dtoa_r+0x980>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	f7fa f819 	bl	80005f8 <__aeabi_dmul>
 80065c6:	2200      	movs	r2, #0
 80065c8:	2300      	movs	r3, #0
 80065ca:	4606      	mov	r6, r0
 80065cc:	460f      	mov	r7, r1
 80065ce:	f7fa fa7b 	bl	8000ac8 <__aeabi_dcmpeq>
 80065d2:	2800      	cmp	r0, #0
 80065d4:	d09d      	beq.n	8006512 <_dtoa_r+0x63a>
 80065d6:	e7cf      	b.n	8006578 <_dtoa_r+0x6a0>
 80065d8:	9a08      	ldr	r2, [sp, #32]
 80065da:	2a00      	cmp	r2, #0
 80065dc:	f000 80d7 	beq.w	800678e <_dtoa_r+0x8b6>
 80065e0:	9a06      	ldr	r2, [sp, #24]
 80065e2:	2a01      	cmp	r2, #1
 80065e4:	f300 80ba 	bgt.w	800675c <_dtoa_r+0x884>
 80065e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065ea:	2a00      	cmp	r2, #0
 80065ec:	f000 80b2 	beq.w	8006754 <_dtoa_r+0x87c>
 80065f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065f4:	9e07      	ldr	r6, [sp, #28]
 80065f6:	9d04      	ldr	r5, [sp, #16]
 80065f8:	9a04      	ldr	r2, [sp, #16]
 80065fa:	441a      	add	r2, r3
 80065fc:	9204      	str	r2, [sp, #16]
 80065fe:	9a05      	ldr	r2, [sp, #20]
 8006600:	2101      	movs	r1, #1
 8006602:	441a      	add	r2, r3
 8006604:	4620      	mov	r0, r4
 8006606:	9205      	str	r2, [sp, #20]
 8006608:	f000 fb66 	bl	8006cd8 <__i2b>
 800660c:	4607      	mov	r7, r0
 800660e:	2d00      	cmp	r5, #0
 8006610:	dd0c      	ble.n	800662c <_dtoa_r+0x754>
 8006612:	9b05      	ldr	r3, [sp, #20]
 8006614:	2b00      	cmp	r3, #0
 8006616:	dd09      	ble.n	800662c <_dtoa_r+0x754>
 8006618:	42ab      	cmp	r3, r5
 800661a:	9a04      	ldr	r2, [sp, #16]
 800661c:	bfa8      	it	ge
 800661e:	462b      	movge	r3, r5
 8006620:	1ad2      	subs	r2, r2, r3
 8006622:	9204      	str	r2, [sp, #16]
 8006624:	9a05      	ldr	r2, [sp, #20]
 8006626:	1aed      	subs	r5, r5, r3
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	9305      	str	r3, [sp, #20]
 800662c:	9b07      	ldr	r3, [sp, #28]
 800662e:	b31b      	cbz	r3, 8006678 <_dtoa_r+0x7a0>
 8006630:	9b08      	ldr	r3, [sp, #32]
 8006632:	2b00      	cmp	r3, #0
 8006634:	f000 80af 	beq.w	8006796 <_dtoa_r+0x8be>
 8006638:	2e00      	cmp	r6, #0
 800663a:	dd13      	ble.n	8006664 <_dtoa_r+0x78c>
 800663c:	4639      	mov	r1, r7
 800663e:	4632      	mov	r2, r6
 8006640:	4620      	mov	r0, r4
 8006642:	f000 fc09 	bl	8006e58 <__pow5mult>
 8006646:	ee18 2a10 	vmov	r2, s16
 800664a:	4601      	mov	r1, r0
 800664c:	4607      	mov	r7, r0
 800664e:	4620      	mov	r0, r4
 8006650:	f000 fb58 	bl	8006d04 <__multiply>
 8006654:	ee18 1a10 	vmov	r1, s16
 8006658:	4680      	mov	r8, r0
 800665a:	4620      	mov	r0, r4
 800665c:	f000 fa84 	bl	8006b68 <_Bfree>
 8006660:	ee08 8a10 	vmov	s16, r8
 8006664:	9b07      	ldr	r3, [sp, #28]
 8006666:	1b9a      	subs	r2, r3, r6
 8006668:	d006      	beq.n	8006678 <_dtoa_r+0x7a0>
 800666a:	ee18 1a10 	vmov	r1, s16
 800666e:	4620      	mov	r0, r4
 8006670:	f000 fbf2 	bl	8006e58 <__pow5mult>
 8006674:	ee08 0a10 	vmov	s16, r0
 8006678:	2101      	movs	r1, #1
 800667a:	4620      	mov	r0, r4
 800667c:	f000 fb2c 	bl	8006cd8 <__i2b>
 8006680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006682:	2b00      	cmp	r3, #0
 8006684:	4606      	mov	r6, r0
 8006686:	f340 8088 	ble.w	800679a <_dtoa_r+0x8c2>
 800668a:	461a      	mov	r2, r3
 800668c:	4601      	mov	r1, r0
 800668e:	4620      	mov	r0, r4
 8006690:	f000 fbe2 	bl	8006e58 <__pow5mult>
 8006694:	9b06      	ldr	r3, [sp, #24]
 8006696:	2b01      	cmp	r3, #1
 8006698:	4606      	mov	r6, r0
 800669a:	f340 8081 	ble.w	80067a0 <_dtoa_r+0x8c8>
 800669e:	f04f 0800 	mov.w	r8, #0
 80066a2:	6933      	ldr	r3, [r6, #16]
 80066a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80066a8:	6918      	ldr	r0, [r3, #16]
 80066aa:	f000 fac5 	bl	8006c38 <__hi0bits>
 80066ae:	f1c0 0020 	rsb	r0, r0, #32
 80066b2:	9b05      	ldr	r3, [sp, #20]
 80066b4:	4418      	add	r0, r3
 80066b6:	f010 001f 	ands.w	r0, r0, #31
 80066ba:	f000 8092 	beq.w	80067e2 <_dtoa_r+0x90a>
 80066be:	f1c0 0320 	rsb	r3, r0, #32
 80066c2:	2b04      	cmp	r3, #4
 80066c4:	f340 808a 	ble.w	80067dc <_dtoa_r+0x904>
 80066c8:	f1c0 001c 	rsb	r0, r0, #28
 80066cc:	9b04      	ldr	r3, [sp, #16]
 80066ce:	4403      	add	r3, r0
 80066d0:	9304      	str	r3, [sp, #16]
 80066d2:	9b05      	ldr	r3, [sp, #20]
 80066d4:	4403      	add	r3, r0
 80066d6:	4405      	add	r5, r0
 80066d8:	9305      	str	r3, [sp, #20]
 80066da:	9b04      	ldr	r3, [sp, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	dd07      	ble.n	80066f0 <_dtoa_r+0x818>
 80066e0:	ee18 1a10 	vmov	r1, s16
 80066e4:	461a      	mov	r2, r3
 80066e6:	4620      	mov	r0, r4
 80066e8:	f000 fc10 	bl	8006f0c <__lshift>
 80066ec:	ee08 0a10 	vmov	s16, r0
 80066f0:	9b05      	ldr	r3, [sp, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	dd05      	ble.n	8006702 <_dtoa_r+0x82a>
 80066f6:	4631      	mov	r1, r6
 80066f8:	461a      	mov	r2, r3
 80066fa:	4620      	mov	r0, r4
 80066fc:	f000 fc06 	bl	8006f0c <__lshift>
 8006700:	4606      	mov	r6, r0
 8006702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006704:	2b00      	cmp	r3, #0
 8006706:	d06e      	beq.n	80067e6 <_dtoa_r+0x90e>
 8006708:	ee18 0a10 	vmov	r0, s16
 800670c:	4631      	mov	r1, r6
 800670e:	f000 fc6d 	bl	8006fec <__mcmp>
 8006712:	2800      	cmp	r0, #0
 8006714:	da67      	bge.n	80067e6 <_dtoa_r+0x90e>
 8006716:	9b00      	ldr	r3, [sp, #0]
 8006718:	3b01      	subs	r3, #1
 800671a:	ee18 1a10 	vmov	r1, s16
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	220a      	movs	r2, #10
 8006722:	2300      	movs	r3, #0
 8006724:	4620      	mov	r0, r4
 8006726:	f000 fa41 	bl	8006bac <__multadd>
 800672a:	9b08      	ldr	r3, [sp, #32]
 800672c:	ee08 0a10 	vmov	s16, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	f000 81b1 	beq.w	8006a98 <_dtoa_r+0xbc0>
 8006736:	2300      	movs	r3, #0
 8006738:	4639      	mov	r1, r7
 800673a:	220a      	movs	r2, #10
 800673c:	4620      	mov	r0, r4
 800673e:	f000 fa35 	bl	8006bac <__multadd>
 8006742:	9b02      	ldr	r3, [sp, #8]
 8006744:	2b00      	cmp	r3, #0
 8006746:	4607      	mov	r7, r0
 8006748:	f300 808e 	bgt.w	8006868 <_dtoa_r+0x990>
 800674c:	9b06      	ldr	r3, [sp, #24]
 800674e:	2b02      	cmp	r3, #2
 8006750:	dc51      	bgt.n	80067f6 <_dtoa_r+0x91e>
 8006752:	e089      	b.n	8006868 <_dtoa_r+0x990>
 8006754:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006756:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800675a:	e74b      	b.n	80065f4 <_dtoa_r+0x71c>
 800675c:	9b03      	ldr	r3, [sp, #12]
 800675e:	1e5e      	subs	r6, r3, #1
 8006760:	9b07      	ldr	r3, [sp, #28]
 8006762:	42b3      	cmp	r3, r6
 8006764:	bfbf      	itttt	lt
 8006766:	9b07      	ldrlt	r3, [sp, #28]
 8006768:	9607      	strlt	r6, [sp, #28]
 800676a:	1af2      	sublt	r2, r6, r3
 800676c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800676e:	bfb6      	itet	lt
 8006770:	189b      	addlt	r3, r3, r2
 8006772:	1b9e      	subge	r6, r3, r6
 8006774:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006776:	9b03      	ldr	r3, [sp, #12]
 8006778:	bfb8      	it	lt
 800677a:	2600      	movlt	r6, #0
 800677c:	2b00      	cmp	r3, #0
 800677e:	bfb7      	itett	lt
 8006780:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006784:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006788:	1a9d      	sublt	r5, r3, r2
 800678a:	2300      	movlt	r3, #0
 800678c:	e734      	b.n	80065f8 <_dtoa_r+0x720>
 800678e:	9e07      	ldr	r6, [sp, #28]
 8006790:	9d04      	ldr	r5, [sp, #16]
 8006792:	9f08      	ldr	r7, [sp, #32]
 8006794:	e73b      	b.n	800660e <_dtoa_r+0x736>
 8006796:	9a07      	ldr	r2, [sp, #28]
 8006798:	e767      	b.n	800666a <_dtoa_r+0x792>
 800679a:	9b06      	ldr	r3, [sp, #24]
 800679c:	2b01      	cmp	r3, #1
 800679e:	dc18      	bgt.n	80067d2 <_dtoa_r+0x8fa>
 80067a0:	f1ba 0f00 	cmp.w	sl, #0
 80067a4:	d115      	bne.n	80067d2 <_dtoa_r+0x8fa>
 80067a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067aa:	b993      	cbnz	r3, 80067d2 <_dtoa_r+0x8fa>
 80067ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80067b0:	0d1b      	lsrs	r3, r3, #20
 80067b2:	051b      	lsls	r3, r3, #20
 80067b4:	b183      	cbz	r3, 80067d8 <_dtoa_r+0x900>
 80067b6:	9b04      	ldr	r3, [sp, #16]
 80067b8:	3301      	adds	r3, #1
 80067ba:	9304      	str	r3, [sp, #16]
 80067bc:	9b05      	ldr	r3, [sp, #20]
 80067be:	3301      	adds	r3, #1
 80067c0:	9305      	str	r3, [sp, #20]
 80067c2:	f04f 0801 	mov.w	r8, #1
 80067c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f47f af6a 	bne.w	80066a2 <_dtoa_r+0x7ca>
 80067ce:	2001      	movs	r0, #1
 80067d0:	e76f      	b.n	80066b2 <_dtoa_r+0x7da>
 80067d2:	f04f 0800 	mov.w	r8, #0
 80067d6:	e7f6      	b.n	80067c6 <_dtoa_r+0x8ee>
 80067d8:	4698      	mov	r8, r3
 80067da:	e7f4      	b.n	80067c6 <_dtoa_r+0x8ee>
 80067dc:	f43f af7d 	beq.w	80066da <_dtoa_r+0x802>
 80067e0:	4618      	mov	r0, r3
 80067e2:	301c      	adds	r0, #28
 80067e4:	e772      	b.n	80066cc <_dtoa_r+0x7f4>
 80067e6:	9b03      	ldr	r3, [sp, #12]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	dc37      	bgt.n	800685c <_dtoa_r+0x984>
 80067ec:	9b06      	ldr	r3, [sp, #24]
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	dd34      	ble.n	800685c <_dtoa_r+0x984>
 80067f2:	9b03      	ldr	r3, [sp, #12]
 80067f4:	9302      	str	r3, [sp, #8]
 80067f6:	9b02      	ldr	r3, [sp, #8]
 80067f8:	b96b      	cbnz	r3, 8006816 <_dtoa_r+0x93e>
 80067fa:	4631      	mov	r1, r6
 80067fc:	2205      	movs	r2, #5
 80067fe:	4620      	mov	r0, r4
 8006800:	f000 f9d4 	bl	8006bac <__multadd>
 8006804:	4601      	mov	r1, r0
 8006806:	4606      	mov	r6, r0
 8006808:	ee18 0a10 	vmov	r0, s16
 800680c:	f000 fbee 	bl	8006fec <__mcmp>
 8006810:	2800      	cmp	r0, #0
 8006812:	f73f adbb 	bgt.w	800638c <_dtoa_r+0x4b4>
 8006816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006818:	9d01      	ldr	r5, [sp, #4]
 800681a:	43db      	mvns	r3, r3
 800681c:	9300      	str	r3, [sp, #0]
 800681e:	f04f 0800 	mov.w	r8, #0
 8006822:	4631      	mov	r1, r6
 8006824:	4620      	mov	r0, r4
 8006826:	f000 f99f 	bl	8006b68 <_Bfree>
 800682a:	2f00      	cmp	r7, #0
 800682c:	f43f aea4 	beq.w	8006578 <_dtoa_r+0x6a0>
 8006830:	f1b8 0f00 	cmp.w	r8, #0
 8006834:	d005      	beq.n	8006842 <_dtoa_r+0x96a>
 8006836:	45b8      	cmp	r8, r7
 8006838:	d003      	beq.n	8006842 <_dtoa_r+0x96a>
 800683a:	4641      	mov	r1, r8
 800683c:	4620      	mov	r0, r4
 800683e:	f000 f993 	bl	8006b68 <_Bfree>
 8006842:	4639      	mov	r1, r7
 8006844:	4620      	mov	r0, r4
 8006846:	f000 f98f 	bl	8006b68 <_Bfree>
 800684a:	e695      	b.n	8006578 <_dtoa_r+0x6a0>
 800684c:	2600      	movs	r6, #0
 800684e:	4637      	mov	r7, r6
 8006850:	e7e1      	b.n	8006816 <_dtoa_r+0x93e>
 8006852:	9700      	str	r7, [sp, #0]
 8006854:	4637      	mov	r7, r6
 8006856:	e599      	b.n	800638c <_dtoa_r+0x4b4>
 8006858:	40240000 	.word	0x40240000
 800685c:	9b08      	ldr	r3, [sp, #32]
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 80ca 	beq.w	80069f8 <_dtoa_r+0xb20>
 8006864:	9b03      	ldr	r3, [sp, #12]
 8006866:	9302      	str	r3, [sp, #8]
 8006868:	2d00      	cmp	r5, #0
 800686a:	dd05      	ble.n	8006878 <_dtoa_r+0x9a0>
 800686c:	4639      	mov	r1, r7
 800686e:	462a      	mov	r2, r5
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fb4b 	bl	8006f0c <__lshift>
 8006876:	4607      	mov	r7, r0
 8006878:	f1b8 0f00 	cmp.w	r8, #0
 800687c:	d05b      	beq.n	8006936 <_dtoa_r+0xa5e>
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	4620      	mov	r0, r4
 8006882:	f000 f931 	bl	8006ae8 <_Balloc>
 8006886:	4605      	mov	r5, r0
 8006888:	b928      	cbnz	r0, 8006896 <_dtoa_r+0x9be>
 800688a:	4b87      	ldr	r3, [pc, #540]	; (8006aa8 <_dtoa_r+0xbd0>)
 800688c:	4602      	mov	r2, r0
 800688e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006892:	f7ff bb3b 	b.w	8005f0c <_dtoa_r+0x34>
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	3202      	adds	r2, #2
 800689a:	0092      	lsls	r2, r2, #2
 800689c:	f107 010c 	add.w	r1, r7, #12
 80068a0:	300c      	adds	r0, #12
 80068a2:	f000 f913 	bl	8006acc <memcpy>
 80068a6:	2201      	movs	r2, #1
 80068a8:	4629      	mov	r1, r5
 80068aa:	4620      	mov	r0, r4
 80068ac:	f000 fb2e 	bl	8006f0c <__lshift>
 80068b0:	9b01      	ldr	r3, [sp, #4]
 80068b2:	f103 0901 	add.w	r9, r3, #1
 80068b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80068ba:	4413      	add	r3, r2
 80068bc:	9305      	str	r3, [sp, #20]
 80068be:	f00a 0301 	and.w	r3, sl, #1
 80068c2:	46b8      	mov	r8, r7
 80068c4:	9304      	str	r3, [sp, #16]
 80068c6:	4607      	mov	r7, r0
 80068c8:	4631      	mov	r1, r6
 80068ca:	ee18 0a10 	vmov	r0, s16
 80068ce:	f7ff fa75 	bl	8005dbc <quorem>
 80068d2:	4641      	mov	r1, r8
 80068d4:	9002      	str	r0, [sp, #8]
 80068d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80068da:	ee18 0a10 	vmov	r0, s16
 80068de:	f000 fb85 	bl	8006fec <__mcmp>
 80068e2:	463a      	mov	r2, r7
 80068e4:	9003      	str	r0, [sp, #12]
 80068e6:	4631      	mov	r1, r6
 80068e8:	4620      	mov	r0, r4
 80068ea:	f000 fb9b 	bl	8007024 <__mdiff>
 80068ee:	68c2      	ldr	r2, [r0, #12]
 80068f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80068f4:	4605      	mov	r5, r0
 80068f6:	bb02      	cbnz	r2, 800693a <_dtoa_r+0xa62>
 80068f8:	4601      	mov	r1, r0
 80068fa:	ee18 0a10 	vmov	r0, s16
 80068fe:	f000 fb75 	bl	8006fec <__mcmp>
 8006902:	4602      	mov	r2, r0
 8006904:	4629      	mov	r1, r5
 8006906:	4620      	mov	r0, r4
 8006908:	9207      	str	r2, [sp, #28]
 800690a:	f000 f92d 	bl	8006b68 <_Bfree>
 800690e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006912:	ea43 0102 	orr.w	r1, r3, r2
 8006916:	9b04      	ldr	r3, [sp, #16]
 8006918:	430b      	orrs	r3, r1
 800691a:	464d      	mov	r5, r9
 800691c:	d10f      	bne.n	800693e <_dtoa_r+0xa66>
 800691e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006922:	d02a      	beq.n	800697a <_dtoa_r+0xaa2>
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	2b00      	cmp	r3, #0
 8006928:	dd02      	ble.n	8006930 <_dtoa_r+0xa58>
 800692a:	9b02      	ldr	r3, [sp, #8]
 800692c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006930:	f88b a000 	strb.w	sl, [fp]
 8006934:	e775      	b.n	8006822 <_dtoa_r+0x94a>
 8006936:	4638      	mov	r0, r7
 8006938:	e7ba      	b.n	80068b0 <_dtoa_r+0x9d8>
 800693a:	2201      	movs	r2, #1
 800693c:	e7e2      	b.n	8006904 <_dtoa_r+0xa2c>
 800693e:	9b03      	ldr	r3, [sp, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	db04      	blt.n	800694e <_dtoa_r+0xa76>
 8006944:	9906      	ldr	r1, [sp, #24]
 8006946:	430b      	orrs	r3, r1
 8006948:	9904      	ldr	r1, [sp, #16]
 800694a:	430b      	orrs	r3, r1
 800694c:	d122      	bne.n	8006994 <_dtoa_r+0xabc>
 800694e:	2a00      	cmp	r2, #0
 8006950:	ddee      	ble.n	8006930 <_dtoa_r+0xa58>
 8006952:	ee18 1a10 	vmov	r1, s16
 8006956:	2201      	movs	r2, #1
 8006958:	4620      	mov	r0, r4
 800695a:	f000 fad7 	bl	8006f0c <__lshift>
 800695e:	4631      	mov	r1, r6
 8006960:	ee08 0a10 	vmov	s16, r0
 8006964:	f000 fb42 	bl	8006fec <__mcmp>
 8006968:	2800      	cmp	r0, #0
 800696a:	dc03      	bgt.n	8006974 <_dtoa_r+0xa9c>
 800696c:	d1e0      	bne.n	8006930 <_dtoa_r+0xa58>
 800696e:	f01a 0f01 	tst.w	sl, #1
 8006972:	d0dd      	beq.n	8006930 <_dtoa_r+0xa58>
 8006974:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006978:	d1d7      	bne.n	800692a <_dtoa_r+0xa52>
 800697a:	2339      	movs	r3, #57	; 0x39
 800697c:	f88b 3000 	strb.w	r3, [fp]
 8006980:	462b      	mov	r3, r5
 8006982:	461d      	mov	r5, r3
 8006984:	3b01      	subs	r3, #1
 8006986:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800698a:	2a39      	cmp	r2, #57	; 0x39
 800698c:	d071      	beq.n	8006a72 <_dtoa_r+0xb9a>
 800698e:	3201      	adds	r2, #1
 8006990:	701a      	strb	r2, [r3, #0]
 8006992:	e746      	b.n	8006822 <_dtoa_r+0x94a>
 8006994:	2a00      	cmp	r2, #0
 8006996:	dd07      	ble.n	80069a8 <_dtoa_r+0xad0>
 8006998:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800699c:	d0ed      	beq.n	800697a <_dtoa_r+0xaa2>
 800699e:	f10a 0301 	add.w	r3, sl, #1
 80069a2:	f88b 3000 	strb.w	r3, [fp]
 80069a6:	e73c      	b.n	8006822 <_dtoa_r+0x94a>
 80069a8:	9b05      	ldr	r3, [sp, #20]
 80069aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80069ae:	4599      	cmp	r9, r3
 80069b0:	d047      	beq.n	8006a42 <_dtoa_r+0xb6a>
 80069b2:	ee18 1a10 	vmov	r1, s16
 80069b6:	2300      	movs	r3, #0
 80069b8:	220a      	movs	r2, #10
 80069ba:	4620      	mov	r0, r4
 80069bc:	f000 f8f6 	bl	8006bac <__multadd>
 80069c0:	45b8      	cmp	r8, r7
 80069c2:	ee08 0a10 	vmov	s16, r0
 80069c6:	f04f 0300 	mov.w	r3, #0
 80069ca:	f04f 020a 	mov.w	r2, #10
 80069ce:	4641      	mov	r1, r8
 80069d0:	4620      	mov	r0, r4
 80069d2:	d106      	bne.n	80069e2 <_dtoa_r+0xb0a>
 80069d4:	f000 f8ea 	bl	8006bac <__multadd>
 80069d8:	4680      	mov	r8, r0
 80069da:	4607      	mov	r7, r0
 80069dc:	f109 0901 	add.w	r9, r9, #1
 80069e0:	e772      	b.n	80068c8 <_dtoa_r+0x9f0>
 80069e2:	f000 f8e3 	bl	8006bac <__multadd>
 80069e6:	4639      	mov	r1, r7
 80069e8:	4680      	mov	r8, r0
 80069ea:	2300      	movs	r3, #0
 80069ec:	220a      	movs	r2, #10
 80069ee:	4620      	mov	r0, r4
 80069f0:	f000 f8dc 	bl	8006bac <__multadd>
 80069f4:	4607      	mov	r7, r0
 80069f6:	e7f1      	b.n	80069dc <_dtoa_r+0xb04>
 80069f8:	9b03      	ldr	r3, [sp, #12]
 80069fa:	9302      	str	r3, [sp, #8]
 80069fc:	9d01      	ldr	r5, [sp, #4]
 80069fe:	ee18 0a10 	vmov	r0, s16
 8006a02:	4631      	mov	r1, r6
 8006a04:	f7ff f9da 	bl	8005dbc <quorem>
 8006a08:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006a0c:	9b01      	ldr	r3, [sp, #4]
 8006a0e:	f805 ab01 	strb.w	sl, [r5], #1
 8006a12:	1aea      	subs	r2, r5, r3
 8006a14:	9b02      	ldr	r3, [sp, #8]
 8006a16:	4293      	cmp	r3, r2
 8006a18:	dd09      	ble.n	8006a2e <_dtoa_r+0xb56>
 8006a1a:	ee18 1a10 	vmov	r1, s16
 8006a1e:	2300      	movs	r3, #0
 8006a20:	220a      	movs	r2, #10
 8006a22:	4620      	mov	r0, r4
 8006a24:	f000 f8c2 	bl	8006bac <__multadd>
 8006a28:	ee08 0a10 	vmov	s16, r0
 8006a2c:	e7e7      	b.n	80069fe <_dtoa_r+0xb26>
 8006a2e:	9b02      	ldr	r3, [sp, #8]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	bfc8      	it	gt
 8006a34:	461d      	movgt	r5, r3
 8006a36:	9b01      	ldr	r3, [sp, #4]
 8006a38:	bfd8      	it	le
 8006a3a:	2501      	movle	r5, #1
 8006a3c:	441d      	add	r5, r3
 8006a3e:	f04f 0800 	mov.w	r8, #0
 8006a42:	ee18 1a10 	vmov	r1, s16
 8006a46:	2201      	movs	r2, #1
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f000 fa5f 	bl	8006f0c <__lshift>
 8006a4e:	4631      	mov	r1, r6
 8006a50:	ee08 0a10 	vmov	s16, r0
 8006a54:	f000 faca 	bl	8006fec <__mcmp>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	dc91      	bgt.n	8006980 <_dtoa_r+0xaa8>
 8006a5c:	d102      	bne.n	8006a64 <_dtoa_r+0xb8c>
 8006a5e:	f01a 0f01 	tst.w	sl, #1
 8006a62:	d18d      	bne.n	8006980 <_dtoa_r+0xaa8>
 8006a64:	462b      	mov	r3, r5
 8006a66:	461d      	mov	r5, r3
 8006a68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a6c:	2a30      	cmp	r2, #48	; 0x30
 8006a6e:	d0fa      	beq.n	8006a66 <_dtoa_r+0xb8e>
 8006a70:	e6d7      	b.n	8006822 <_dtoa_r+0x94a>
 8006a72:	9a01      	ldr	r2, [sp, #4]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d184      	bne.n	8006982 <_dtoa_r+0xaaa>
 8006a78:	9b00      	ldr	r3, [sp, #0]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	2331      	movs	r3, #49	; 0x31
 8006a80:	7013      	strb	r3, [r2, #0]
 8006a82:	e6ce      	b.n	8006822 <_dtoa_r+0x94a>
 8006a84:	4b09      	ldr	r3, [pc, #36]	; (8006aac <_dtoa_r+0xbd4>)
 8006a86:	f7ff ba95 	b.w	8005fb4 <_dtoa_r+0xdc>
 8006a8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f47f aa6e 	bne.w	8005f6e <_dtoa_r+0x96>
 8006a92:	4b07      	ldr	r3, [pc, #28]	; (8006ab0 <_dtoa_r+0xbd8>)
 8006a94:	f7ff ba8e 	b.w	8005fb4 <_dtoa_r+0xdc>
 8006a98:	9b02      	ldr	r3, [sp, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	dcae      	bgt.n	80069fc <_dtoa_r+0xb24>
 8006a9e:	9b06      	ldr	r3, [sp, #24]
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	f73f aea8 	bgt.w	80067f6 <_dtoa_r+0x91e>
 8006aa6:	e7a9      	b.n	80069fc <_dtoa_r+0xb24>
 8006aa8:	080083d7 	.word	0x080083d7
 8006aac:	08008334 	.word	0x08008334
 8006ab0:	08008358 	.word	0x08008358

08006ab4 <_localeconv_r>:
 8006ab4:	4800      	ldr	r0, [pc, #0]	; (8006ab8 <_localeconv_r+0x4>)
 8006ab6:	4770      	bx	lr
 8006ab8:	20000160 	.word	0x20000160

08006abc <malloc>:
 8006abc:	4b02      	ldr	r3, [pc, #8]	; (8006ac8 <malloc+0xc>)
 8006abe:	4601      	mov	r1, r0
 8006ac0:	6818      	ldr	r0, [r3, #0]
 8006ac2:	f000 bc17 	b.w	80072f4 <_malloc_r>
 8006ac6:	bf00      	nop
 8006ac8:	2000000c 	.word	0x2000000c

08006acc <memcpy>:
 8006acc:	440a      	add	r2, r1
 8006ace:	4291      	cmp	r1, r2
 8006ad0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ad4:	d100      	bne.n	8006ad8 <memcpy+0xc>
 8006ad6:	4770      	bx	lr
 8006ad8:	b510      	push	{r4, lr}
 8006ada:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ade:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ae2:	4291      	cmp	r1, r2
 8006ae4:	d1f9      	bne.n	8006ada <memcpy+0xe>
 8006ae6:	bd10      	pop	{r4, pc}

08006ae8 <_Balloc>:
 8006ae8:	b570      	push	{r4, r5, r6, lr}
 8006aea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006aec:	4604      	mov	r4, r0
 8006aee:	460d      	mov	r5, r1
 8006af0:	b976      	cbnz	r6, 8006b10 <_Balloc+0x28>
 8006af2:	2010      	movs	r0, #16
 8006af4:	f7ff ffe2 	bl	8006abc <malloc>
 8006af8:	4602      	mov	r2, r0
 8006afa:	6260      	str	r0, [r4, #36]	; 0x24
 8006afc:	b920      	cbnz	r0, 8006b08 <_Balloc+0x20>
 8006afe:	4b18      	ldr	r3, [pc, #96]	; (8006b60 <_Balloc+0x78>)
 8006b00:	4818      	ldr	r0, [pc, #96]	; (8006b64 <_Balloc+0x7c>)
 8006b02:	2166      	movs	r1, #102	; 0x66
 8006b04:	f000 fdd6 	bl	80076b4 <__assert_func>
 8006b08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b0c:	6006      	str	r6, [r0, #0]
 8006b0e:	60c6      	str	r6, [r0, #12]
 8006b10:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b12:	68f3      	ldr	r3, [r6, #12]
 8006b14:	b183      	cbz	r3, 8006b38 <_Balloc+0x50>
 8006b16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b1e:	b9b8      	cbnz	r0, 8006b50 <_Balloc+0x68>
 8006b20:	2101      	movs	r1, #1
 8006b22:	fa01 f605 	lsl.w	r6, r1, r5
 8006b26:	1d72      	adds	r2, r6, #5
 8006b28:	0092      	lsls	r2, r2, #2
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	f000 fb60 	bl	80071f0 <_calloc_r>
 8006b30:	b160      	cbz	r0, 8006b4c <_Balloc+0x64>
 8006b32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b36:	e00e      	b.n	8006b56 <_Balloc+0x6e>
 8006b38:	2221      	movs	r2, #33	; 0x21
 8006b3a:	2104      	movs	r1, #4
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 fb57 	bl	80071f0 <_calloc_r>
 8006b42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b44:	60f0      	str	r0, [r6, #12]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1e4      	bne.n	8006b16 <_Balloc+0x2e>
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	bd70      	pop	{r4, r5, r6, pc}
 8006b50:	6802      	ldr	r2, [r0, #0]
 8006b52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b56:	2300      	movs	r3, #0
 8006b58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b5c:	e7f7      	b.n	8006b4e <_Balloc+0x66>
 8006b5e:	bf00      	nop
 8006b60:	08008365 	.word	0x08008365
 8006b64:	080083e8 	.word	0x080083e8

08006b68 <_Bfree>:
 8006b68:	b570      	push	{r4, r5, r6, lr}
 8006b6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	460c      	mov	r4, r1
 8006b70:	b976      	cbnz	r6, 8006b90 <_Bfree+0x28>
 8006b72:	2010      	movs	r0, #16
 8006b74:	f7ff ffa2 	bl	8006abc <malloc>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	6268      	str	r0, [r5, #36]	; 0x24
 8006b7c:	b920      	cbnz	r0, 8006b88 <_Bfree+0x20>
 8006b7e:	4b09      	ldr	r3, [pc, #36]	; (8006ba4 <_Bfree+0x3c>)
 8006b80:	4809      	ldr	r0, [pc, #36]	; (8006ba8 <_Bfree+0x40>)
 8006b82:	218a      	movs	r1, #138	; 0x8a
 8006b84:	f000 fd96 	bl	80076b4 <__assert_func>
 8006b88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b8c:	6006      	str	r6, [r0, #0]
 8006b8e:	60c6      	str	r6, [r0, #12]
 8006b90:	b13c      	cbz	r4, 8006ba2 <_Bfree+0x3a>
 8006b92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b94:	6862      	ldr	r2, [r4, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b9c:	6021      	str	r1, [r4, #0]
 8006b9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ba2:	bd70      	pop	{r4, r5, r6, pc}
 8006ba4:	08008365 	.word	0x08008365
 8006ba8:	080083e8 	.word	0x080083e8

08006bac <__multadd>:
 8006bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bb0:	690d      	ldr	r5, [r1, #16]
 8006bb2:	4607      	mov	r7, r0
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	461e      	mov	r6, r3
 8006bb8:	f101 0c14 	add.w	ip, r1, #20
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	f8dc 3000 	ldr.w	r3, [ip]
 8006bc2:	b299      	uxth	r1, r3
 8006bc4:	fb02 6101 	mla	r1, r2, r1, r6
 8006bc8:	0c1e      	lsrs	r6, r3, #16
 8006bca:	0c0b      	lsrs	r3, r1, #16
 8006bcc:	fb02 3306 	mla	r3, r2, r6, r3
 8006bd0:	b289      	uxth	r1, r1
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bd8:	4285      	cmp	r5, r0
 8006bda:	f84c 1b04 	str.w	r1, [ip], #4
 8006bde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006be2:	dcec      	bgt.n	8006bbe <__multadd+0x12>
 8006be4:	b30e      	cbz	r6, 8006c2a <__multadd+0x7e>
 8006be6:	68a3      	ldr	r3, [r4, #8]
 8006be8:	42ab      	cmp	r3, r5
 8006bea:	dc19      	bgt.n	8006c20 <__multadd+0x74>
 8006bec:	6861      	ldr	r1, [r4, #4]
 8006bee:	4638      	mov	r0, r7
 8006bf0:	3101      	adds	r1, #1
 8006bf2:	f7ff ff79 	bl	8006ae8 <_Balloc>
 8006bf6:	4680      	mov	r8, r0
 8006bf8:	b928      	cbnz	r0, 8006c06 <__multadd+0x5a>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	4b0c      	ldr	r3, [pc, #48]	; (8006c30 <__multadd+0x84>)
 8006bfe:	480d      	ldr	r0, [pc, #52]	; (8006c34 <__multadd+0x88>)
 8006c00:	21b5      	movs	r1, #181	; 0xb5
 8006c02:	f000 fd57 	bl	80076b4 <__assert_func>
 8006c06:	6922      	ldr	r2, [r4, #16]
 8006c08:	3202      	adds	r2, #2
 8006c0a:	f104 010c 	add.w	r1, r4, #12
 8006c0e:	0092      	lsls	r2, r2, #2
 8006c10:	300c      	adds	r0, #12
 8006c12:	f7ff ff5b 	bl	8006acc <memcpy>
 8006c16:	4621      	mov	r1, r4
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f7ff ffa5 	bl	8006b68 <_Bfree>
 8006c1e:	4644      	mov	r4, r8
 8006c20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c24:	3501      	adds	r5, #1
 8006c26:	615e      	str	r6, [r3, #20]
 8006c28:	6125      	str	r5, [r4, #16]
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c30:	080083d7 	.word	0x080083d7
 8006c34:	080083e8 	.word	0x080083e8

08006c38 <__hi0bits>:
 8006c38:	0c03      	lsrs	r3, r0, #16
 8006c3a:	041b      	lsls	r3, r3, #16
 8006c3c:	b9d3      	cbnz	r3, 8006c74 <__hi0bits+0x3c>
 8006c3e:	0400      	lsls	r0, r0, #16
 8006c40:	2310      	movs	r3, #16
 8006c42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c46:	bf04      	itt	eq
 8006c48:	0200      	lsleq	r0, r0, #8
 8006c4a:	3308      	addeq	r3, #8
 8006c4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c50:	bf04      	itt	eq
 8006c52:	0100      	lsleq	r0, r0, #4
 8006c54:	3304      	addeq	r3, #4
 8006c56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c5a:	bf04      	itt	eq
 8006c5c:	0080      	lsleq	r0, r0, #2
 8006c5e:	3302      	addeq	r3, #2
 8006c60:	2800      	cmp	r0, #0
 8006c62:	db05      	blt.n	8006c70 <__hi0bits+0x38>
 8006c64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c68:	f103 0301 	add.w	r3, r3, #1
 8006c6c:	bf08      	it	eq
 8006c6e:	2320      	moveq	r3, #32
 8006c70:	4618      	mov	r0, r3
 8006c72:	4770      	bx	lr
 8006c74:	2300      	movs	r3, #0
 8006c76:	e7e4      	b.n	8006c42 <__hi0bits+0xa>

08006c78 <__lo0bits>:
 8006c78:	6803      	ldr	r3, [r0, #0]
 8006c7a:	f013 0207 	ands.w	r2, r3, #7
 8006c7e:	4601      	mov	r1, r0
 8006c80:	d00b      	beq.n	8006c9a <__lo0bits+0x22>
 8006c82:	07da      	lsls	r2, r3, #31
 8006c84:	d423      	bmi.n	8006cce <__lo0bits+0x56>
 8006c86:	0798      	lsls	r0, r3, #30
 8006c88:	bf49      	itett	mi
 8006c8a:	085b      	lsrmi	r3, r3, #1
 8006c8c:	089b      	lsrpl	r3, r3, #2
 8006c8e:	2001      	movmi	r0, #1
 8006c90:	600b      	strmi	r3, [r1, #0]
 8006c92:	bf5c      	itt	pl
 8006c94:	600b      	strpl	r3, [r1, #0]
 8006c96:	2002      	movpl	r0, #2
 8006c98:	4770      	bx	lr
 8006c9a:	b298      	uxth	r0, r3
 8006c9c:	b9a8      	cbnz	r0, 8006cca <__lo0bits+0x52>
 8006c9e:	0c1b      	lsrs	r3, r3, #16
 8006ca0:	2010      	movs	r0, #16
 8006ca2:	b2da      	uxtb	r2, r3
 8006ca4:	b90a      	cbnz	r2, 8006caa <__lo0bits+0x32>
 8006ca6:	3008      	adds	r0, #8
 8006ca8:	0a1b      	lsrs	r3, r3, #8
 8006caa:	071a      	lsls	r2, r3, #28
 8006cac:	bf04      	itt	eq
 8006cae:	091b      	lsreq	r3, r3, #4
 8006cb0:	3004      	addeq	r0, #4
 8006cb2:	079a      	lsls	r2, r3, #30
 8006cb4:	bf04      	itt	eq
 8006cb6:	089b      	lsreq	r3, r3, #2
 8006cb8:	3002      	addeq	r0, #2
 8006cba:	07da      	lsls	r2, r3, #31
 8006cbc:	d403      	bmi.n	8006cc6 <__lo0bits+0x4e>
 8006cbe:	085b      	lsrs	r3, r3, #1
 8006cc0:	f100 0001 	add.w	r0, r0, #1
 8006cc4:	d005      	beq.n	8006cd2 <__lo0bits+0x5a>
 8006cc6:	600b      	str	r3, [r1, #0]
 8006cc8:	4770      	bx	lr
 8006cca:	4610      	mov	r0, r2
 8006ccc:	e7e9      	b.n	8006ca2 <__lo0bits+0x2a>
 8006cce:	2000      	movs	r0, #0
 8006cd0:	4770      	bx	lr
 8006cd2:	2020      	movs	r0, #32
 8006cd4:	4770      	bx	lr
	...

08006cd8 <__i2b>:
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	460c      	mov	r4, r1
 8006cdc:	2101      	movs	r1, #1
 8006cde:	f7ff ff03 	bl	8006ae8 <_Balloc>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	b928      	cbnz	r0, 8006cf2 <__i2b+0x1a>
 8006ce6:	4b05      	ldr	r3, [pc, #20]	; (8006cfc <__i2b+0x24>)
 8006ce8:	4805      	ldr	r0, [pc, #20]	; (8006d00 <__i2b+0x28>)
 8006cea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cee:	f000 fce1 	bl	80076b4 <__assert_func>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	6144      	str	r4, [r0, #20]
 8006cf6:	6103      	str	r3, [r0, #16]
 8006cf8:	bd10      	pop	{r4, pc}
 8006cfa:	bf00      	nop
 8006cfc:	080083d7 	.word	0x080083d7
 8006d00:	080083e8 	.word	0x080083e8

08006d04 <__multiply>:
 8006d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d08:	4691      	mov	r9, r2
 8006d0a:	690a      	ldr	r2, [r1, #16]
 8006d0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	bfb8      	it	lt
 8006d14:	460b      	movlt	r3, r1
 8006d16:	460c      	mov	r4, r1
 8006d18:	bfbc      	itt	lt
 8006d1a:	464c      	movlt	r4, r9
 8006d1c:	4699      	movlt	r9, r3
 8006d1e:	6927      	ldr	r7, [r4, #16]
 8006d20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d24:	68a3      	ldr	r3, [r4, #8]
 8006d26:	6861      	ldr	r1, [r4, #4]
 8006d28:	eb07 060a 	add.w	r6, r7, sl
 8006d2c:	42b3      	cmp	r3, r6
 8006d2e:	b085      	sub	sp, #20
 8006d30:	bfb8      	it	lt
 8006d32:	3101      	addlt	r1, #1
 8006d34:	f7ff fed8 	bl	8006ae8 <_Balloc>
 8006d38:	b930      	cbnz	r0, 8006d48 <__multiply+0x44>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	4b44      	ldr	r3, [pc, #272]	; (8006e50 <__multiply+0x14c>)
 8006d3e:	4845      	ldr	r0, [pc, #276]	; (8006e54 <__multiply+0x150>)
 8006d40:	f240 115d 	movw	r1, #349	; 0x15d
 8006d44:	f000 fcb6 	bl	80076b4 <__assert_func>
 8006d48:	f100 0514 	add.w	r5, r0, #20
 8006d4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d50:	462b      	mov	r3, r5
 8006d52:	2200      	movs	r2, #0
 8006d54:	4543      	cmp	r3, r8
 8006d56:	d321      	bcc.n	8006d9c <__multiply+0x98>
 8006d58:	f104 0314 	add.w	r3, r4, #20
 8006d5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006d60:	f109 0314 	add.w	r3, r9, #20
 8006d64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006d68:	9202      	str	r2, [sp, #8]
 8006d6a:	1b3a      	subs	r2, r7, r4
 8006d6c:	3a15      	subs	r2, #21
 8006d6e:	f022 0203 	bic.w	r2, r2, #3
 8006d72:	3204      	adds	r2, #4
 8006d74:	f104 0115 	add.w	r1, r4, #21
 8006d78:	428f      	cmp	r7, r1
 8006d7a:	bf38      	it	cc
 8006d7c:	2204      	movcc	r2, #4
 8006d7e:	9201      	str	r2, [sp, #4]
 8006d80:	9a02      	ldr	r2, [sp, #8]
 8006d82:	9303      	str	r3, [sp, #12]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d80c      	bhi.n	8006da2 <__multiply+0x9e>
 8006d88:	2e00      	cmp	r6, #0
 8006d8a:	dd03      	ble.n	8006d94 <__multiply+0x90>
 8006d8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d05a      	beq.n	8006e4a <__multiply+0x146>
 8006d94:	6106      	str	r6, [r0, #16]
 8006d96:	b005      	add	sp, #20
 8006d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d9c:	f843 2b04 	str.w	r2, [r3], #4
 8006da0:	e7d8      	b.n	8006d54 <__multiply+0x50>
 8006da2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006da6:	f1ba 0f00 	cmp.w	sl, #0
 8006daa:	d024      	beq.n	8006df6 <__multiply+0xf2>
 8006dac:	f104 0e14 	add.w	lr, r4, #20
 8006db0:	46a9      	mov	r9, r5
 8006db2:	f04f 0c00 	mov.w	ip, #0
 8006db6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006dba:	f8d9 1000 	ldr.w	r1, [r9]
 8006dbe:	fa1f fb82 	uxth.w	fp, r2
 8006dc2:	b289      	uxth	r1, r1
 8006dc4:	fb0a 110b 	mla	r1, sl, fp, r1
 8006dc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006dcc:	f8d9 2000 	ldr.w	r2, [r9]
 8006dd0:	4461      	add	r1, ip
 8006dd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006dd6:	fb0a c20b 	mla	r2, sl, fp, ip
 8006dda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006dde:	b289      	uxth	r1, r1
 8006de0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006de4:	4577      	cmp	r7, lr
 8006de6:	f849 1b04 	str.w	r1, [r9], #4
 8006dea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006dee:	d8e2      	bhi.n	8006db6 <__multiply+0xb2>
 8006df0:	9a01      	ldr	r2, [sp, #4]
 8006df2:	f845 c002 	str.w	ip, [r5, r2]
 8006df6:	9a03      	ldr	r2, [sp, #12]
 8006df8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006dfc:	3304      	adds	r3, #4
 8006dfe:	f1b9 0f00 	cmp.w	r9, #0
 8006e02:	d020      	beq.n	8006e46 <__multiply+0x142>
 8006e04:	6829      	ldr	r1, [r5, #0]
 8006e06:	f104 0c14 	add.w	ip, r4, #20
 8006e0a:	46ae      	mov	lr, r5
 8006e0c:	f04f 0a00 	mov.w	sl, #0
 8006e10:	f8bc b000 	ldrh.w	fp, [ip]
 8006e14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e18:	fb09 220b 	mla	r2, r9, fp, r2
 8006e1c:	4492      	add	sl, r2
 8006e1e:	b289      	uxth	r1, r1
 8006e20:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006e24:	f84e 1b04 	str.w	r1, [lr], #4
 8006e28:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e2c:	f8be 1000 	ldrh.w	r1, [lr]
 8006e30:	0c12      	lsrs	r2, r2, #16
 8006e32:	fb09 1102 	mla	r1, r9, r2, r1
 8006e36:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006e3a:	4567      	cmp	r7, ip
 8006e3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e40:	d8e6      	bhi.n	8006e10 <__multiply+0x10c>
 8006e42:	9a01      	ldr	r2, [sp, #4]
 8006e44:	50a9      	str	r1, [r5, r2]
 8006e46:	3504      	adds	r5, #4
 8006e48:	e79a      	b.n	8006d80 <__multiply+0x7c>
 8006e4a:	3e01      	subs	r6, #1
 8006e4c:	e79c      	b.n	8006d88 <__multiply+0x84>
 8006e4e:	bf00      	nop
 8006e50:	080083d7 	.word	0x080083d7
 8006e54:	080083e8 	.word	0x080083e8

08006e58 <__pow5mult>:
 8006e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e5c:	4615      	mov	r5, r2
 8006e5e:	f012 0203 	ands.w	r2, r2, #3
 8006e62:	4606      	mov	r6, r0
 8006e64:	460f      	mov	r7, r1
 8006e66:	d007      	beq.n	8006e78 <__pow5mult+0x20>
 8006e68:	4c25      	ldr	r4, [pc, #148]	; (8006f00 <__pow5mult+0xa8>)
 8006e6a:	3a01      	subs	r2, #1
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e72:	f7ff fe9b 	bl	8006bac <__multadd>
 8006e76:	4607      	mov	r7, r0
 8006e78:	10ad      	asrs	r5, r5, #2
 8006e7a:	d03d      	beq.n	8006ef8 <__pow5mult+0xa0>
 8006e7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e7e:	b97c      	cbnz	r4, 8006ea0 <__pow5mult+0x48>
 8006e80:	2010      	movs	r0, #16
 8006e82:	f7ff fe1b 	bl	8006abc <malloc>
 8006e86:	4602      	mov	r2, r0
 8006e88:	6270      	str	r0, [r6, #36]	; 0x24
 8006e8a:	b928      	cbnz	r0, 8006e98 <__pow5mult+0x40>
 8006e8c:	4b1d      	ldr	r3, [pc, #116]	; (8006f04 <__pow5mult+0xac>)
 8006e8e:	481e      	ldr	r0, [pc, #120]	; (8006f08 <__pow5mult+0xb0>)
 8006e90:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e94:	f000 fc0e 	bl	80076b4 <__assert_func>
 8006e98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e9c:	6004      	str	r4, [r0, #0]
 8006e9e:	60c4      	str	r4, [r0, #12]
 8006ea0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006ea4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ea8:	b94c      	cbnz	r4, 8006ebe <__pow5mult+0x66>
 8006eaa:	f240 2171 	movw	r1, #625	; 0x271
 8006eae:	4630      	mov	r0, r6
 8006eb0:	f7ff ff12 	bl	8006cd8 <__i2b>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006eba:	4604      	mov	r4, r0
 8006ebc:	6003      	str	r3, [r0, #0]
 8006ebe:	f04f 0900 	mov.w	r9, #0
 8006ec2:	07eb      	lsls	r3, r5, #31
 8006ec4:	d50a      	bpl.n	8006edc <__pow5mult+0x84>
 8006ec6:	4639      	mov	r1, r7
 8006ec8:	4622      	mov	r2, r4
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f7ff ff1a 	bl	8006d04 <__multiply>
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	4680      	mov	r8, r0
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	f7ff fe47 	bl	8006b68 <_Bfree>
 8006eda:	4647      	mov	r7, r8
 8006edc:	106d      	asrs	r5, r5, #1
 8006ede:	d00b      	beq.n	8006ef8 <__pow5mult+0xa0>
 8006ee0:	6820      	ldr	r0, [r4, #0]
 8006ee2:	b938      	cbnz	r0, 8006ef4 <__pow5mult+0x9c>
 8006ee4:	4622      	mov	r2, r4
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7ff ff0b 	bl	8006d04 <__multiply>
 8006eee:	6020      	str	r0, [r4, #0]
 8006ef0:	f8c0 9000 	str.w	r9, [r0]
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	e7e4      	b.n	8006ec2 <__pow5mult+0x6a>
 8006ef8:	4638      	mov	r0, r7
 8006efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006efe:	bf00      	nop
 8006f00:	08008538 	.word	0x08008538
 8006f04:	08008365 	.word	0x08008365
 8006f08:	080083e8 	.word	0x080083e8

08006f0c <__lshift>:
 8006f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f10:	460c      	mov	r4, r1
 8006f12:	6849      	ldr	r1, [r1, #4]
 8006f14:	6923      	ldr	r3, [r4, #16]
 8006f16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f1a:	68a3      	ldr	r3, [r4, #8]
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	4691      	mov	r9, r2
 8006f20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f24:	f108 0601 	add.w	r6, r8, #1
 8006f28:	42b3      	cmp	r3, r6
 8006f2a:	db0b      	blt.n	8006f44 <__lshift+0x38>
 8006f2c:	4638      	mov	r0, r7
 8006f2e:	f7ff fddb 	bl	8006ae8 <_Balloc>
 8006f32:	4605      	mov	r5, r0
 8006f34:	b948      	cbnz	r0, 8006f4a <__lshift+0x3e>
 8006f36:	4602      	mov	r2, r0
 8006f38:	4b2a      	ldr	r3, [pc, #168]	; (8006fe4 <__lshift+0xd8>)
 8006f3a:	482b      	ldr	r0, [pc, #172]	; (8006fe8 <__lshift+0xdc>)
 8006f3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006f40:	f000 fbb8 	bl	80076b4 <__assert_func>
 8006f44:	3101      	adds	r1, #1
 8006f46:	005b      	lsls	r3, r3, #1
 8006f48:	e7ee      	b.n	8006f28 <__lshift+0x1c>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f100 0114 	add.w	r1, r0, #20
 8006f50:	f100 0210 	add.w	r2, r0, #16
 8006f54:	4618      	mov	r0, r3
 8006f56:	4553      	cmp	r3, sl
 8006f58:	db37      	blt.n	8006fca <__lshift+0xbe>
 8006f5a:	6920      	ldr	r0, [r4, #16]
 8006f5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f60:	f104 0314 	add.w	r3, r4, #20
 8006f64:	f019 091f 	ands.w	r9, r9, #31
 8006f68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f6c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006f70:	d02f      	beq.n	8006fd2 <__lshift+0xc6>
 8006f72:	f1c9 0e20 	rsb	lr, r9, #32
 8006f76:	468a      	mov	sl, r1
 8006f78:	f04f 0c00 	mov.w	ip, #0
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	fa02 f209 	lsl.w	r2, r2, r9
 8006f82:	ea42 020c 	orr.w	r2, r2, ip
 8006f86:	f84a 2b04 	str.w	r2, [sl], #4
 8006f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f8e:	4298      	cmp	r0, r3
 8006f90:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006f94:	d8f2      	bhi.n	8006f7c <__lshift+0x70>
 8006f96:	1b03      	subs	r3, r0, r4
 8006f98:	3b15      	subs	r3, #21
 8006f9a:	f023 0303 	bic.w	r3, r3, #3
 8006f9e:	3304      	adds	r3, #4
 8006fa0:	f104 0215 	add.w	r2, r4, #21
 8006fa4:	4290      	cmp	r0, r2
 8006fa6:	bf38      	it	cc
 8006fa8:	2304      	movcc	r3, #4
 8006faa:	f841 c003 	str.w	ip, [r1, r3]
 8006fae:	f1bc 0f00 	cmp.w	ip, #0
 8006fb2:	d001      	beq.n	8006fb8 <__lshift+0xac>
 8006fb4:	f108 0602 	add.w	r6, r8, #2
 8006fb8:	3e01      	subs	r6, #1
 8006fba:	4638      	mov	r0, r7
 8006fbc:	612e      	str	r6, [r5, #16]
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	f7ff fdd2 	bl	8006b68 <_Bfree>
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fca:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fce:	3301      	adds	r3, #1
 8006fd0:	e7c1      	b.n	8006f56 <__lshift+0x4a>
 8006fd2:	3904      	subs	r1, #4
 8006fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fdc:	4298      	cmp	r0, r3
 8006fde:	d8f9      	bhi.n	8006fd4 <__lshift+0xc8>
 8006fe0:	e7ea      	b.n	8006fb8 <__lshift+0xac>
 8006fe2:	bf00      	nop
 8006fe4:	080083d7 	.word	0x080083d7
 8006fe8:	080083e8 	.word	0x080083e8

08006fec <__mcmp>:
 8006fec:	b530      	push	{r4, r5, lr}
 8006fee:	6902      	ldr	r2, [r0, #16]
 8006ff0:	690c      	ldr	r4, [r1, #16]
 8006ff2:	1b12      	subs	r2, r2, r4
 8006ff4:	d10e      	bne.n	8007014 <__mcmp+0x28>
 8006ff6:	f100 0314 	add.w	r3, r0, #20
 8006ffa:	3114      	adds	r1, #20
 8006ffc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007000:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007004:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007008:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800700c:	42a5      	cmp	r5, r4
 800700e:	d003      	beq.n	8007018 <__mcmp+0x2c>
 8007010:	d305      	bcc.n	800701e <__mcmp+0x32>
 8007012:	2201      	movs	r2, #1
 8007014:	4610      	mov	r0, r2
 8007016:	bd30      	pop	{r4, r5, pc}
 8007018:	4283      	cmp	r3, r0
 800701a:	d3f3      	bcc.n	8007004 <__mcmp+0x18>
 800701c:	e7fa      	b.n	8007014 <__mcmp+0x28>
 800701e:	f04f 32ff 	mov.w	r2, #4294967295
 8007022:	e7f7      	b.n	8007014 <__mcmp+0x28>

08007024 <__mdiff>:
 8007024:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007028:	460c      	mov	r4, r1
 800702a:	4606      	mov	r6, r0
 800702c:	4611      	mov	r1, r2
 800702e:	4620      	mov	r0, r4
 8007030:	4690      	mov	r8, r2
 8007032:	f7ff ffdb 	bl	8006fec <__mcmp>
 8007036:	1e05      	subs	r5, r0, #0
 8007038:	d110      	bne.n	800705c <__mdiff+0x38>
 800703a:	4629      	mov	r1, r5
 800703c:	4630      	mov	r0, r6
 800703e:	f7ff fd53 	bl	8006ae8 <_Balloc>
 8007042:	b930      	cbnz	r0, 8007052 <__mdiff+0x2e>
 8007044:	4b3a      	ldr	r3, [pc, #232]	; (8007130 <__mdiff+0x10c>)
 8007046:	4602      	mov	r2, r0
 8007048:	f240 2132 	movw	r1, #562	; 0x232
 800704c:	4839      	ldr	r0, [pc, #228]	; (8007134 <__mdiff+0x110>)
 800704e:	f000 fb31 	bl	80076b4 <__assert_func>
 8007052:	2301      	movs	r3, #1
 8007054:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007058:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705c:	bfa4      	itt	ge
 800705e:	4643      	movge	r3, r8
 8007060:	46a0      	movge	r8, r4
 8007062:	4630      	mov	r0, r6
 8007064:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007068:	bfa6      	itte	ge
 800706a:	461c      	movge	r4, r3
 800706c:	2500      	movge	r5, #0
 800706e:	2501      	movlt	r5, #1
 8007070:	f7ff fd3a 	bl	8006ae8 <_Balloc>
 8007074:	b920      	cbnz	r0, 8007080 <__mdiff+0x5c>
 8007076:	4b2e      	ldr	r3, [pc, #184]	; (8007130 <__mdiff+0x10c>)
 8007078:	4602      	mov	r2, r0
 800707a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800707e:	e7e5      	b.n	800704c <__mdiff+0x28>
 8007080:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007084:	6926      	ldr	r6, [r4, #16]
 8007086:	60c5      	str	r5, [r0, #12]
 8007088:	f104 0914 	add.w	r9, r4, #20
 800708c:	f108 0514 	add.w	r5, r8, #20
 8007090:	f100 0e14 	add.w	lr, r0, #20
 8007094:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007098:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800709c:	f108 0210 	add.w	r2, r8, #16
 80070a0:	46f2      	mov	sl, lr
 80070a2:	2100      	movs	r1, #0
 80070a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80070a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80070ac:	fa1f f883 	uxth.w	r8, r3
 80070b0:	fa11 f18b 	uxtah	r1, r1, fp
 80070b4:	0c1b      	lsrs	r3, r3, #16
 80070b6:	eba1 0808 	sub.w	r8, r1, r8
 80070ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80070c2:	fa1f f888 	uxth.w	r8, r8
 80070c6:	1419      	asrs	r1, r3, #16
 80070c8:	454e      	cmp	r6, r9
 80070ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80070ce:	f84a 3b04 	str.w	r3, [sl], #4
 80070d2:	d8e7      	bhi.n	80070a4 <__mdiff+0x80>
 80070d4:	1b33      	subs	r3, r6, r4
 80070d6:	3b15      	subs	r3, #21
 80070d8:	f023 0303 	bic.w	r3, r3, #3
 80070dc:	3304      	adds	r3, #4
 80070de:	3415      	adds	r4, #21
 80070e0:	42a6      	cmp	r6, r4
 80070e2:	bf38      	it	cc
 80070e4:	2304      	movcc	r3, #4
 80070e6:	441d      	add	r5, r3
 80070e8:	4473      	add	r3, lr
 80070ea:	469e      	mov	lr, r3
 80070ec:	462e      	mov	r6, r5
 80070ee:	4566      	cmp	r6, ip
 80070f0:	d30e      	bcc.n	8007110 <__mdiff+0xec>
 80070f2:	f10c 0203 	add.w	r2, ip, #3
 80070f6:	1b52      	subs	r2, r2, r5
 80070f8:	f022 0203 	bic.w	r2, r2, #3
 80070fc:	3d03      	subs	r5, #3
 80070fe:	45ac      	cmp	ip, r5
 8007100:	bf38      	it	cc
 8007102:	2200      	movcc	r2, #0
 8007104:	441a      	add	r2, r3
 8007106:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800710a:	b17b      	cbz	r3, 800712c <__mdiff+0x108>
 800710c:	6107      	str	r7, [r0, #16]
 800710e:	e7a3      	b.n	8007058 <__mdiff+0x34>
 8007110:	f856 8b04 	ldr.w	r8, [r6], #4
 8007114:	fa11 f288 	uxtah	r2, r1, r8
 8007118:	1414      	asrs	r4, r2, #16
 800711a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800711e:	b292      	uxth	r2, r2
 8007120:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007124:	f84e 2b04 	str.w	r2, [lr], #4
 8007128:	1421      	asrs	r1, r4, #16
 800712a:	e7e0      	b.n	80070ee <__mdiff+0xca>
 800712c:	3f01      	subs	r7, #1
 800712e:	e7ea      	b.n	8007106 <__mdiff+0xe2>
 8007130:	080083d7 	.word	0x080083d7
 8007134:	080083e8 	.word	0x080083e8

08007138 <__d2b>:
 8007138:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800713c:	4689      	mov	r9, r1
 800713e:	2101      	movs	r1, #1
 8007140:	ec57 6b10 	vmov	r6, r7, d0
 8007144:	4690      	mov	r8, r2
 8007146:	f7ff fccf 	bl	8006ae8 <_Balloc>
 800714a:	4604      	mov	r4, r0
 800714c:	b930      	cbnz	r0, 800715c <__d2b+0x24>
 800714e:	4602      	mov	r2, r0
 8007150:	4b25      	ldr	r3, [pc, #148]	; (80071e8 <__d2b+0xb0>)
 8007152:	4826      	ldr	r0, [pc, #152]	; (80071ec <__d2b+0xb4>)
 8007154:	f240 310a 	movw	r1, #778	; 0x30a
 8007158:	f000 faac 	bl	80076b4 <__assert_func>
 800715c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007160:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007164:	bb35      	cbnz	r5, 80071b4 <__d2b+0x7c>
 8007166:	2e00      	cmp	r6, #0
 8007168:	9301      	str	r3, [sp, #4]
 800716a:	d028      	beq.n	80071be <__d2b+0x86>
 800716c:	4668      	mov	r0, sp
 800716e:	9600      	str	r6, [sp, #0]
 8007170:	f7ff fd82 	bl	8006c78 <__lo0bits>
 8007174:	9900      	ldr	r1, [sp, #0]
 8007176:	b300      	cbz	r0, 80071ba <__d2b+0x82>
 8007178:	9a01      	ldr	r2, [sp, #4]
 800717a:	f1c0 0320 	rsb	r3, r0, #32
 800717e:	fa02 f303 	lsl.w	r3, r2, r3
 8007182:	430b      	orrs	r3, r1
 8007184:	40c2      	lsrs	r2, r0
 8007186:	6163      	str	r3, [r4, #20]
 8007188:	9201      	str	r2, [sp, #4]
 800718a:	9b01      	ldr	r3, [sp, #4]
 800718c:	61a3      	str	r3, [r4, #24]
 800718e:	2b00      	cmp	r3, #0
 8007190:	bf14      	ite	ne
 8007192:	2202      	movne	r2, #2
 8007194:	2201      	moveq	r2, #1
 8007196:	6122      	str	r2, [r4, #16]
 8007198:	b1d5      	cbz	r5, 80071d0 <__d2b+0x98>
 800719a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800719e:	4405      	add	r5, r0
 80071a0:	f8c9 5000 	str.w	r5, [r9]
 80071a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071a8:	f8c8 0000 	str.w	r0, [r8]
 80071ac:	4620      	mov	r0, r4
 80071ae:	b003      	add	sp, #12
 80071b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071b8:	e7d5      	b.n	8007166 <__d2b+0x2e>
 80071ba:	6161      	str	r1, [r4, #20]
 80071bc:	e7e5      	b.n	800718a <__d2b+0x52>
 80071be:	a801      	add	r0, sp, #4
 80071c0:	f7ff fd5a 	bl	8006c78 <__lo0bits>
 80071c4:	9b01      	ldr	r3, [sp, #4]
 80071c6:	6163      	str	r3, [r4, #20]
 80071c8:	2201      	movs	r2, #1
 80071ca:	6122      	str	r2, [r4, #16]
 80071cc:	3020      	adds	r0, #32
 80071ce:	e7e3      	b.n	8007198 <__d2b+0x60>
 80071d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071d8:	f8c9 0000 	str.w	r0, [r9]
 80071dc:	6918      	ldr	r0, [r3, #16]
 80071de:	f7ff fd2b 	bl	8006c38 <__hi0bits>
 80071e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071e6:	e7df      	b.n	80071a8 <__d2b+0x70>
 80071e8:	080083d7 	.word	0x080083d7
 80071ec:	080083e8 	.word	0x080083e8

080071f0 <_calloc_r>:
 80071f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071f2:	fba1 2402 	umull	r2, r4, r1, r2
 80071f6:	b94c      	cbnz	r4, 800720c <_calloc_r+0x1c>
 80071f8:	4611      	mov	r1, r2
 80071fa:	9201      	str	r2, [sp, #4]
 80071fc:	f000 f87a 	bl	80072f4 <_malloc_r>
 8007200:	9a01      	ldr	r2, [sp, #4]
 8007202:	4605      	mov	r5, r0
 8007204:	b930      	cbnz	r0, 8007214 <_calloc_r+0x24>
 8007206:	4628      	mov	r0, r5
 8007208:	b003      	add	sp, #12
 800720a:	bd30      	pop	{r4, r5, pc}
 800720c:	220c      	movs	r2, #12
 800720e:	6002      	str	r2, [r0, #0]
 8007210:	2500      	movs	r5, #0
 8007212:	e7f8      	b.n	8007206 <_calloc_r+0x16>
 8007214:	4621      	mov	r1, r4
 8007216:	f7fe f92b 	bl	8005470 <memset>
 800721a:	e7f4      	b.n	8007206 <_calloc_r+0x16>

0800721c <_free_r>:
 800721c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800721e:	2900      	cmp	r1, #0
 8007220:	d044      	beq.n	80072ac <_free_r+0x90>
 8007222:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007226:	9001      	str	r0, [sp, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	f1a1 0404 	sub.w	r4, r1, #4
 800722e:	bfb8      	it	lt
 8007230:	18e4      	addlt	r4, r4, r3
 8007232:	f000 fa9b 	bl	800776c <__malloc_lock>
 8007236:	4a1e      	ldr	r2, [pc, #120]	; (80072b0 <_free_r+0x94>)
 8007238:	9801      	ldr	r0, [sp, #4]
 800723a:	6813      	ldr	r3, [r2, #0]
 800723c:	b933      	cbnz	r3, 800724c <_free_r+0x30>
 800723e:	6063      	str	r3, [r4, #4]
 8007240:	6014      	str	r4, [r2, #0]
 8007242:	b003      	add	sp, #12
 8007244:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007248:	f000 ba96 	b.w	8007778 <__malloc_unlock>
 800724c:	42a3      	cmp	r3, r4
 800724e:	d908      	bls.n	8007262 <_free_r+0x46>
 8007250:	6825      	ldr	r5, [r4, #0]
 8007252:	1961      	adds	r1, r4, r5
 8007254:	428b      	cmp	r3, r1
 8007256:	bf01      	itttt	eq
 8007258:	6819      	ldreq	r1, [r3, #0]
 800725a:	685b      	ldreq	r3, [r3, #4]
 800725c:	1949      	addeq	r1, r1, r5
 800725e:	6021      	streq	r1, [r4, #0]
 8007260:	e7ed      	b.n	800723e <_free_r+0x22>
 8007262:	461a      	mov	r2, r3
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	b10b      	cbz	r3, 800726c <_free_r+0x50>
 8007268:	42a3      	cmp	r3, r4
 800726a:	d9fa      	bls.n	8007262 <_free_r+0x46>
 800726c:	6811      	ldr	r1, [r2, #0]
 800726e:	1855      	adds	r5, r2, r1
 8007270:	42a5      	cmp	r5, r4
 8007272:	d10b      	bne.n	800728c <_free_r+0x70>
 8007274:	6824      	ldr	r4, [r4, #0]
 8007276:	4421      	add	r1, r4
 8007278:	1854      	adds	r4, r2, r1
 800727a:	42a3      	cmp	r3, r4
 800727c:	6011      	str	r1, [r2, #0]
 800727e:	d1e0      	bne.n	8007242 <_free_r+0x26>
 8007280:	681c      	ldr	r4, [r3, #0]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	6053      	str	r3, [r2, #4]
 8007286:	4421      	add	r1, r4
 8007288:	6011      	str	r1, [r2, #0]
 800728a:	e7da      	b.n	8007242 <_free_r+0x26>
 800728c:	d902      	bls.n	8007294 <_free_r+0x78>
 800728e:	230c      	movs	r3, #12
 8007290:	6003      	str	r3, [r0, #0]
 8007292:	e7d6      	b.n	8007242 <_free_r+0x26>
 8007294:	6825      	ldr	r5, [r4, #0]
 8007296:	1961      	adds	r1, r4, r5
 8007298:	428b      	cmp	r3, r1
 800729a:	bf04      	itt	eq
 800729c:	6819      	ldreq	r1, [r3, #0]
 800729e:	685b      	ldreq	r3, [r3, #4]
 80072a0:	6063      	str	r3, [r4, #4]
 80072a2:	bf04      	itt	eq
 80072a4:	1949      	addeq	r1, r1, r5
 80072a6:	6021      	streq	r1, [r4, #0]
 80072a8:	6054      	str	r4, [r2, #4]
 80072aa:	e7ca      	b.n	8007242 <_free_r+0x26>
 80072ac:	b003      	add	sp, #12
 80072ae:	bd30      	pop	{r4, r5, pc}
 80072b0:	20000384 	.word	0x20000384

080072b4 <sbrk_aligned>:
 80072b4:	b570      	push	{r4, r5, r6, lr}
 80072b6:	4e0e      	ldr	r6, [pc, #56]	; (80072f0 <sbrk_aligned+0x3c>)
 80072b8:	460c      	mov	r4, r1
 80072ba:	6831      	ldr	r1, [r6, #0]
 80072bc:	4605      	mov	r5, r0
 80072be:	b911      	cbnz	r1, 80072c6 <sbrk_aligned+0x12>
 80072c0:	f000 f9e8 	bl	8007694 <_sbrk_r>
 80072c4:	6030      	str	r0, [r6, #0]
 80072c6:	4621      	mov	r1, r4
 80072c8:	4628      	mov	r0, r5
 80072ca:	f000 f9e3 	bl	8007694 <_sbrk_r>
 80072ce:	1c43      	adds	r3, r0, #1
 80072d0:	d00a      	beq.n	80072e8 <sbrk_aligned+0x34>
 80072d2:	1cc4      	adds	r4, r0, #3
 80072d4:	f024 0403 	bic.w	r4, r4, #3
 80072d8:	42a0      	cmp	r0, r4
 80072da:	d007      	beq.n	80072ec <sbrk_aligned+0x38>
 80072dc:	1a21      	subs	r1, r4, r0
 80072de:	4628      	mov	r0, r5
 80072e0:	f000 f9d8 	bl	8007694 <_sbrk_r>
 80072e4:	3001      	adds	r0, #1
 80072e6:	d101      	bne.n	80072ec <sbrk_aligned+0x38>
 80072e8:	f04f 34ff 	mov.w	r4, #4294967295
 80072ec:	4620      	mov	r0, r4
 80072ee:	bd70      	pop	{r4, r5, r6, pc}
 80072f0:	20000388 	.word	0x20000388

080072f4 <_malloc_r>:
 80072f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072f8:	1ccd      	adds	r5, r1, #3
 80072fa:	f025 0503 	bic.w	r5, r5, #3
 80072fe:	3508      	adds	r5, #8
 8007300:	2d0c      	cmp	r5, #12
 8007302:	bf38      	it	cc
 8007304:	250c      	movcc	r5, #12
 8007306:	2d00      	cmp	r5, #0
 8007308:	4607      	mov	r7, r0
 800730a:	db01      	blt.n	8007310 <_malloc_r+0x1c>
 800730c:	42a9      	cmp	r1, r5
 800730e:	d905      	bls.n	800731c <_malloc_r+0x28>
 8007310:	230c      	movs	r3, #12
 8007312:	603b      	str	r3, [r7, #0]
 8007314:	2600      	movs	r6, #0
 8007316:	4630      	mov	r0, r6
 8007318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800731c:	4e2e      	ldr	r6, [pc, #184]	; (80073d8 <_malloc_r+0xe4>)
 800731e:	f000 fa25 	bl	800776c <__malloc_lock>
 8007322:	6833      	ldr	r3, [r6, #0]
 8007324:	461c      	mov	r4, r3
 8007326:	bb34      	cbnz	r4, 8007376 <_malloc_r+0x82>
 8007328:	4629      	mov	r1, r5
 800732a:	4638      	mov	r0, r7
 800732c:	f7ff ffc2 	bl	80072b4 <sbrk_aligned>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	4604      	mov	r4, r0
 8007334:	d14d      	bne.n	80073d2 <_malloc_r+0xde>
 8007336:	6834      	ldr	r4, [r6, #0]
 8007338:	4626      	mov	r6, r4
 800733a:	2e00      	cmp	r6, #0
 800733c:	d140      	bne.n	80073c0 <_malloc_r+0xcc>
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	4631      	mov	r1, r6
 8007342:	4638      	mov	r0, r7
 8007344:	eb04 0803 	add.w	r8, r4, r3
 8007348:	f000 f9a4 	bl	8007694 <_sbrk_r>
 800734c:	4580      	cmp	r8, r0
 800734e:	d13a      	bne.n	80073c6 <_malloc_r+0xd2>
 8007350:	6821      	ldr	r1, [r4, #0]
 8007352:	3503      	adds	r5, #3
 8007354:	1a6d      	subs	r5, r5, r1
 8007356:	f025 0503 	bic.w	r5, r5, #3
 800735a:	3508      	adds	r5, #8
 800735c:	2d0c      	cmp	r5, #12
 800735e:	bf38      	it	cc
 8007360:	250c      	movcc	r5, #12
 8007362:	4629      	mov	r1, r5
 8007364:	4638      	mov	r0, r7
 8007366:	f7ff ffa5 	bl	80072b4 <sbrk_aligned>
 800736a:	3001      	adds	r0, #1
 800736c:	d02b      	beq.n	80073c6 <_malloc_r+0xd2>
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	442b      	add	r3, r5
 8007372:	6023      	str	r3, [r4, #0]
 8007374:	e00e      	b.n	8007394 <_malloc_r+0xa0>
 8007376:	6822      	ldr	r2, [r4, #0]
 8007378:	1b52      	subs	r2, r2, r5
 800737a:	d41e      	bmi.n	80073ba <_malloc_r+0xc6>
 800737c:	2a0b      	cmp	r2, #11
 800737e:	d916      	bls.n	80073ae <_malloc_r+0xba>
 8007380:	1961      	adds	r1, r4, r5
 8007382:	42a3      	cmp	r3, r4
 8007384:	6025      	str	r5, [r4, #0]
 8007386:	bf18      	it	ne
 8007388:	6059      	strne	r1, [r3, #4]
 800738a:	6863      	ldr	r3, [r4, #4]
 800738c:	bf08      	it	eq
 800738e:	6031      	streq	r1, [r6, #0]
 8007390:	5162      	str	r2, [r4, r5]
 8007392:	604b      	str	r3, [r1, #4]
 8007394:	4638      	mov	r0, r7
 8007396:	f104 060b 	add.w	r6, r4, #11
 800739a:	f000 f9ed 	bl	8007778 <__malloc_unlock>
 800739e:	f026 0607 	bic.w	r6, r6, #7
 80073a2:	1d23      	adds	r3, r4, #4
 80073a4:	1af2      	subs	r2, r6, r3
 80073a6:	d0b6      	beq.n	8007316 <_malloc_r+0x22>
 80073a8:	1b9b      	subs	r3, r3, r6
 80073aa:	50a3      	str	r3, [r4, r2]
 80073ac:	e7b3      	b.n	8007316 <_malloc_r+0x22>
 80073ae:	6862      	ldr	r2, [r4, #4]
 80073b0:	42a3      	cmp	r3, r4
 80073b2:	bf0c      	ite	eq
 80073b4:	6032      	streq	r2, [r6, #0]
 80073b6:	605a      	strne	r2, [r3, #4]
 80073b8:	e7ec      	b.n	8007394 <_malloc_r+0xa0>
 80073ba:	4623      	mov	r3, r4
 80073bc:	6864      	ldr	r4, [r4, #4]
 80073be:	e7b2      	b.n	8007326 <_malloc_r+0x32>
 80073c0:	4634      	mov	r4, r6
 80073c2:	6876      	ldr	r6, [r6, #4]
 80073c4:	e7b9      	b.n	800733a <_malloc_r+0x46>
 80073c6:	230c      	movs	r3, #12
 80073c8:	603b      	str	r3, [r7, #0]
 80073ca:	4638      	mov	r0, r7
 80073cc:	f000 f9d4 	bl	8007778 <__malloc_unlock>
 80073d0:	e7a1      	b.n	8007316 <_malloc_r+0x22>
 80073d2:	6025      	str	r5, [r4, #0]
 80073d4:	e7de      	b.n	8007394 <_malloc_r+0xa0>
 80073d6:	bf00      	nop
 80073d8:	20000384 	.word	0x20000384

080073dc <__ssputs_r>:
 80073dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e0:	688e      	ldr	r6, [r1, #8]
 80073e2:	429e      	cmp	r6, r3
 80073e4:	4682      	mov	sl, r0
 80073e6:	460c      	mov	r4, r1
 80073e8:	4690      	mov	r8, r2
 80073ea:	461f      	mov	r7, r3
 80073ec:	d838      	bhi.n	8007460 <__ssputs_r+0x84>
 80073ee:	898a      	ldrh	r2, [r1, #12]
 80073f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073f4:	d032      	beq.n	800745c <__ssputs_r+0x80>
 80073f6:	6825      	ldr	r5, [r4, #0]
 80073f8:	6909      	ldr	r1, [r1, #16]
 80073fa:	eba5 0901 	sub.w	r9, r5, r1
 80073fe:	6965      	ldr	r5, [r4, #20]
 8007400:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007404:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007408:	3301      	adds	r3, #1
 800740a:	444b      	add	r3, r9
 800740c:	106d      	asrs	r5, r5, #1
 800740e:	429d      	cmp	r5, r3
 8007410:	bf38      	it	cc
 8007412:	461d      	movcc	r5, r3
 8007414:	0553      	lsls	r3, r2, #21
 8007416:	d531      	bpl.n	800747c <__ssputs_r+0xa0>
 8007418:	4629      	mov	r1, r5
 800741a:	f7ff ff6b 	bl	80072f4 <_malloc_r>
 800741e:	4606      	mov	r6, r0
 8007420:	b950      	cbnz	r0, 8007438 <__ssputs_r+0x5c>
 8007422:	230c      	movs	r3, #12
 8007424:	f8ca 3000 	str.w	r3, [sl]
 8007428:	89a3      	ldrh	r3, [r4, #12]
 800742a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800742e:	81a3      	strh	r3, [r4, #12]
 8007430:	f04f 30ff 	mov.w	r0, #4294967295
 8007434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007438:	6921      	ldr	r1, [r4, #16]
 800743a:	464a      	mov	r2, r9
 800743c:	f7ff fb46 	bl	8006acc <memcpy>
 8007440:	89a3      	ldrh	r3, [r4, #12]
 8007442:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007446:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800744a:	81a3      	strh	r3, [r4, #12]
 800744c:	6126      	str	r6, [r4, #16]
 800744e:	6165      	str	r5, [r4, #20]
 8007450:	444e      	add	r6, r9
 8007452:	eba5 0509 	sub.w	r5, r5, r9
 8007456:	6026      	str	r6, [r4, #0]
 8007458:	60a5      	str	r5, [r4, #8]
 800745a:	463e      	mov	r6, r7
 800745c:	42be      	cmp	r6, r7
 800745e:	d900      	bls.n	8007462 <__ssputs_r+0x86>
 8007460:	463e      	mov	r6, r7
 8007462:	6820      	ldr	r0, [r4, #0]
 8007464:	4632      	mov	r2, r6
 8007466:	4641      	mov	r1, r8
 8007468:	f000 f966 	bl	8007738 <memmove>
 800746c:	68a3      	ldr	r3, [r4, #8]
 800746e:	1b9b      	subs	r3, r3, r6
 8007470:	60a3      	str	r3, [r4, #8]
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	4433      	add	r3, r6
 8007476:	6023      	str	r3, [r4, #0]
 8007478:	2000      	movs	r0, #0
 800747a:	e7db      	b.n	8007434 <__ssputs_r+0x58>
 800747c:	462a      	mov	r2, r5
 800747e:	f000 f981 	bl	8007784 <_realloc_r>
 8007482:	4606      	mov	r6, r0
 8007484:	2800      	cmp	r0, #0
 8007486:	d1e1      	bne.n	800744c <__ssputs_r+0x70>
 8007488:	6921      	ldr	r1, [r4, #16]
 800748a:	4650      	mov	r0, sl
 800748c:	f7ff fec6 	bl	800721c <_free_r>
 8007490:	e7c7      	b.n	8007422 <__ssputs_r+0x46>
	...

08007494 <_svfiprintf_r>:
 8007494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	4698      	mov	r8, r3
 800749a:	898b      	ldrh	r3, [r1, #12]
 800749c:	061b      	lsls	r3, r3, #24
 800749e:	b09d      	sub	sp, #116	; 0x74
 80074a0:	4607      	mov	r7, r0
 80074a2:	460d      	mov	r5, r1
 80074a4:	4614      	mov	r4, r2
 80074a6:	d50e      	bpl.n	80074c6 <_svfiprintf_r+0x32>
 80074a8:	690b      	ldr	r3, [r1, #16]
 80074aa:	b963      	cbnz	r3, 80074c6 <_svfiprintf_r+0x32>
 80074ac:	2140      	movs	r1, #64	; 0x40
 80074ae:	f7ff ff21 	bl	80072f4 <_malloc_r>
 80074b2:	6028      	str	r0, [r5, #0]
 80074b4:	6128      	str	r0, [r5, #16]
 80074b6:	b920      	cbnz	r0, 80074c2 <_svfiprintf_r+0x2e>
 80074b8:	230c      	movs	r3, #12
 80074ba:	603b      	str	r3, [r7, #0]
 80074bc:	f04f 30ff 	mov.w	r0, #4294967295
 80074c0:	e0d1      	b.n	8007666 <_svfiprintf_r+0x1d2>
 80074c2:	2340      	movs	r3, #64	; 0x40
 80074c4:	616b      	str	r3, [r5, #20]
 80074c6:	2300      	movs	r3, #0
 80074c8:	9309      	str	r3, [sp, #36]	; 0x24
 80074ca:	2320      	movs	r3, #32
 80074cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80074d4:	2330      	movs	r3, #48	; 0x30
 80074d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007680 <_svfiprintf_r+0x1ec>
 80074da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074de:	f04f 0901 	mov.w	r9, #1
 80074e2:	4623      	mov	r3, r4
 80074e4:	469a      	mov	sl, r3
 80074e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074ea:	b10a      	cbz	r2, 80074f0 <_svfiprintf_r+0x5c>
 80074ec:	2a25      	cmp	r2, #37	; 0x25
 80074ee:	d1f9      	bne.n	80074e4 <_svfiprintf_r+0x50>
 80074f0:	ebba 0b04 	subs.w	fp, sl, r4
 80074f4:	d00b      	beq.n	800750e <_svfiprintf_r+0x7a>
 80074f6:	465b      	mov	r3, fp
 80074f8:	4622      	mov	r2, r4
 80074fa:	4629      	mov	r1, r5
 80074fc:	4638      	mov	r0, r7
 80074fe:	f7ff ff6d 	bl	80073dc <__ssputs_r>
 8007502:	3001      	adds	r0, #1
 8007504:	f000 80aa 	beq.w	800765c <_svfiprintf_r+0x1c8>
 8007508:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800750a:	445a      	add	r2, fp
 800750c:	9209      	str	r2, [sp, #36]	; 0x24
 800750e:	f89a 3000 	ldrb.w	r3, [sl]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f000 80a2 	beq.w	800765c <_svfiprintf_r+0x1c8>
 8007518:	2300      	movs	r3, #0
 800751a:	f04f 32ff 	mov.w	r2, #4294967295
 800751e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007522:	f10a 0a01 	add.w	sl, sl, #1
 8007526:	9304      	str	r3, [sp, #16]
 8007528:	9307      	str	r3, [sp, #28]
 800752a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800752e:	931a      	str	r3, [sp, #104]	; 0x68
 8007530:	4654      	mov	r4, sl
 8007532:	2205      	movs	r2, #5
 8007534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007538:	4851      	ldr	r0, [pc, #324]	; (8007680 <_svfiprintf_r+0x1ec>)
 800753a:	f7f8 fe51 	bl	80001e0 <memchr>
 800753e:	9a04      	ldr	r2, [sp, #16]
 8007540:	b9d8      	cbnz	r0, 800757a <_svfiprintf_r+0xe6>
 8007542:	06d0      	lsls	r0, r2, #27
 8007544:	bf44      	itt	mi
 8007546:	2320      	movmi	r3, #32
 8007548:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800754c:	0711      	lsls	r1, r2, #28
 800754e:	bf44      	itt	mi
 8007550:	232b      	movmi	r3, #43	; 0x2b
 8007552:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007556:	f89a 3000 	ldrb.w	r3, [sl]
 800755a:	2b2a      	cmp	r3, #42	; 0x2a
 800755c:	d015      	beq.n	800758a <_svfiprintf_r+0xf6>
 800755e:	9a07      	ldr	r2, [sp, #28]
 8007560:	4654      	mov	r4, sl
 8007562:	2000      	movs	r0, #0
 8007564:	f04f 0c0a 	mov.w	ip, #10
 8007568:	4621      	mov	r1, r4
 800756a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800756e:	3b30      	subs	r3, #48	; 0x30
 8007570:	2b09      	cmp	r3, #9
 8007572:	d94e      	bls.n	8007612 <_svfiprintf_r+0x17e>
 8007574:	b1b0      	cbz	r0, 80075a4 <_svfiprintf_r+0x110>
 8007576:	9207      	str	r2, [sp, #28]
 8007578:	e014      	b.n	80075a4 <_svfiprintf_r+0x110>
 800757a:	eba0 0308 	sub.w	r3, r0, r8
 800757e:	fa09 f303 	lsl.w	r3, r9, r3
 8007582:	4313      	orrs	r3, r2
 8007584:	9304      	str	r3, [sp, #16]
 8007586:	46a2      	mov	sl, r4
 8007588:	e7d2      	b.n	8007530 <_svfiprintf_r+0x9c>
 800758a:	9b03      	ldr	r3, [sp, #12]
 800758c:	1d19      	adds	r1, r3, #4
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	9103      	str	r1, [sp, #12]
 8007592:	2b00      	cmp	r3, #0
 8007594:	bfbb      	ittet	lt
 8007596:	425b      	neglt	r3, r3
 8007598:	f042 0202 	orrlt.w	r2, r2, #2
 800759c:	9307      	strge	r3, [sp, #28]
 800759e:	9307      	strlt	r3, [sp, #28]
 80075a0:	bfb8      	it	lt
 80075a2:	9204      	strlt	r2, [sp, #16]
 80075a4:	7823      	ldrb	r3, [r4, #0]
 80075a6:	2b2e      	cmp	r3, #46	; 0x2e
 80075a8:	d10c      	bne.n	80075c4 <_svfiprintf_r+0x130>
 80075aa:	7863      	ldrb	r3, [r4, #1]
 80075ac:	2b2a      	cmp	r3, #42	; 0x2a
 80075ae:	d135      	bne.n	800761c <_svfiprintf_r+0x188>
 80075b0:	9b03      	ldr	r3, [sp, #12]
 80075b2:	1d1a      	adds	r2, r3, #4
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	9203      	str	r2, [sp, #12]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	bfb8      	it	lt
 80075bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80075c0:	3402      	adds	r4, #2
 80075c2:	9305      	str	r3, [sp, #20]
 80075c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007690 <_svfiprintf_r+0x1fc>
 80075c8:	7821      	ldrb	r1, [r4, #0]
 80075ca:	2203      	movs	r2, #3
 80075cc:	4650      	mov	r0, sl
 80075ce:	f7f8 fe07 	bl	80001e0 <memchr>
 80075d2:	b140      	cbz	r0, 80075e6 <_svfiprintf_r+0x152>
 80075d4:	2340      	movs	r3, #64	; 0x40
 80075d6:	eba0 000a 	sub.w	r0, r0, sl
 80075da:	fa03 f000 	lsl.w	r0, r3, r0
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	4303      	orrs	r3, r0
 80075e2:	3401      	adds	r4, #1
 80075e4:	9304      	str	r3, [sp, #16]
 80075e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075ea:	4826      	ldr	r0, [pc, #152]	; (8007684 <_svfiprintf_r+0x1f0>)
 80075ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075f0:	2206      	movs	r2, #6
 80075f2:	f7f8 fdf5 	bl	80001e0 <memchr>
 80075f6:	2800      	cmp	r0, #0
 80075f8:	d038      	beq.n	800766c <_svfiprintf_r+0x1d8>
 80075fa:	4b23      	ldr	r3, [pc, #140]	; (8007688 <_svfiprintf_r+0x1f4>)
 80075fc:	bb1b      	cbnz	r3, 8007646 <_svfiprintf_r+0x1b2>
 80075fe:	9b03      	ldr	r3, [sp, #12]
 8007600:	3307      	adds	r3, #7
 8007602:	f023 0307 	bic.w	r3, r3, #7
 8007606:	3308      	adds	r3, #8
 8007608:	9303      	str	r3, [sp, #12]
 800760a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800760c:	4433      	add	r3, r6
 800760e:	9309      	str	r3, [sp, #36]	; 0x24
 8007610:	e767      	b.n	80074e2 <_svfiprintf_r+0x4e>
 8007612:	fb0c 3202 	mla	r2, ip, r2, r3
 8007616:	460c      	mov	r4, r1
 8007618:	2001      	movs	r0, #1
 800761a:	e7a5      	b.n	8007568 <_svfiprintf_r+0xd4>
 800761c:	2300      	movs	r3, #0
 800761e:	3401      	adds	r4, #1
 8007620:	9305      	str	r3, [sp, #20]
 8007622:	4619      	mov	r1, r3
 8007624:	f04f 0c0a 	mov.w	ip, #10
 8007628:	4620      	mov	r0, r4
 800762a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800762e:	3a30      	subs	r2, #48	; 0x30
 8007630:	2a09      	cmp	r2, #9
 8007632:	d903      	bls.n	800763c <_svfiprintf_r+0x1a8>
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0c5      	beq.n	80075c4 <_svfiprintf_r+0x130>
 8007638:	9105      	str	r1, [sp, #20]
 800763a:	e7c3      	b.n	80075c4 <_svfiprintf_r+0x130>
 800763c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007640:	4604      	mov	r4, r0
 8007642:	2301      	movs	r3, #1
 8007644:	e7f0      	b.n	8007628 <_svfiprintf_r+0x194>
 8007646:	ab03      	add	r3, sp, #12
 8007648:	9300      	str	r3, [sp, #0]
 800764a:	462a      	mov	r2, r5
 800764c:	4b0f      	ldr	r3, [pc, #60]	; (800768c <_svfiprintf_r+0x1f8>)
 800764e:	a904      	add	r1, sp, #16
 8007650:	4638      	mov	r0, r7
 8007652:	f7fd ffb5 	bl	80055c0 <_printf_float>
 8007656:	1c42      	adds	r2, r0, #1
 8007658:	4606      	mov	r6, r0
 800765a:	d1d6      	bne.n	800760a <_svfiprintf_r+0x176>
 800765c:	89ab      	ldrh	r3, [r5, #12]
 800765e:	065b      	lsls	r3, r3, #25
 8007660:	f53f af2c 	bmi.w	80074bc <_svfiprintf_r+0x28>
 8007664:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007666:	b01d      	add	sp, #116	; 0x74
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766c:	ab03      	add	r3, sp, #12
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	462a      	mov	r2, r5
 8007672:	4b06      	ldr	r3, [pc, #24]	; (800768c <_svfiprintf_r+0x1f8>)
 8007674:	a904      	add	r1, sp, #16
 8007676:	4638      	mov	r0, r7
 8007678:	f7fe fa46 	bl	8005b08 <_printf_i>
 800767c:	e7eb      	b.n	8007656 <_svfiprintf_r+0x1c2>
 800767e:	bf00      	nop
 8007680:	08008544 	.word	0x08008544
 8007684:	0800854e 	.word	0x0800854e
 8007688:	080055c1 	.word	0x080055c1
 800768c:	080073dd 	.word	0x080073dd
 8007690:	0800854a 	.word	0x0800854a

08007694 <_sbrk_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	4d06      	ldr	r5, [pc, #24]	; (80076b0 <_sbrk_r+0x1c>)
 8007698:	2300      	movs	r3, #0
 800769a:	4604      	mov	r4, r0
 800769c:	4608      	mov	r0, r1
 800769e:	602b      	str	r3, [r5, #0]
 80076a0:	f7fa f918 	bl	80018d4 <_sbrk>
 80076a4:	1c43      	adds	r3, r0, #1
 80076a6:	d102      	bne.n	80076ae <_sbrk_r+0x1a>
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	b103      	cbz	r3, 80076ae <_sbrk_r+0x1a>
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	bd38      	pop	{r3, r4, r5, pc}
 80076b0:	2000038c 	.word	0x2000038c

080076b4 <__assert_func>:
 80076b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076b6:	4614      	mov	r4, r2
 80076b8:	461a      	mov	r2, r3
 80076ba:	4b09      	ldr	r3, [pc, #36]	; (80076e0 <__assert_func+0x2c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4605      	mov	r5, r0
 80076c0:	68d8      	ldr	r0, [r3, #12]
 80076c2:	b14c      	cbz	r4, 80076d8 <__assert_func+0x24>
 80076c4:	4b07      	ldr	r3, [pc, #28]	; (80076e4 <__assert_func+0x30>)
 80076c6:	9100      	str	r1, [sp, #0]
 80076c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076cc:	4906      	ldr	r1, [pc, #24]	; (80076e8 <__assert_func+0x34>)
 80076ce:	462b      	mov	r3, r5
 80076d0:	f000 f80e 	bl	80076f0 <fiprintf>
 80076d4:	f000 faac 	bl	8007c30 <abort>
 80076d8:	4b04      	ldr	r3, [pc, #16]	; (80076ec <__assert_func+0x38>)
 80076da:	461c      	mov	r4, r3
 80076dc:	e7f3      	b.n	80076c6 <__assert_func+0x12>
 80076de:	bf00      	nop
 80076e0:	2000000c 	.word	0x2000000c
 80076e4:	08008555 	.word	0x08008555
 80076e8:	08008562 	.word	0x08008562
 80076ec:	08008590 	.word	0x08008590

080076f0 <fiprintf>:
 80076f0:	b40e      	push	{r1, r2, r3}
 80076f2:	b503      	push	{r0, r1, lr}
 80076f4:	4601      	mov	r1, r0
 80076f6:	ab03      	add	r3, sp, #12
 80076f8:	4805      	ldr	r0, [pc, #20]	; (8007710 <fiprintf+0x20>)
 80076fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80076fe:	6800      	ldr	r0, [r0, #0]
 8007700:	9301      	str	r3, [sp, #4]
 8007702:	f000 f897 	bl	8007834 <_vfiprintf_r>
 8007706:	b002      	add	sp, #8
 8007708:	f85d eb04 	ldr.w	lr, [sp], #4
 800770c:	b003      	add	sp, #12
 800770e:	4770      	bx	lr
 8007710:	2000000c 	.word	0x2000000c

08007714 <__ascii_mbtowc>:
 8007714:	b082      	sub	sp, #8
 8007716:	b901      	cbnz	r1, 800771a <__ascii_mbtowc+0x6>
 8007718:	a901      	add	r1, sp, #4
 800771a:	b142      	cbz	r2, 800772e <__ascii_mbtowc+0x1a>
 800771c:	b14b      	cbz	r3, 8007732 <__ascii_mbtowc+0x1e>
 800771e:	7813      	ldrb	r3, [r2, #0]
 8007720:	600b      	str	r3, [r1, #0]
 8007722:	7812      	ldrb	r2, [r2, #0]
 8007724:	1e10      	subs	r0, r2, #0
 8007726:	bf18      	it	ne
 8007728:	2001      	movne	r0, #1
 800772a:	b002      	add	sp, #8
 800772c:	4770      	bx	lr
 800772e:	4610      	mov	r0, r2
 8007730:	e7fb      	b.n	800772a <__ascii_mbtowc+0x16>
 8007732:	f06f 0001 	mvn.w	r0, #1
 8007736:	e7f8      	b.n	800772a <__ascii_mbtowc+0x16>

08007738 <memmove>:
 8007738:	4288      	cmp	r0, r1
 800773a:	b510      	push	{r4, lr}
 800773c:	eb01 0402 	add.w	r4, r1, r2
 8007740:	d902      	bls.n	8007748 <memmove+0x10>
 8007742:	4284      	cmp	r4, r0
 8007744:	4623      	mov	r3, r4
 8007746:	d807      	bhi.n	8007758 <memmove+0x20>
 8007748:	1e43      	subs	r3, r0, #1
 800774a:	42a1      	cmp	r1, r4
 800774c:	d008      	beq.n	8007760 <memmove+0x28>
 800774e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007752:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007756:	e7f8      	b.n	800774a <memmove+0x12>
 8007758:	4402      	add	r2, r0
 800775a:	4601      	mov	r1, r0
 800775c:	428a      	cmp	r2, r1
 800775e:	d100      	bne.n	8007762 <memmove+0x2a>
 8007760:	bd10      	pop	{r4, pc}
 8007762:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007766:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800776a:	e7f7      	b.n	800775c <memmove+0x24>

0800776c <__malloc_lock>:
 800776c:	4801      	ldr	r0, [pc, #4]	; (8007774 <__malloc_lock+0x8>)
 800776e:	f000 bc1f 	b.w	8007fb0 <__retarget_lock_acquire_recursive>
 8007772:	bf00      	nop
 8007774:	20000390 	.word	0x20000390

08007778 <__malloc_unlock>:
 8007778:	4801      	ldr	r0, [pc, #4]	; (8007780 <__malloc_unlock+0x8>)
 800777a:	f000 bc1a 	b.w	8007fb2 <__retarget_lock_release_recursive>
 800777e:	bf00      	nop
 8007780:	20000390 	.word	0x20000390

08007784 <_realloc_r>:
 8007784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007788:	4680      	mov	r8, r0
 800778a:	4614      	mov	r4, r2
 800778c:	460e      	mov	r6, r1
 800778e:	b921      	cbnz	r1, 800779a <_realloc_r+0x16>
 8007790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007794:	4611      	mov	r1, r2
 8007796:	f7ff bdad 	b.w	80072f4 <_malloc_r>
 800779a:	b92a      	cbnz	r2, 80077a8 <_realloc_r+0x24>
 800779c:	f7ff fd3e 	bl	800721c <_free_r>
 80077a0:	4625      	mov	r5, r4
 80077a2:	4628      	mov	r0, r5
 80077a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077a8:	f000 fc6a 	bl	8008080 <_malloc_usable_size_r>
 80077ac:	4284      	cmp	r4, r0
 80077ae:	4607      	mov	r7, r0
 80077b0:	d802      	bhi.n	80077b8 <_realloc_r+0x34>
 80077b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80077b6:	d812      	bhi.n	80077de <_realloc_r+0x5a>
 80077b8:	4621      	mov	r1, r4
 80077ba:	4640      	mov	r0, r8
 80077bc:	f7ff fd9a 	bl	80072f4 <_malloc_r>
 80077c0:	4605      	mov	r5, r0
 80077c2:	2800      	cmp	r0, #0
 80077c4:	d0ed      	beq.n	80077a2 <_realloc_r+0x1e>
 80077c6:	42bc      	cmp	r4, r7
 80077c8:	4622      	mov	r2, r4
 80077ca:	4631      	mov	r1, r6
 80077cc:	bf28      	it	cs
 80077ce:	463a      	movcs	r2, r7
 80077d0:	f7ff f97c 	bl	8006acc <memcpy>
 80077d4:	4631      	mov	r1, r6
 80077d6:	4640      	mov	r0, r8
 80077d8:	f7ff fd20 	bl	800721c <_free_r>
 80077dc:	e7e1      	b.n	80077a2 <_realloc_r+0x1e>
 80077de:	4635      	mov	r5, r6
 80077e0:	e7df      	b.n	80077a2 <_realloc_r+0x1e>

080077e2 <__sfputc_r>:
 80077e2:	6893      	ldr	r3, [r2, #8]
 80077e4:	3b01      	subs	r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	b410      	push	{r4}
 80077ea:	6093      	str	r3, [r2, #8]
 80077ec:	da08      	bge.n	8007800 <__sfputc_r+0x1e>
 80077ee:	6994      	ldr	r4, [r2, #24]
 80077f0:	42a3      	cmp	r3, r4
 80077f2:	db01      	blt.n	80077f8 <__sfputc_r+0x16>
 80077f4:	290a      	cmp	r1, #10
 80077f6:	d103      	bne.n	8007800 <__sfputc_r+0x1e>
 80077f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077fc:	f000 b94a 	b.w	8007a94 <__swbuf_r>
 8007800:	6813      	ldr	r3, [r2, #0]
 8007802:	1c58      	adds	r0, r3, #1
 8007804:	6010      	str	r0, [r2, #0]
 8007806:	7019      	strb	r1, [r3, #0]
 8007808:	4608      	mov	r0, r1
 800780a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800780e:	4770      	bx	lr

08007810 <__sfputs_r>:
 8007810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007812:	4606      	mov	r6, r0
 8007814:	460f      	mov	r7, r1
 8007816:	4614      	mov	r4, r2
 8007818:	18d5      	adds	r5, r2, r3
 800781a:	42ac      	cmp	r4, r5
 800781c:	d101      	bne.n	8007822 <__sfputs_r+0x12>
 800781e:	2000      	movs	r0, #0
 8007820:	e007      	b.n	8007832 <__sfputs_r+0x22>
 8007822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007826:	463a      	mov	r2, r7
 8007828:	4630      	mov	r0, r6
 800782a:	f7ff ffda 	bl	80077e2 <__sfputc_r>
 800782e:	1c43      	adds	r3, r0, #1
 8007830:	d1f3      	bne.n	800781a <__sfputs_r+0xa>
 8007832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007834 <_vfiprintf_r>:
 8007834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	460d      	mov	r5, r1
 800783a:	b09d      	sub	sp, #116	; 0x74
 800783c:	4614      	mov	r4, r2
 800783e:	4698      	mov	r8, r3
 8007840:	4606      	mov	r6, r0
 8007842:	b118      	cbz	r0, 800784c <_vfiprintf_r+0x18>
 8007844:	6983      	ldr	r3, [r0, #24]
 8007846:	b90b      	cbnz	r3, 800784c <_vfiprintf_r+0x18>
 8007848:	f000 fb14 	bl	8007e74 <__sinit>
 800784c:	4b89      	ldr	r3, [pc, #548]	; (8007a74 <_vfiprintf_r+0x240>)
 800784e:	429d      	cmp	r5, r3
 8007850:	d11b      	bne.n	800788a <_vfiprintf_r+0x56>
 8007852:	6875      	ldr	r5, [r6, #4]
 8007854:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007856:	07d9      	lsls	r1, r3, #31
 8007858:	d405      	bmi.n	8007866 <_vfiprintf_r+0x32>
 800785a:	89ab      	ldrh	r3, [r5, #12]
 800785c:	059a      	lsls	r2, r3, #22
 800785e:	d402      	bmi.n	8007866 <_vfiprintf_r+0x32>
 8007860:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007862:	f000 fba5 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 8007866:	89ab      	ldrh	r3, [r5, #12]
 8007868:	071b      	lsls	r3, r3, #28
 800786a:	d501      	bpl.n	8007870 <_vfiprintf_r+0x3c>
 800786c:	692b      	ldr	r3, [r5, #16]
 800786e:	b9eb      	cbnz	r3, 80078ac <_vfiprintf_r+0x78>
 8007870:	4629      	mov	r1, r5
 8007872:	4630      	mov	r0, r6
 8007874:	f000 f96e 	bl	8007b54 <__swsetup_r>
 8007878:	b1c0      	cbz	r0, 80078ac <_vfiprintf_r+0x78>
 800787a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800787c:	07dc      	lsls	r4, r3, #31
 800787e:	d50e      	bpl.n	800789e <_vfiprintf_r+0x6a>
 8007880:	f04f 30ff 	mov.w	r0, #4294967295
 8007884:	b01d      	add	sp, #116	; 0x74
 8007886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788a:	4b7b      	ldr	r3, [pc, #492]	; (8007a78 <_vfiprintf_r+0x244>)
 800788c:	429d      	cmp	r5, r3
 800788e:	d101      	bne.n	8007894 <_vfiprintf_r+0x60>
 8007890:	68b5      	ldr	r5, [r6, #8]
 8007892:	e7df      	b.n	8007854 <_vfiprintf_r+0x20>
 8007894:	4b79      	ldr	r3, [pc, #484]	; (8007a7c <_vfiprintf_r+0x248>)
 8007896:	429d      	cmp	r5, r3
 8007898:	bf08      	it	eq
 800789a:	68f5      	ldreq	r5, [r6, #12]
 800789c:	e7da      	b.n	8007854 <_vfiprintf_r+0x20>
 800789e:	89ab      	ldrh	r3, [r5, #12]
 80078a0:	0598      	lsls	r0, r3, #22
 80078a2:	d4ed      	bmi.n	8007880 <_vfiprintf_r+0x4c>
 80078a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078a6:	f000 fb84 	bl	8007fb2 <__retarget_lock_release_recursive>
 80078aa:	e7e9      	b.n	8007880 <_vfiprintf_r+0x4c>
 80078ac:	2300      	movs	r3, #0
 80078ae:	9309      	str	r3, [sp, #36]	; 0x24
 80078b0:	2320      	movs	r3, #32
 80078b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80078ba:	2330      	movs	r3, #48	; 0x30
 80078bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007a80 <_vfiprintf_r+0x24c>
 80078c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078c4:	f04f 0901 	mov.w	r9, #1
 80078c8:	4623      	mov	r3, r4
 80078ca:	469a      	mov	sl, r3
 80078cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078d0:	b10a      	cbz	r2, 80078d6 <_vfiprintf_r+0xa2>
 80078d2:	2a25      	cmp	r2, #37	; 0x25
 80078d4:	d1f9      	bne.n	80078ca <_vfiprintf_r+0x96>
 80078d6:	ebba 0b04 	subs.w	fp, sl, r4
 80078da:	d00b      	beq.n	80078f4 <_vfiprintf_r+0xc0>
 80078dc:	465b      	mov	r3, fp
 80078de:	4622      	mov	r2, r4
 80078e0:	4629      	mov	r1, r5
 80078e2:	4630      	mov	r0, r6
 80078e4:	f7ff ff94 	bl	8007810 <__sfputs_r>
 80078e8:	3001      	adds	r0, #1
 80078ea:	f000 80aa 	beq.w	8007a42 <_vfiprintf_r+0x20e>
 80078ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078f0:	445a      	add	r2, fp
 80078f2:	9209      	str	r2, [sp, #36]	; 0x24
 80078f4:	f89a 3000 	ldrb.w	r3, [sl]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f000 80a2 	beq.w	8007a42 <_vfiprintf_r+0x20e>
 80078fe:	2300      	movs	r3, #0
 8007900:	f04f 32ff 	mov.w	r2, #4294967295
 8007904:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007908:	f10a 0a01 	add.w	sl, sl, #1
 800790c:	9304      	str	r3, [sp, #16]
 800790e:	9307      	str	r3, [sp, #28]
 8007910:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007914:	931a      	str	r3, [sp, #104]	; 0x68
 8007916:	4654      	mov	r4, sl
 8007918:	2205      	movs	r2, #5
 800791a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791e:	4858      	ldr	r0, [pc, #352]	; (8007a80 <_vfiprintf_r+0x24c>)
 8007920:	f7f8 fc5e 	bl	80001e0 <memchr>
 8007924:	9a04      	ldr	r2, [sp, #16]
 8007926:	b9d8      	cbnz	r0, 8007960 <_vfiprintf_r+0x12c>
 8007928:	06d1      	lsls	r1, r2, #27
 800792a:	bf44      	itt	mi
 800792c:	2320      	movmi	r3, #32
 800792e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007932:	0713      	lsls	r3, r2, #28
 8007934:	bf44      	itt	mi
 8007936:	232b      	movmi	r3, #43	; 0x2b
 8007938:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800793c:	f89a 3000 	ldrb.w	r3, [sl]
 8007940:	2b2a      	cmp	r3, #42	; 0x2a
 8007942:	d015      	beq.n	8007970 <_vfiprintf_r+0x13c>
 8007944:	9a07      	ldr	r2, [sp, #28]
 8007946:	4654      	mov	r4, sl
 8007948:	2000      	movs	r0, #0
 800794a:	f04f 0c0a 	mov.w	ip, #10
 800794e:	4621      	mov	r1, r4
 8007950:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007954:	3b30      	subs	r3, #48	; 0x30
 8007956:	2b09      	cmp	r3, #9
 8007958:	d94e      	bls.n	80079f8 <_vfiprintf_r+0x1c4>
 800795a:	b1b0      	cbz	r0, 800798a <_vfiprintf_r+0x156>
 800795c:	9207      	str	r2, [sp, #28]
 800795e:	e014      	b.n	800798a <_vfiprintf_r+0x156>
 8007960:	eba0 0308 	sub.w	r3, r0, r8
 8007964:	fa09 f303 	lsl.w	r3, r9, r3
 8007968:	4313      	orrs	r3, r2
 800796a:	9304      	str	r3, [sp, #16]
 800796c:	46a2      	mov	sl, r4
 800796e:	e7d2      	b.n	8007916 <_vfiprintf_r+0xe2>
 8007970:	9b03      	ldr	r3, [sp, #12]
 8007972:	1d19      	adds	r1, r3, #4
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	9103      	str	r1, [sp, #12]
 8007978:	2b00      	cmp	r3, #0
 800797a:	bfbb      	ittet	lt
 800797c:	425b      	neglt	r3, r3
 800797e:	f042 0202 	orrlt.w	r2, r2, #2
 8007982:	9307      	strge	r3, [sp, #28]
 8007984:	9307      	strlt	r3, [sp, #28]
 8007986:	bfb8      	it	lt
 8007988:	9204      	strlt	r2, [sp, #16]
 800798a:	7823      	ldrb	r3, [r4, #0]
 800798c:	2b2e      	cmp	r3, #46	; 0x2e
 800798e:	d10c      	bne.n	80079aa <_vfiprintf_r+0x176>
 8007990:	7863      	ldrb	r3, [r4, #1]
 8007992:	2b2a      	cmp	r3, #42	; 0x2a
 8007994:	d135      	bne.n	8007a02 <_vfiprintf_r+0x1ce>
 8007996:	9b03      	ldr	r3, [sp, #12]
 8007998:	1d1a      	adds	r2, r3, #4
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	9203      	str	r2, [sp, #12]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	bfb8      	it	lt
 80079a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80079a6:	3402      	adds	r4, #2
 80079a8:	9305      	str	r3, [sp, #20]
 80079aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007a90 <_vfiprintf_r+0x25c>
 80079ae:	7821      	ldrb	r1, [r4, #0]
 80079b0:	2203      	movs	r2, #3
 80079b2:	4650      	mov	r0, sl
 80079b4:	f7f8 fc14 	bl	80001e0 <memchr>
 80079b8:	b140      	cbz	r0, 80079cc <_vfiprintf_r+0x198>
 80079ba:	2340      	movs	r3, #64	; 0x40
 80079bc:	eba0 000a 	sub.w	r0, r0, sl
 80079c0:	fa03 f000 	lsl.w	r0, r3, r0
 80079c4:	9b04      	ldr	r3, [sp, #16]
 80079c6:	4303      	orrs	r3, r0
 80079c8:	3401      	adds	r4, #1
 80079ca:	9304      	str	r3, [sp, #16]
 80079cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079d0:	482c      	ldr	r0, [pc, #176]	; (8007a84 <_vfiprintf_r+0x250>)
 80079d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079d6:	2206      	movs	r2, #6
 80079d8:	f7f8 fc02 	bl	80001e0 <memchr>
 80079dc:	2800      	cmp	r0, #0
 80079de:	d03f      	beq.n	8007a60 <_vfiprintf_r+0x22c>
 80079e0:	4b29      	ldr	r3, [pc, #164]	; (8007a88 <_vfiprintf_r+0x254>)
 80079e2:	bb1b      	cbnz	r3, 8007a2c <_vfiprintf_r+0x1f8>
 80079e4:	9b03      	ldr	r3, [sp, #12]
 80079e6:	3307      	adds	r3, #7
 80079e8:	f023 0307 	bic.w	r3, r3, #7
 80079ec:	3308      	adds	r3, #8
 80079ee:	9303      	str	r3, [sp, #12]
 80079f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f2:	443b      	add	r3, r7
 80079f4:	9309      	str	r3, [sp, #36]	; 0x24
 80079f6:	e767      	b.n	80078c8 <_vfiprintf_r+0x94>
 80079f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80079fc:	460c      	mov	r4, r1
 80079fe:	2001      	movs	r0, #1
 8007a00:	e7a5      	b.n	800794e <_vfiprintf_r+0x11a>
 8007a02:	2300      	movs	r3, #0
 8007a04:	3401      	adds	r4, #1
 8007a06:	9305      	str	r3, [sp, #20]
 8007a08:	4619      	mov	r1, r3
 8007a0a:	f04f 0c0a 	mov.w	ip, #10
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a14:	3a30      	subs	r2, #48	; 0x30
 8007a16:	2a09      	cmp	r2, #9
 8007a18:	d903      	bls.n	8007a22 <_vfiprintf_r+0x1ee>
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d0c5      	beq.n	80079aa <_vfiprintf_r+0x176>
 8007a1e:	9105      	str	r1, [sp, #20]
 8007a20:	e7c3      	b.n	80079aa <_vfiprintf_r+0x176>
 8007a22:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a26:	4604      	mov	r4, r0
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e7f0      	b.n	8007a0e <_vfiprintf_r+0x1da>
 8007a2c:	ab03      	add	r3, sp, #12
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	462a      	mov	r2, r5
 8007a32:	4b16      	ldr	r3, [pc, #88]	; (8007a8c <_vfiprintf_r+0x258>)
 8007a34:	a904      	add	r1, sp, #16
 8007a36:	4630      	mov	r0, r6
 8007a38:	f7fd fdc2 	bl	80055c0 <_printf_float>
 8007a3c:	4607      	mov	r7, r0
 8007a3e:	1c78      	adds	r0, r7, #1
 8007a40:	d1d6      	bne.n	80079f0 <_vfiprintf_r+0x1bc>
 8007a42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a44:	07d9      	lsls	r1, r3, #31
 8007a46:	d405      	bmi.n	8007a54 <_vfiprintf_r+0x220>
 8007a48:	89ab      	ldrh	r3, [r5, #12]
 8007a4a:	059a      	lsls	r2, r3, #22
 8007a4c:	d402      	bmi.n	8007a54 <_vfiprintf_r+0x220>
 8007a4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a50:	f000 faaf 	bl	8007fb2 <__retarget_lock_release_recursive>
 8007a54:	89ab      	ldrh	r3, [r5, #12]
 8007a56:	065b      	lsls	r3, r3, #25
 8007a58:	f53f af12 	bmi.w	8007880 <_vfiprintf_r+0x4c>
 8007a5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a5e:	e711      	b.n	8007884 <_vfiprintf_r+0x50>
 8007a60:	ab03      	add	r3, sp, #12
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	462a      	mov	r2, r5
 8007a66:	4b09      	ldr	r3, [pc, #36]	; (8007a8c <_vfiprintf_r+0x258>)
 8007a68:	a904      	add	r1, sp, #16
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	f7fe f84c 	bl	8005b08 <_printf_i>
 8007a70:	e7e4      	b.n	8007a3c <_vfiprintf_r+0x208>
 8007a72:	bf00      	nop
 8007a74:	080086bc 	.word	0x080086bc
 8007a78:	080086dc 	.word	0x080086dc
 8007a7c:	0800869c 	.word	0x0800869c
 8007a80:	08008544 	.word	0x08008544
 8007a84:	0800854e 	.word	0x0800854e
 8007a88:	080055c1 	.word	0x080055c1
 8007a8c:	08007811 	.word	0x08007811
 8007a90:	0800854a 	.word	0x0800854a

08007a94 <__swbuf_r>:
 8007a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a96:	460e      	mov	r6, r1
 8007a98:	4614      	mov	r4, r2
 8007a9a:	4605      	mov	r5, r0
 8007a9c:	b118      	cbz	r0, 8007aa6 <__swbuf_r+0x12>
 8007a9e:	6983      	ldr	r3, [r0, #24]
 8007aa0:	b90b      	cbnz	r3, 8007aa6 <__swbuf_r+0x12>
 8007aa2:	f000 f9e7 	bl	8007e74 <__sinit>
 8007aa6:	4b21      	ldr	r3, [pc, #132]	; (8007b2c <__swbuf_r+0x98>)
 8007aa8:	429c      	cmp	r4, r3
 8007aaa:	d12b      	bne.n	8007b04 <__swbuf_r+0x70>
 8007aac:	686c      	ldr	r4, [r5, #4]
 8007aae:	69a3      	ldr	r3, [r4, #24]
 8007ab0:	60a3      	str	r3, [r4, #8]
 8007ab2:	89a3      	ldrh	r3, [r4, #12]
 8007ab4:	071a      	lsls	r2, r3, #28
 8007ab6:	d52f      	bpl.n	8007b18 <__swbuf_r+0x84>
 8007ab8:	6923      	ldr	r3, [r4, #16]
 8007aba:	b36b      	cbz	r3, 8007b18 <__swbuf_r+0x84>
 8007abc:	6923      	ldr	r3, [r4, #16]
 8007abe:	6820      	ldr	r0, [r4, #0]
 8007ac0:	1ac0      	subs	r0, r0, r3
 8007ac2:	6963      	ldr	r3, [r4, #20]
 8007ac4:	b2f6      	uxtb	r6, r6
 8007ac6:	4283      	cmp	r3, r0
 8007ac8:	4637      	mov	r7, r6
 8007aca:	dc04      	bgt.n	8007ad6 <__swbuf_r+0x42>
 8007acc:	4621      	mov	r1, r4
 8007ace:	4628      	mov	r0, r5
 8007ad0:	f000 f93c 	bl	8007d4c <_fflush_r>
 8007ad4:	bb30      	cbnz	r0, 8007b24 <__swbuf_r+0x90>
 8007ad6:	68a3      	ldr	r3, [r4, #8]
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	60a3      	str	r3, [r4, #8]
 8007adc:	6823      	ldr	r3, [r4, #0]
 8007ade:	1c5a      	adds	r2, r3, #1
 8007ae0:	6022      	str	r2, [r4, #0]
 8007ae2:	701e      	strb	r6, [r3, #0]
 8007ae4:	6963      	ldr	r3, [r4, #20]
 8007ae6:	3001      	adds	r0, #1
 8007ae8:	4283      	cmp	r3, r0
 8007aea:	d004      	beq.n	8007af6 <__swbuf_r+0x62>
 8007aec:	89a3      	ldrh	r3, [r4, #12]
 8007aee:	07db      	lsls	r3, r3, #31
 8007af0:	d506      	bpl.n	8007b00 <__swbuf_r+0x6c>
 8007af2:	2e0a      	cmp	r6, #10
 8007af4:	d104      	bne.n	8007b00 <__swbuf_r+0x6c>
 8007af6:	4621      	mov	r1, r4
 8007af8:	4628      	mov	r0, r5
 8007afa:	f000 f927 	bl	8007d4c <_fflush_r>
 8007afe:	b988      	cbnz	r0, 8007b24 <__swbuf_r+0x90>
 8007b00:	4638      	mov	r0, r7
 8007b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b04:	4b0a      	ldr	r3, [pc, #40]	; (8007b30 <__swbuf_r+0x9c>)
 8007b06:	429c      	cmp	r4, r3
 8007b08:	d101      	bne.n	8007b0e <__swbuf_r+0x7a>
 8007b0a:	68ac      	ldr	r4, [r5, #8]
 8007b0c:	e7cf      	b.n	8007aae <__swbuf_r+0x1a>
 8007b0e:	4b09      	ldr	r3, [pc, #36]	; (8007b34 <__swbuf_r+0xa0>)
 8007b10:	429c      	cmp	r4, r3
 8007b12:	bf08      	it	eq
 8007b14:	68ec      	ldreq	r4, [r5, #12]
 8007b16:	e7ca      	b.n	8007aae <__swbuf_r+0x1a>
 8007b18:	4621      	mov	r1, r4
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	f000 f81a 	bl	8007b54 <__swsetup_r>
 8007b20:	2800      	cmp	r0, #0
 8007b22:	d0cb      	beq.n	8007abc <__swbuf_r+0x28>
 8007b24:	f04f 37ff 	mov.w	r7, #4294967295
 8007b28:	e7ea      	b.n	8007b00 <__swbuf_r+0x6c>
 8007b2a:	bf00      	nop
 8007b2c:	080086bc 	.word	0x080086bc
 8007b30:	080086dc 	.word	0x080086dc
 8007b34:	0800869c 	.word	0x0800869c

08007b38 <__ascii_wctomb>:
 8007b38:	b149      	cbz	r1, 8007b4e <__ascii_wctomb+0x16>
 8007b3a:	2aff      	cmp	r2, #255	; 0xff
 8007b3c:	bf85      	ittet	hi
 8007b3e:	238a      	movhi	r3, #138	; 0x8a
 8007b40:	6003      	strhi	r3, [r0, #0]
 8007b42:	700a      	strbls	r2, [r1, #0]
 8007b44:	f04f 30ff 	movhi.w	r0, #4294967295
 8007b48:	bf98      	it	ls
 8007b4a:	2001      	movls	r0, #1
 8007b4c:	4770      	bx	lr
 8007b4e:	4608      	mov	r0, r1
 8007b50:	4770      	bx	lr
	...

08007b54 <__swsetup_r>:
 8007b54:	4b32      	ldr	r3, [pc, #200]	; (8007c20 <__swsetup_r+0xcc>)
 8007b56:	b570      	push	{r4, r5, r6, lr}
 8007b58:	681d      	ldr	r5, [r3, #0]
 8007b5a:	4606      	mov	r6, r0
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	b125      	cbz	r5, 8007b6a <__swsetup_r+0x16>
 8007b60:	69ab      	ldr	r3, [r5, #24]
 8007b62:	b913      	cbnz	r3, 8007b6a <__swsetup_r+0x16>
 8007b64:	4628      	mov	r0, r5
 8007b66:	f000 f985 	bl	8007e74 <__sinit>
 8007b6a:	4b2e      	ldr	r3, [pc, #184]	; (8007c24 <__swsetup_r+0xd0>)
 8007b6c:	429c      	cmp	r4, r3
 8007b6e:	d10f      	bne.n	8007b90 <__swsetup_r+0x3c>
 8007b70:	686c      	ldr	r4, [r5, #4]
 8007b72:	89a3      	ldrh	r3, [r4, #12]
 8007b74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b78:	0719      	lsls	r1, r3, #28
 8007b7a:	d42c      	bmi.n	8007bd6 <__swsetup_r+0x82>
 8007b7c:	06dd      	lsls	r5, r3, #27
 8007b7e:	d411      	bmi.n	8007ba4 <__swsetup_r+0x50>
 8007b80:	2309      	movs	r3, #9
 8007b82:	6033      	str	r3, [r6, #0]
 8007b84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b88:	81a3      	strh	r3, [r4, #12]
 8007b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b8e:	e03e      	b.n	8007c0e <__swsetup_r+0xba>
 8007b90:	4b25      	ldr	r3, [pc, #148]	; (8007c28 <__swsetup_r+0xd4>)
 8007b92:	429c      	cmp	r4, r3
 8007b94:	d101      	bne.n	8007b9a <__swsetup_r+0x46>
 8007b96:	68ac      	ldr	r4, [r5, #8]
 8007b98:	e7eb      	b.n	8007b72 <__swsetup_r+0x1e>
 8007b9a:	4b24      	ldr	r3, [pc, #144]	; (8007c2c <__swsetup_r+0xd8>)
 8007b9c:	429c      	cmp	r4, r3
 8007b9e:	bf08      	it	eq
 8007ba0:	68ec      	ldreq	r4, [r5, #12]
 8007ba2:	e7e6      	b.n	8007b72 <__swsetup_r+0x1e>
 8007ba4:	0758      	lsls	r0, r3, #29
 8007ba6:	d512      	bpl.n	8007bce <__swsetup_r+0x7a>
 8007ba8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007baa:	b141      	cbz	r1, 8007bbe <__swsetup_r+0x6a>
 8007bac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bb0:	4299      	cmp	r1, r3
 8007bb2:	d002      	beq.n	8007bba <__swsetup_r+0x66>
 8007bb4:	4630      	mov	r0, r6
 8007bb6:	f7ff fb31 	bl	800721c <_free_r>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	6363      	str	r3, [r4, #52]	; 0x34
 8007bbe:	89a3      	ldrh	r3, [r4, #12]
 8007bc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007bc4:	81a3      	strh	r3, [r4, #12]
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	6063      	str	r3, [r4, #4]
 8007bca:	6923      	ldr	r3, [r4, #16]
 8007bcc:	6023      	str	r3, [r4, #0]
 8007bce:	89a3      	ldrh	r3, [r4, #12]
 8007bd0:	f043 0308 	orr.w	r3, r3, #8
 8007bd4:	81a3      	strh	r3, [r4, #12]
 8007bd6:	6923      	ldr	r3, [r4, #16]
 8007bd8:	b94b      	cbnz	r3, 8007bee <__swsetup_r+0x9a>
 8007bda:	89a3      	ldrh	r3, [r4, #12]
 8007bdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007be4:	d003      	beq.n	8007bee <__swsetup_r+0x9a>
 8007be6:	4621      	mov	r1, r4
 8007be8:	4630      	mov	r0, r6
 8007bea:	f000 fa09 	bl	8008000 <__smakebuf_r>
 8007bee:	89a0      	ldrh	r0, [r4, #12]
 8007bf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bf4:	f010 0301 	ands.w	r3, r0, #1
 8007bf8:	d00a      	beq.n	8007c10 <__swsetup_r+0xbc>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	60a3      	str	r3, [r4, #8]
 8007bfe:	6963      	ldr	r3, [r4, #20]
 8007c00:	425b      	negs	r3, r3
 8007c02:	61a3      	str	r3, [r4, #24]
 8007c04:	6923      	ldr	r3, [r4, #16]
 8007c06:	b943      	cbnz	r3, 8007c1a <__swsetup_r+0xc6>
 8007c08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c0c:	d1ba      	bne.n	8007b84 <__swsetup_r+0x30>
 8007c0e:	bd70      	pop	{r4, r5, r6, pc}
 8007c10:	0781      	lsls	r1, r0, #30
 8007c12:	bf58      	it	pl
 8007c14:	6963      	ldrpl	r3, [r4, #20]
 8007c16:	60a3      	str	r3, [r4, #8]
 8007c18:	e7f4      	b.n	8007c04 <__swsetup_r+0xb0>
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	e7f7      	b.n	8007c0e <__swsetup_r+0xba>
 8007c1e:	bf00      	nop
 8007c20:	2000000c 	.word	0x2000000c
 8007c24:	080086bc 	.word	0x080086bc
 8007c28:	080086dc 	.word	0x080086dc
 8007c2c:	0800869c 	.word	0x0800869c

08007c30 <abort>:
 8007c30:	b508      	push	{r3, lr}
 8007c32:	2006      	movs	r0, #6
 8007c34:	f000 fa54 	bl	80080e0 <raise>
 8007c38:	2001      	movs	r0, #1
 8007c3a:	f7f9 fdd3 	bl	80017e4 <_exit>
	...

08007c40 <__sflush_r>:
 8007c40:	898a      	ldrh	r2, [r1, #12]
 8007c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c46:	4605      	mov	r5, r0
 8007c48:	0710      	lsls	r0, r2, #28
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	d458      	bmi.n	8007d00 <__sflush_r+0xc0>
 8007c4e:	684b      	ldr	r3, [r1, #4]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	dc05      	bgt.n	8007c60 <__sflush_r+0x20>
 8007c54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	dc02      	bgt.n	8007c60 <__sflush_r+0x20>
 8007c5a:	2000      	movs	r0, #0
 8007c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c62:	2e00      	cmp	r6, #0
 8007c64:	d0f9      	beq.n	8007c5a <__sflush_r+0x1a>
 8007c66:	2300      	movs	r3, #0
 8007c68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c6c:	682f      	ldr	r7, [r5, #0]
 8007c6e:	602b      	str	r3, [r5, #0]
 8007c70:	d032      	beq.n	8007cd8 <__sflush_r+0x98>
 8007c72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	075a      	lsls	r2, r3, #29
 8007c78:	d505      	bpl.n	8007c86 <__sflush_r+0x46>
 8007c7a:	6863      	ldr	r3, [r4, #4]
 8007c7c:	1ac0      	subs	r0, r0, r3
 8007c7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c80:	b10b      	cbz	r3, 8007c86 <__sflush_r+0x46>
 8007c82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c84:	1ac0      	subs	r0, r0, r3
 8007c86:	2300      	movs	r3, #0
 8007c88:	4602      	mov	r2, r0
 8007c8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c8c:	6a21      	ldr	r1, [r4, #32]
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b0      	blx	r6
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	d106      	bne.n	8007ca6 <__sflush_r+0x66>
 8007c98:	6829      	ldr	r1, [r5, #0]
 8007c9a:	291d      	cmp	r1, #29
 8007c9c:	d82c      	bhi.n	8007cf8 <__sflush_r+0xb8>
 8007c9e:	4a2a      	ldr	r2, [pc, #168]	; (8007d48 <__sflush_r+0x108>)
 8007ca0:	40ca      	lsrs	r2, r1
 8007ca2:	07d6      	lsls	r6, r2, #31
 8007ca4:	d528      	bpl.n	8007cf8 <__sflush_r+0xb8>
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	6062      	str	r2, [r4, #4]
 8007caa:	04d9      	lsls	r1, r3, #19
 8007cac:	6922      	ldr	r2, [r4, #16]
 8007cae:	6022      	str	r2, [r4, #0]
 8007cb0:	d504      	bpl.n	8007cbc <__sflush_r+0x7c>
 8007cb2:	1c42      	adds	r2, r0, #1
 8007cb4:	d101      	bne.n	8007cba <__sflush_r+0x7a>
 8007cb6:	682b      	ldr	r3, [r5, #0]
 8007cb8:	b903      	cbnz	r3, 8007cbc <__sflush_r+0x7c>
 8007cba:	6560      	str	r0, [r4, #84]	; 0x54
 8007cbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cbe:	602f      	str	r7, [r5, #0]
 8007cc0:	2900      	cmp	r1, #0
 8007cc2:	d0ca      	beq.n	8007c5a <__sflush_r+0x1a>
 8007cc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cc8:	4299      	cmp	r1, r3
 8007cca:	d002      	beq.n	8007cd2 <__sflush_r+0x92>
 8007ccc:	4628      	mov	r0, r5
 8007cce:	f7ff faa5 	bl	800721c <_free_r>
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	6360      	str	r0, [r4, #52]	; 0x34
 8007cd6:	e7c1      	b.n	8007c5c <__sflush_r+0x1c>
 8007cd8:	6a21      	ldr	r1, [r4, #32]
 8007cda:	2301      	movs	r3, #1
 8007cdc:	4628      	mov	r0, r5
 8007cde:	47b0      	blx	r6
 8007ce0:	1c41      	adds	r1, r0, #1
 8007ce2:	d1c7      	bne.n	8007c74 <__sflush_r+0x34>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d0c4      	beq.n	8007c74 <__sflush_r+0x34>
 8007cea:	2b1d      	cmp	r3, #29
 8007cec:	d001      	beq.n	8007cf2 <__sflush_r+0xb2>
 8007cee:	2b16      	cmp	r3, #22
 8007cf0:	d101      	bne.n	8007cf6 <__sflush_r+0xb6>
 8007cf2:	602f      	str	r7, [r5, #0]
 8007cf4:	e7b1      	b.n	8007c5a <__sflush_r+0x1a>
 8007cf6:	89a3      	ldrh	r3, [r4, #12]
 8007cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfc:	81a3      	strh	r3, [r4, #12]
 8007cfe:	e7ad      	b.n	8007c5c <__sflush_r+0x1c>
 8007d00:	690f      	ldr	r7, [r1, #16]
 8007d02:	2f00      	cmp	r7, #0
 8007d04:	d0a9      	beq.n	8007c5a <__sflush_r+0x1a>
 8007d06:	0793      	lsls	r3, r2, #30
 8007d08:	680e      	ldr	r6, [r1, #0]
 8007d0a:	bf08      	it	eq
 8007d0c:	694b      	ldreq	r3, [r1, #20]
 8007d0e:	600f      	str	r7, [r1, #0]
 8007d10:	bf18      	it	ne
 8007d12:	2300      	movne	r3, #0
 8007d14:	eba6 0807 	sub.w	r8, r6, r7
 8007d18:	608b      	str	r3, [r1, #8]
 8007d1a:	f1b8 0f00 	cmp.w	r8, #0
 8007d1e:	dd9c      	ble.n	8007c5a <__sflush_r+0x1a>
 8007d20:	6a21      	ldr	r1, [r4, #32]
 8007d22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d24:	4643      	mov	r3, r8
 8007d26:	463a      	mov	r2, r7
 8007d28:	4628      	mov	r0, r5
 8007d2a:	47b0      	blx	r6
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	dc06      	bgt.n	8007d3e <__sflush_r+0xfe>
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d36:	81a3      	strh	r3, [r4, #12]
 8007d38:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3c:	e78e      	b.n	8007c5c <__sflush_r+0x1c>
 8007d3e:	4407      	add	r7, r0
 8007d40:	eba8 0800 	sub.w	r8, r8, r0
 8007d44:	e7e9      	b.n	8007d1a <__sflush_r+0xda>
 8007d46:	bf00      	nop
 8007d48:	20400001 	.word	0x20400001

08007d4c <_fflush_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	690b      	ldr	r3, [r1, #16]
 8007d50:	4605      	mov	r5, r0
 8007d52:	460c      	mov	r4, r1
 8007d54:	b913      	cbnz	r3, 8007d5c <_fflush_r+0x10>
 8007d56:	2500      	movs	r5, #0
 8007d58:	4628      	mov	r0, r5
 8007d5a:	bd38      	pop	{r3, r4, r5, pc}
 8007d5c:	b118      	cbz	r0, 8007d66 <_fflush_r+0x1a>
 8007d5e:	6983      	ldr	r3, [r0, #24]
 8007d60:	b90b      	cbnz	r3, 8007d66 <_fflush_r+0x1a>
 8007d62:	f000 f887 	bl	8007e74 <__sinit>
 8007d66:	4b14      	ldr	r3, [pc, #80]	; (8007db8 <_fflush_r+0x6c>)
 8007d68:	429c      	cmp	r4, r3
 8007d6a:	d11b      	bne.n	8007da4 <_fflush_r+0x58>
 8007d6c:	686c      	ldr	r4, [r5, #4]
 8007d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d0ef      	beq.n	8007d56 <_fflush_r+0xa>
 8007d76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d78:	07d0      	lsls	r0, r2, #31
 8007d7a:	d404      	bmi.n	8007d86 <_fflush_r+0x3a>
 8007d7c:	0599      	lsls	r1, r3, #22
 8007d7e:	d402      	bmi.n	8007d86 <_fflush_r+0x3a>
 8007d80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d82:	f000 f915 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 8007d86:	4628      	mov	r0, r5
 8007d88:	4621      	mov	r1, r4
 8007d8a:	f7ff ff59 	bl	8007c40 <__sflush_r>
 8007d8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d90:	07da      	lsls	r2, r3, #31
 8007d92:	4605      	mov	r5, r0
 8007d94:	d4e0      	bmi.n	8007d58 <_fflush_r+0xc>
 8007d96:	89a3      	ldrh	r3, [r4, #12]
 8007d98:	059b      	lsls	r3, r3, #22
 8007d9a:	d4dd      	bmi.n	8007d58 <_fflush_r+0xc>
 8007d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d9e:	f000 f908 	bl	8007fb2 <__retarget_lock_release_recursive>
 8007da2:	e7d9      	b.n	8007d58 <_fflush_r+0xc>
 8007da4:	4b05      	ldr	r3, [pc, #20]	; (8007dbc <_fflush_r+0x70>)
 8007da6:	429c      	cmp	r4, r3
 8007da8:	d101      	bne.n	8007dae <_fflush_r+0x62>
 8007daa:	68ac      	ldr	r4, [r5, #8]
 8007dac:	e7df      	b.n	8007d6e <_fflush_r+0x22>
 8007dae:	4b04      	ldr	r3, [pc, #16]	; (8007dc0 <_fflush_r+0x74>)
 8007db0:	429c      	cmp	r4, r3
 8007db2:	bf08      	it	eq
 8007db4:	68ec      	ldreq	r4, [r5, #12]
 8007db6:	e7da      	b.n	8007d6e <_fflush_r+0x22>
 8007db8:	080086bc 	.word	0x080086bc
 8007dbc:	080086dc 	.word	0x080086dc
 8007dc0:	0800869c 	.word	0x0800869c

08007dc4 <std>:
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	b510      	push	{r4, lr}
 8007dc8:	4604      	mov	r4, r0
 8007dca:	e9c0 3300 	strd	r3, r3, [r0]
 8007dce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dd2:	6083      	str	r3, [r0, #8]
 8007dd4:	8181      	strh	r1, [r0, #12]
 8007dd6:	6643      	str	r3, [r0, #100]	; 0x64
 8007dd8:	81c2      	strh	r2, [r0, #14]
 8007dda:	6183      	str	r3, [r0, #24]
 8007ddc:	4619      	mov	r1, r3
 8007dde:	2208      	movs	r2, #8
 8007de0:	305c      	adds	r0, #92	; 0x5c
 8007de2:	f7fd fb45 	bl	8005470 <memset>
 8007de6:	4b05      	ldr	r3, [pc, #20]	; (8007dfc <std+0x38>)
 8007de8:	6263      	str	r3, [r4, #36]	; 0x24
 8007dea:	4b05      	ldr	r3, [pc, #20]	; (8007e00 <std+0x3c>)
 8007dec:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <std+0x40>)
 8007df0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007df2:	4b05      	ldr	r3, [pc, #20]	; (8007e08 <std+0x44>)
 8007df4:	6224      	str	r4, [r4, #32]
 8007df6:	6323      	str	r3, [r4, #48]	; 0x30
 8007df8:	bd10      	pop	{r4, pc}
 8007dfa:	bf00      	nop
 8007dfc:	08008119 	.word	0x08008119
 8007e00:	0800813b 	.word	0x0800813b
 8007e04:	08008173 	.word	0x08008173
 8007e08:	08008197 	.word	0x08008197

08007e0c <_cleanup_r>:
 8007e0c:	4901      	ldr	r1, [pc, #4]	; (8007e14 <_cleanup_r+0x8>)
 8007e0e:	f000 b8af 	b.w	8007f70 <_fwalk_reent>
 8007e12:	bf00      	nop
 8007e14:	08007d4d 	.word	0x08007d4d

08007e18 <__sfmoreglue>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	2268      	movs	r2, #104	; 0x68
 8007e1c:	1e4d      	subs	r5, r1, #1
 8007e1e:	4355      	muls	r5, r2
 8007e20:	460e      	mov	r6, r1
 8007e22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e26:	f7ff fa65 	bl	80072f4 <_malloc_r>
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	b140      	cbz	r0, 8007e40 <__sfmoreglue+0x28>
 8007e2e:	2100      	movs	r1, #0
 8007e30:	e9c0 1600 	strd	r1, r6, [r0]
 8007e34:	300c      	adds	r0, #12
 8007e36:	60a0      	str	r0, [r4, #8]
 8007e38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e3c:	f7fd fb18 	bl	8005470 <memset>
 8007e40:	4620      	mov	r0, r4
 8007e42:	bd70      	pop	{r4, r5, r6, pc}

08007e44 <__sfp_lock_acquire>:
 8007e44:	4801      	ldr	r0, [pc, #4]	; (8007e4c <__sfp_lock_acquire+0x8>)
 8007e46:	f000 b8b3 	b.w	8007fb0 <__retarget_lock_acquire_recursive>
 8007e4a:	bf00      	nop
 8007e4c:	20000391 	.word	0x20000391

08007e50 <__sfp_lock_release>:
 8007e50:	4801      	ldr	r0, [pc, #4]	; (8007e58 <__sfp_lock_release+0x8>)
 8007e52:	f000 b8ae 	b.w	8007fb2 <__retarget_lock_release_recursive>
 8007e56:	bf00      	nop
 8007e58:	20000391 	.word	0x20000391

08007e5c <__sinit_lock_acquire>:
 8007e5c:	4801      	ldr	r0, [pc, #4]	; (8007e64 <__sinit_lock_acquire+0x8>)
 8007e5e:	f000 b8a7 	b.w	8007fb0 <__retarget_lock_acquire_recursive>
 8007e62:	bf00      	nop
 8007e64:	20000392 	.word	0x20000392

08007e68 <__sinit_lock_release>:
 8007e68:	4801      	ldr	r0, [pc, #4]	; (8007e70 <__sinit_lock_release+0x8>)
 8007e6a:	f000 b8a2 	b.w	8007fb2 <__retarget_lock_release_recursive>
 8007e6e:	bf00      	nop
 8007e70:	20000392 	.word	0x20000392

08007e74 <__sinit>:
 8007e74:	b510      	push	{r4, lr}
 8007e76:	4604      	mov	r4, r0
 8007e78:	f7ff fff0 	bl	8007e5c <__sinit_lock_acquire>
 8007e7c:	69a3      	ldr	r3, [r4, #24]
 8007e7e:	b11b      	cbz	r3, 8007e88 <__sinit+0x14>
 8007e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e84:	f7ff bff0 	b.w	8007e68 <__sinit_lock_release>
 8007e88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e8c:	6523      	str	r3, [r4, #80]	; 0x50
 8007e8e:	4b13      	ldr	r3, [pc, #76]	; (8007edc <__sinit+0x68>)
 8007e90:	4a13      	ldr	r2, [pc, #76]	; (8007ee0 <__sinit+0x6c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e96:	42a3      	cmp	r3, r4
 8007e98:	bf04      	itt	eq
 8007e9a:	2301      	moveq	r3, #1
 8007e9c:	61a3      	streq	r3, [r4, #24]
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f000 f820 	bl	8007ee4 <__sfp>
 8007ea4:	6060      	str	r0, [r4, #4]
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f000 f81c 	bl	8007ee4 <__sfp>
 8007eac:	60a0      	str	r0, [r4, #8]
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f000 f818 	bl	8007ee4 <__sfp>
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	60e0      	str	r0, [r4, #12]
 8007eb8:	2104      	movs	r1, #4
 8007eba:	6860      	ldr	r0, [r4, #4]
 8007ebc:	f7ff ff82 	bl	8007dc4 <std>
 8007ec0:	68a0      	ldr	r0, [r4, #8]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	2109      	movs	r1, #9
 8007ec6:	f7ff ff7d 	bl	8007dc4 <std>
 8007eca:	68e0      	ldr	r0, [r4, #12]
 8007ecc:	2202      	movs	r2, #2
 8007ece:	2112      	movs	r1, #18
 8007ed0:	f7ff ff78 	bl	8007dc4 <std>
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	61a3      	str	r3, [r4, #24]
 8007ed8:	e7d2      	b.n	8007e80 <__sinit+0xc>
 8007eda:	bf00      	nop
 8007edc:	08008320 	.word	0x08008320
 8007ee0:	08007e0d 	.word	0x08007e0d

08007ee4 <__sfp>:
 8007ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee6:	4607      	mov	r7, r0
 8007ee8:	f7ff ffac 	bl	8007e44 <__sfp_lock_acquire>
 8007eec:	4b1e      	ldr	r3, [pc, #120]	; (8007f68 <__sfp+0x84>)
 8007eee:	681e      	ldr	r6, [r3, #0]
 8007ef0:	69b3      	ldr	r3, [r6, #24]
 8007ef2:	b913      	cbnz	r3, 8007efa <__sfp+0x16>
 8007ef4:	4630      	mov	r0, r6
 8007ef6:	f7ff ffbd 	bl	8007e74 <__sinit>
 8007efa:	3648      	adds	r6, #72	; 0x48
 8007efc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f00:	3b01      	subs	r3, #1
 8007f02:	d503      	bpl.n	8007f0c <__sfp+0x28>
 8007f04:	6833      	ldr	r3, [r6, #0]
 8007f06:	b30b      	cbz	r3, 8007f4c <__sfp+0x68>
 8007f08:	6836      	ldr	r6, [r6, #0]
 8007f0a:	e7f7      	b.n	8007efc <__sfp+0x18>
 8007f0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f10:	b9d5      	cbnz	r5, 8007f48 <__sfp+0x64>
 8007f12:	4b16      	ldr	r3, [pc, #88]	; (8007f6c <__sfp+0x88>)
 8007f14:	60e3      	str	r3, [r4, #12]
 8007f16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f1a:	6665      	str	r5, [r4, #100]	; 0x64
 8007f1c:	f000 f847 	bl	8007fae <__retarget_lock_init_recursive>
 8007f20:	f7ff ff96 	bl	8007e50 <__sfp_lock_release>
 8007f24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f2c:	6025      	str	r5, [r4, #0]
 8007f2e:	61a5      	str	r5, [r4, #24]
 8007f30:	2208      	movs	r2, #8
 8007f32:	4629      	mov	r1, r5
 8007f34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f38:	f7fd fa9a 	bl	8005470 <memset>
 8007f3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f44:	4620      	mov	r0, r4
 8007f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f48:	3468      	adds	r4, #104	; 0x68
 8007f4a:	e7d9      	b.n	8007f00 <__sfp+0x1c>
 8007f4c:	2104      	movs	r1, #4
 8007f4e:	4638      	mov	r0, r7
 8007f50:	f7ff ff62 	bl	8007e18 <__sfmoreglue>
 8007f54:	4604      	mov	r4, r0
 8007f56:	6030      	str	r0, [r6, #0]
 8007f58:	2800      	cmp	r0, #0
 8007f5a:	d1d5      	bne.n	8007f08 <__sfp+0x24>
 8007f5c:	f7ff ff78 	bl	8007e50 <__sfp_lock_release>
 8007f60:	230c      	movs	r3, #12
 8007f62:	603b      	str	r3, [r7, #0]
 8007f64:	e7ee      	b.n	8007f44 <__sfp+0x60>
 8007f66:	bf00      	nop
 8007f68:	08008320 	.word	0x08008320
 8007f6c:	ffff0001 	.word	0xffff0001

08007f70 <_fwalk_reent>:
 8007f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f74:	4606      	mov	r6, r0
 8007f76:	4688      	mov	r8, r1
 8007f78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f7c:	2700      	movs	r7, #0
 8007f7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f82:	f1b9 0901 	subs.w	r9, r9, #1
 8007f86:	d505      	bpl.n	8007f94 <_fwalk_reent+0x24>
 8007f88:	6824      	ldr	r4, [r4, #0]
 8007f8a:	2c00      	cmp	r4, #0
 8007f8c:	d1f7      	bne.n	8007f7e <_fwalk_reent+0xe>
 8007f8e:	4638      	mov	r0, r7
 8007f90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f94:	89ab      	ldrh	r3, [r5, #12]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d907      	bls.n	8007faa <_fwalk_reent+0x3a>
 8007f9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	d003      	beq.n	8007faa <_fwalk_reent+0x3a>
 8007fa2:	4629      	mov	r1, r5
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	47c0      	blx	r8
 8007fa8:	4307      	orrs	r7, r0
 8007faa:	3568      	adds	r5, #104	; 0x68
 8007fac:	e7e9      	b.n	8007f82 <_fwalk_reent+0x12>

08007fae <__retarget_lock_init_recursive>:
 8007fae:	4770      	bx	lr

08007fb0 <__retarget_lock_acquire_recursive>:
 8007fb0:	4770      	bx	lr

08007fb2 <__retarget_lock_release_recursive>:
 8007fb2:	4770      	bx	lr

08007fb4 <__swhatbuf_r>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	460e      	mov	r6, r1
 8007fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fbc:	2900      	cmp	r1, #0
 8007fbe:	b096      	sub	sp, #88	; 0x58
 8007fc0:	4614      	mov	r4, r2
 8007fc2:	461d      	mov	r5, r3
 8007fc4:	da08      	bge.n	8007fd8 <__swhatbuf_r+0x24>
 8007fc6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	602a      	str	r2, [r5, #0]
 8007fce:	061a      	lsls	r2, r3, #24
 8007fd0:	d410      	bmi.n	8007ff4 <__swhatbuf_r+0x40>
 8007fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fd6:	e00e      	b.n	8007ff6 <__swhatbuf_r+0x42>
 8007fd8:	466a      	mov	r2, sp
 8007fda:	f000 f903 	bl	80081e4 <_fstat_r>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	dbf1      	blt.n	8007fc6 <__swhatbuf_r+0x12>
 8007fe2:	9a01      	ldr	r2, [sp, #4]
 8007fe4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fe8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fec:	425a      	negs	r2, r3
 8007fee:	415a      	adcs	r2, r3
 8007ff0:	602a      	str	r2, [r5, #0]
 8007ff2:	e7ee      	b.n	8007fd2 <__swhatbuf_r+0x1e>
 8007ff4:	2340      	movs	r3, #64	; 0x40
 8007ff6:	2000      	movs	r0, #0
 8007ff8:	6023      	str	r3, [r4, #0]
 8007ffa:	b016      	add	sp, #88	; 0x58
 8007ffc:	bd70      	pop	{r4, r5, r6, pc}
	...

08008000 <__smakebuf_r>:
 8008000:	898b      	ldrh	r3, [r1, #12]
 8008002:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008004:	079d      	lsls	r5, r3, #30
 8008006:	4606      	mov	r6, r0
 8008008:	460c      	mov	r4, r1
 800800a:	d507      	bpl.n	800801c <__smakebuf_r+0x1c>
 800800c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	6123      	str	r3, [r4, #16]
 8008014:	2301      	movs	r3, #1
 8008016:	6163      	str	r3, [r4, #20]
 8008018:	b002      	add	sp, #8
 800801a:	bd70      	pop	{r4, r5, r6, pc}
 800801c:	ab01      	add	r3, sp, #4
 800801e:	466a      	mov	r2, sp
 8008020:	f7ff ffc8 	bl	8007fb4 <__swhatbuf_r>
 8008024:	9900      	ldr	r1, [sp, #0]
 8008026:	4605      	mov	r5, r0
 8008028:	4630      	mov	r0, r6
 800802a:	f7ff f963 	bl	80072f4 <_malloc_r>
 800802e:	b948      	cbnz	r0, 8008044 <__smakebuf_r+0x44>
 8008030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008034:	059a      	lsls	r2, r3, #22
 8008036:	d4ef      	bmi.n	8008018 <__smakebuf_r+0x18>
 8008038:	f023 0303 	bic.w	r3, r3, #3
 800803c:	f043 0302 	orr.w	r3, r3, #2
 8008040:	81a3      	strh	r3, [r4, #12]
 8008042:	e7e3      	b.n	800800c <__smakebuf_r+0xc>
 8008044:	4b0d      	ldr	r3, [pc, #52]	; (800807c <__smakebuf_r+0x7c>)
 8008046:	62b3      	str	r3, [r6, #40]	; 0x28
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	6020      	str	r0, [r4, #0]
 800804c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008050:	81a3      	strh	r3, [r4, #12]
 8008052:	9b00      	ldr	r3, [sp, #0]
 8008054:	6163      	str	r3, [r4, #20]
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	6120      	str	r0, [r4, #16]
 800805a:	b15b      	cbz	r3, 8008074 <__smakebuf_r+0x74>
 800805c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008060:	4630      	mov	r0, r6
 8008062:	f000 f8d1 	bl	8008208 <_isatty_r>
 8008066:	b128      	cbz	r0, 8008074 <__smakebuf_r+0x74>
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	f023 0303 	bic.w	r3, r3, #3
 800806e:	f043 0301 	orr.w	r3, r3, #1
 8008072:	81a3      	strh	r3, [r4, #12]
 8008074:	89a0      	ldrh	r0, [r4, #12]
 8008076:	4305      	orrs	r5, r0
 8008078:	81a5      	strh	r5, [r4, #12]
 800807a:	e7cd      	b.n	8008018 <__smakebuf_r+0x18>
 800807c:	08007e0d 	.word	0x08007e0d

08008080 <_malloc_usable_size_r>:
 8008080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008084:	1f18      	subs	r0, r3, #4
 8008086:	2b00      	cmp	r3, #0
 8008088:	bfbc      	itt	lt
 800808a:	580b      	ldrlt	r3, [r1, r0]
 800808c:	18c0      	addlt	r0, r0, r3
 800808e:	4770      	bx	lr

08008090 <_raise_r>:
 8008090:	291f      	cmp	r1, #31
 8008092:	b538      	push	{r3, r4, r5, lr}
 8008094:	4604      	mov	r4, r0
 8008096:	460d      	mov	r5, r1
 8008098:	d904      	bls.n	80080a4 <_raise_r+0x14>
 800809a:	2316      	movs	r3, #22
 800809c:	6003      	str	r3, [r0, #0]
 800809e:	f04f 30ff 	mov.w	r0, #4294967295
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80080a6:	b112      	cbz	r2, 80080ae <_raise_r+0x1e>
 80080a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80080ac:	b94b      	cbnz	r3, 80080c2 <_raise_r+0x32>
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 f830 	bl	8008114 <_getpid_r>
 80080b4:	462a      	mov	r2, r5
 80080b6:	4601      	mov	r1, r0
 80080b8:	4620      	mov	r0, r4
 80080ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080be:	f000 b817 	b.w	80080f0 <_kill_r>
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d00a      	beq.n	80080dc <_raise_r+0x4c>
 80080c6:	1c59      	adds	r1, r3, #1
 80080c8:	d103      	bne.n	80080d2 <_raise_r+0x42>
 80080ca:	2316      	movs	r3, #22
 80080cc:	6003      	str	r3, [r0, #0]
 80080ce:	2001      	movs	r0, #1
 80080d0:	e7e7      	b.n	80080a2 <_raise_r+0x12>
 80080d2:	2400      	movs	r4, #0
 80080d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80080d8:	4628      	mov	r0, r5
 80080da:	4798      	blx	r3
 80080dc:	2000      	movs	r0, #0
 80080de:	e7e0      	b.n	80080a2 <_raise_r+0x12>

080080e0 <raise>:
 80080e0:	4b02      	ldr	r3, [pc, #8]	; (80080ec <raise+0xc>)
 80080e2:	4601      	mov	r1, r0
 80080e4:	6818      	ldr	r0, [r3, #0]
 80080e6:	f7ff bfd3 	b.w	8008090 <_raise_r>
 80080ea:	bf00      	nop
 80080ec:	2000000c 	.word	0x2000000c

080080f0 <_kill_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4d07      	ldr	r5, [pc, #28]	; (8008110 <_kill_r+0x20>)
 80080f4:	2300      	movs	r3, #0
 80080f6:	4604      	mov	r4, r0
 80080f8:	4608      	mov	r0, r1
 80080fa:	4611      	mov	r1, r2
 80080fc:	602b      	str	r3, [r5, #0]
 80080fe:	f7f9 fb61 	bl	80017c4 <_kill>
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	d102      	bne.n	800810c <_kill_r+0x1c>
 8008106:	682b      	ldr	r3, [r5, #0]
 8008108:	b103      	cbz	r3, 800810c <_kill_r+0x1c>
 800810a:	6023      	str	r3, [r4, #0]
 800810c:	bd38      	pop	{r3, r4, r5, pc}
 800810e:	bf00      	nop
 8008110:	2000038c 	.word	0x2000038c

08008114 <_getpid_r>:
 8008114:	f7f9 bb4e 	b.w	80017b4 <_getpid>

08008118 <__sread>:
 8008118:	b510      	push	{r4, lr}
 800811a:	460c      	mov	r4, r1
 800811c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008120:	f000 f894 	bl	800824c <_read_r>
 8008124:	2800      	cmp	r0, #0
 8008126:	bfab      	itete	ge
 8008128:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800812a:	89a3      	ldrhlt	r3, [r4, #12]
 800812c:	181b      	addge	r3, r3, r0
 800812e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008132:	bfac      	ite	ge
 8008134:	6563      	strge	r3, [r4, #84]	; 0x54
 8008136:	81a3      	strhlt	r3, [r4, #12]
 8008138:	bd10      	pop	{r4, pc}

0800813a <__swrite>:
 800813a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800813e:	461f      	mov	r7, r3
 8008140:	898b      	ldrh	r3, [r1, #12]
 8008142:	05db      	lsls	r3, r3, #23
 8008144:	4605      	mov	r5, r0
 8008146:	460c      	mov	r4, r1
 8008148:	4616      	mov	r6, r2
 800814a:	d505      	bpl.n	8008158 <__swrite+0x1e>
 800814c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008150:	2302      	movs	r3, #2
 8008152:	2200      	movs	r2, #0
 8008154:	f000 f868 	bl	8008228 <_lseek_r>
 8008158:	89a3      	ldrh	r3, [r4, #12]
 800815a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800815e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008162:	81a3      	strh	r3, [r4, #12]
 8008164:	4632      	mov	r2, r6
 8008166:	463b      	mov	r3, r7
 8008168:	4628      	mov	r0, r5
 800816a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800816e:	f000 b817 	b.w	80081a0 <_write_r>

08008172 <__sseek>:
 8008172:	b510      	push	{r4, lr}
 8008174:	460c      	mov	r4, r1
 8008176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800817a:	f000 f855 	bl	8008228 <_lseek_r>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	89a3      	ldrh	r3, [r4, #12]
 8008182:	bf15      	itete	ne
 8008184:	6560      	strne	r0, [r4, #84]	; 0x54
 8008186:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800818a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800818e:	81a3      	strheq	r3, [r4, #12]
 8008190:	bf18      	it	ne
 8008192:	81a3      	strhne	r3, [r4, #12]
 8008194:	bd10      	pop	{r4, pc}

08008196 <__sclose>:
 8008196:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800819a:	f000 b813 	b.w	80081c4 <_close_r>
	...

080081a0 <_write_r>:
 80081a0:	b538      	push	{r3, r4, r5, lr}
 80081a2:	4d07      	ldr	r5, [pc, #28]	; (80081c0 <_write_r+0x20>)
 80081a4:	4604      	mov	r4, r0
 80081a6:	4608      	mov	r0, r1
 80081a8:	4611      	mov	r1, r2
 80081aa:	2200      	movs	r2, #0
 80081ac:	602a      	str	r2, [r5, #0]
 80081ae:	461a      	mov	r2, r3
 80081b0:	f7f9 fb3f 	bl	8001832 <_write>
 80081b4:	1c43      	adds	r3, r0, #1
 80081b6:	d102      	bne.n	80081be <_write_r+0x1e>
 80081b8:	682b      	ldr	r3, [r5, #0]
 80081ba:	b103      	cbz	r3, 80081be <_write_r+0x1e>
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	bd38      	pop	{r3, r4, r5, pc}
 80081c0:	2000038c 	.word	0x2000038c

080081c4 <_close_r>:
 80081c4:	b538      	push	{r3, r4, r5, lr}
 80081c6:	4d06      	ldr	r5, [pc, #24]	; (80081e0 <_close_r+0x1c>)
 80081c8:	2300      	movs	r3, #0
 80081ca:	4604      	mov	r4, r0
 80081cc:	4608      	mov	r0, r1
 80081ce:	602b      	str	r3, [r5, #0]
 80081d0:	f7f9 fb4b 	bl	800186a <_close>
 80081d4:	1c43      	adds	r3, r0, #1
 80081d6:	d102      	bne.n	80081de <_close_r+0x1a>
 80081d8:	682b      	ldr	r3, [r5, #0]
 80081da:	b103      	cbz	r3, 80081de <_close_r+0x1a>
 80081dc:	6023      	str	r3, [r4, #0]
 80081de:	bd38      	pop	{r3, r4, r5, pc}
 80081e0:	2000038c 	.word	0x2000038c

080081e4 <_fstat_r>:
 80081e4:	b538      	push	{r3, r4, r5, lr}
 80081e6:	4d07      	ldr	r5, [pc, #28]	; (8008204 <_fstat_r+0x20>)
 80081e8:	2300      	movs	r3, #0
 80081ea:	4604      	mov	r4, r0
 80081ec:	4608      	mov	r0, r1
 80081ee:	4611      	mov	r1, r2
 80081f0:	602b      	str	r3, [r5, #0]
 80081f2:	f7f9 fb46 	bl	8001882 <_fstat>
 80081f6:	1c43      	adds	r3, r0, #1
 80081f8:	d102      	bne.n	8008200 <_fstat_r+0x1c>
 80081fa:	682b      	ldr	r3, [r5, #0]
 80081fc:	b103      	cbz	r3, 8008200 <_fstat_r+0x1c>
 80081fe:	6023      	str	r3, [r4, #0]
 8008200:	bd38      	pop	{r3, r4, r5, pc}
 8008202:	bf00      	nop
 8008204:	2000038c 	.word	0x2000038c

08008208 <_isatty_r>:
 8008208:	b538      	push	{r3, r4, r5, lr}
 800820a:	4d06      	ldr	r5, [pc, #24]	; (8008224 <_isatty_r+0x1c>)
 800820c:	2300      	movs	r3, #0
 800820e:	4604      	mov	r4, r0
 8008210:	4608      	mov	r0, r1
 8008212:	602b      	str	r3, [r5, #0]
 8008214:	f7f9 fb45 	bl	80018a2 <_isatty>
 8008218:	1c43      	adds	r3, r0, #1
 800821a:	d102      	bne.n	8008222 <_isatty_r+0x1a>
 800821c:	682b      	ldr	r3, [r5, #0]
 800821e:	b103      	cbz	r3, 8008222 <_isatty_r+0x1a>
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	bd38      	pop	{r3, r4, r5, pc}
 8008224:	2000038c 	.word	0x2000038c

08008228 <_lseek_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	4d07      	ldr	r5, [pc, #28]	; (8008248 <_lseek_r+0x20>)
 800822c:	4604      	mov	r4, r0
 800822e:	4608      	mov	r0, r1
 8008230:	4611      	mov	r1, r2
 8008232:	2200      	movs	r2, #0
 8008234:	602a      	str	r2, [r5, #0]
 8008236:	461a      	mov	r2, r3
 8008238:	f7f9 fb3e 	bl	80018b8 <_lseek>
 800823c:	1c43      	adds	r3, r0, #1
 800823e:	d102      	bne.n	8008246 <_lseek_r+0x1e>
 8008240:	682b      	ldr	r3, [r5, #0]
 8008242:	b103      	cbz	r3, 8008246 <_lseek_r+0x1e>
 8008244:	6023      	str	r3, [r4, #0]
 8008246:	bd38      	pop	{r3, r4, r5, pc}
 8008248:	2000038c 	.word	0x2000038c

0800824c <_read_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4d07      	ldr	r5, [pc, #28]	; (800826c <_read_r+0x20>)
 8008250:	4604      	mov	r4, r0
 8008252:	4608      	mov	r0, r1
 8008254:	4611      	mov	r1, r2
 8008256:	2200      	movs	r2, #0
 8008258:	602a      	str	r2, [r5, #0]
 800825a:	461a      	mov	r2, r3
 800825c:	f7f9 facc 	bl	80017f8 <_read>
 8008260:	1c43      	adds	r3, r0, #1
 8008262:	d102      	bne.n	800826a <_read_r+0x1e>
 8008264:	682b      	ldr	r3, [r5, #0]
 8008266:	b103      	cbz	r3, 800826a <_read_r+0x1e>
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	bd38      	pop	{r3, r4, r5, pc}
 800826c:	2000038c 	.word	0x2000038c

08008270 <_init>:
 8008270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008272:	bf00      	nop
 8008274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008276:	bc08      	pop	{r3}
 8008278:	469e      	mov	lr, r3
 800827a:	4770      	bx	lr

0800827c <_fini>:
 800827c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827e:	bf00      	nop
 8008280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008282:	bc08      	pop	{r3}
 8008284:	469e      	mov	lr, r3
 8008286:	4770      	bx	lr
