
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/aes/rtl/aes_reg_top.sv Cov: 95% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module aes_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output aes_reg_pkg::aes_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  aes_reg_pkg::aes_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import aes_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int AW = 7;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_error;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegDw(DW)</pre>
<pre id="id52" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] iv0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic iv0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] iv1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic iv1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] iv2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic iv2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] iv3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic iv3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_in0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_in0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_in1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_in1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_in2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_in2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_in3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_in3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_out0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_out0_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_out1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_out1_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_out2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_out2_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_out3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic data_out3_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_operation_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_operation_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_operation_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_operation_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [2:0] ctrl_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [2:0] ctrl_mode_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_mode_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_mode_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [2:0] ctrl_key_len_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [2:0] ctrl_key_len_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_key_len_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_key_len_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_manual_operation_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_manual_operation_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_manual_operation_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_manual_operation_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_key_clear_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_key_clear_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_iv_clear_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_iv_clear_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_data_in_clear_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_data_in_clear_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_data_out_clear_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_data_out_clear_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_prng_reseed_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic trigger_prng_reseed_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_idle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_stall_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_output_valid_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_input_ready_qs;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register instances</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key0]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id154" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key1]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id170" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key1_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[1].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key2]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id186" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key2_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[2].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key3]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id202" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key3_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[3].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 4 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key4]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id218" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key4_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[4].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[4].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 5 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key5]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id234" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key5_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[5].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[5].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 6 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key6]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id250" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key6_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[6].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[6].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 7 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key7]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id266" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key7_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[7].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[7].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg iv</pre>
<pre style="margin:0; padding:0 ">  // R[iv0]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id284" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_iv0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (iv0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (iv0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.iv[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.iv[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.iv[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg iv</pre>
<pre style="margin:0; padding:0 ">  // R[iv1]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id300" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_iv1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (iv1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (iv1_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.iv[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.iv[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.iv[1].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg iv</pre>
<pre style="margin:0; padding:0 ">  // R[iv2]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id316" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_iv2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (iv2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (iv2_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.iv[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.iv[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.iv[2].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg iv</pre>
<pre style="margin:0; padding:0 ">  // R[iv3]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id332" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_iv3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (iv3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (iv3_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.iv[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.iv[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.iv[3].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg data_in</pre>
<pre style="margin:0; padding:0 ">  // R[data_in0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id352" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_in0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (data_in0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (data_in0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.data_in[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_in[0].d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.data_in[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_in[0].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg data_in</pre>
<pre style="margin:0; padding:0 ">  // R[data_in1]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id378" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_in1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (data_in1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (data_in1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.data_in[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_in[1].d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.data_in[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_in[1].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg data_in</pre>
<pre style="margin:0; padding:0 ">  // R[data_in2]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id404" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_in2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (data_in2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (data_in2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.data_in[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_in[2].d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.data_in[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_in[2].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg data_in</pre>
<pre style="margin:0; padding:0 ">  // R[data_in3]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id430" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_in3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (data_in3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (data_in3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.data_in[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_in[3].d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.data_in[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_in[3].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg data_out</pre>
<pre style="margin:0; padding:0 ">  // R[data_out0]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id456" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_out0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (data_out0_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_out[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (reg2hw.data_out[0].re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_out[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (data_out0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg data_out</pre>
<pre style="margin:0; padding:0 ">  // R[data_out1]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id472" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_out1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (data_out1_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_out[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (reg2hw.data_out[1].re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_out[1].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (data_out1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg data_out</pre>
<pre style="margin:0; padding:0 ">  // R[data_out2]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id488" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_out2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (data_out2_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_out[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (reg2hw.data_out[2].re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_out[2].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (data_out2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg data_out</pre>
<pre style="margin:0; padding:0 ">  // R[data_out3]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id504" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_out3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (data_out3_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_out[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (reg2hw.data_out[3].re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.data_out[3].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (data_out3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[ctrl]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[operation]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id521" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_ctrl_operation (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (ctrl_operation_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (ctrl_operation_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (ctrl_operation_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.ctrl.operation.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.ctrl.operation.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.ctrl.operation.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (ctrl_operation_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[mode]: 3:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (3)</pre>
<pre id="id536" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_ctrl_mode (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (ctrl_mode_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (ctrl_mode_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (ctrl_mode_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.ctrl.mode.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.ctrl.mode.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.ctrl.mode.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (ctrl_mode_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[key_len]: 6:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (3)</pre>
<pre id="id551" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_ctrl_key_len (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (ctrl_key_len_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (ctrl_key_len_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (ctrl_key_len_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.ctrl.key_len.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.ctrl.key_len.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.ctrl.key_len.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (ctrl_key_len_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[manual_operation]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id566" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_ctrl_manual_operation (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (ctrl_manual_operation_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (ctrl_manual_operation_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (ctrl_manual_operation_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.ctrl.manual_operation.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.ctrl.manual_operation.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.ctrl.manual_operation.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (ctrl_manual_operation_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[trigger]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id585" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_trigger_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (trigger_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (trigger_start_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.trigger.start.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.trigger.start.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.trigger.start.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[key_clear]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id610" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_trigger_key_clear (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (trigger_key_clear_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (trigger_key_clear_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.trigger.key_clear.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.trigger.key_clear.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.trigger.key_clear.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[iv_clear]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id635" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_trigger_iv_clear (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (trigger_iv_clear_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (trigger_iv_clear_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.trigger.iv_clear.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.trigger.iv_clear.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.trigger.iv_clear.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[data_in_clear]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id660" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_trigger_data_in_clear (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (trigger_data_in_clear_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (trigger_data_in_clear_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.trigger.data_in_clear.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.trigger.data_in_clear.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.trigger.data_in_clear.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[data_out_clear]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id685" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_trigger_data_out_clear (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (trigger_data_out_clear_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (trigger_data_out_clear_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.trigger.data_out_clear.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.trigger.data_out_clear.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.trigger.data_out_clear.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prng_reseed]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id710" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_trigger_prng_reseed (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (trigger_prng_reseed_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (trigger_prng_reseed_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.trigger.prng_reseed.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.trigger.prng_reseed.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.trigger.prng_reseed.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[status]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[idle]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id737" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_idle (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.status.idle.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.idle.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_idle_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[stall]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id762" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_stall (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.status.stall.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.stall.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_stall_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[output_valid]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id787" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_output_valid (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.status.output_valid.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.output_valid.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_output_valid_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[input_ready]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id812" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_input_ready (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.status.input_ready.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.input_ready.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_input_ready_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [22:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 0] = (reg_addr == AES_KEY0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 1] = (reg_addr == AES_KEY1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 2] = (reg_addr == AES_KEY2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 3] = (reg_addr == AES_KEY3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 4] = (reg_addr == AES_KEY4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 5] = (reg_addr == AES_KEY5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 6] = (reg_addr == AES_KEY6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 7] = (reg_addr == AES_KEY7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 8] = (reg_addr == AES_IV0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 9] = (reg_addr == AES_IV1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[10] = (reg_addr == AES_IV2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[11] = (reg_addr == AES_IV3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[12] = (reg_addr == AES_DATA_IN0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[13] = (reg_addr == AES_DATA_IN1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[14] = (reg_addr == AES_DATA_IN2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[15] = (reg_addr == AES_DATA_IN3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[16] = (reg_addr == AES_DATA_OUT0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[17] = (reg_addr == AES_DATA_OUT1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[18] = (reg_addr == AES_DATA_OUT2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[19] = (reg_addr == AES_DATA_OUT3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[20] = (reg_addr == AES_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[21] = (reg_addr == AES_TRIGGER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[22] = (reg_addr == AES_STATUS_OFFSET);</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 0] && reg_we && (AES_PERMIT[ 0] != (AES_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 1] && reg_we && (AES_PERMIT[ 1] != (AES_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 2] && reg_we && (AES_PERMIT[ 2] != (AES_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 3] && reg_we && (AES_PERMIT[ 3] != (AES_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 4] && reg_we && (AES_PERMIT[ 4] != (AES_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 5] && reg_we && (AES_PERMIT[ 5] != (AES_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 6] && reg_we && (AES_PERMIT[ 6] != (AES_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 7] && reg_we && (AES_PERMIT[ 7] != (AES_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 8] && reg_we && (AES_PERMIT[ 8] != (AES_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 9] && reg_we && (AES_PERMIT[ 9] != (AES_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[10] && reg_we && (AES_PERMIT[10] != (AES_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[11] && reg_we && (AES_PERMIT[11] != (AES_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[12] && reg_we && (AES_PERMIT[12] != (AES_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[13] && reg_we && (AES_PERMIT[13] != (AES_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[14] && reg_we && (AES_PERMIT[14] != (AES_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[15] && reg_we && (AES_PERMIT[15] != (AES_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[16] && reg_we && (AES_PERMIT[16] != (AES_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[17] && reg_we && (AES_PERMIT[17] != (AES_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[18] && reg_we && (AES_PERMIT[18] != (AES_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[19] && reg_we && (AES_PERMIT[19] != (AES_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[20] && reg_we && (AES_PERMIT[20] != (AES_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[21] && reg_we && (AES_PERMIT[21] != (AES_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[22] && reg_we && (AES_PERMIT[22] != (AES_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key0_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key1_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key1_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key2_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key2_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key3_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key3_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key4_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key4_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key5_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key5_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key6_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key6_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key7_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key7_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv1_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv2_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign iv3_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in0_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in1_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in1_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in2_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in2_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in3_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_in3_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_out0_re = addr_hit[16] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_out1_re = addr_hit[17] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_out2_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign data_out3_re = addr_hit[19] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_operation_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_operation_wd = reg_wdata[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_operation_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_mode_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_mode_wd = reg_wdata[3:1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_mode_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_key_len_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_key_len_wd = reg_wdata[6:4];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_key_len_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_manual_operation_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_manual_operation_wd = reg_wdata[7];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_manual_operation_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_start_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_key_clear_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_key_clear_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_iv_clear_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_iv_clear_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_data_in_clear_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_data_in_clear_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_data_out_clear_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_data_out_clear_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_prng_reseed_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign trigger_prng_reseed_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = data_out0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = data_out1_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = data_out2_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = data_out3_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = ctrl_operation_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3:1] = ctrl_mode_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[6:4] = ctrl_key_len_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[7] = ctrl_manual_operation_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[5] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = status_idle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = status_stall_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = status_output_valid_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = status_input_ready_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">  // property by mistake</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
