//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Sat Mar 12 14:01:07 EST 2016
//
//
// Ports:
// Name                         I/O  size props
// decode                         O    75
// decode_inst                    I    32
//
// Combinational paths from inputs to outputs:
//   decode_inst -> decode
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_decode(decode_inst,
		     decode);
  // value method decode
  input  [31 : 0] decode_inst;
  output [74 : 0] decode;

  // signals for module outputs
  wire [74 : 0] decode;

  // remaining internal signals
  reg [31 : 0] IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199;
  reg [4 : 0] CASE_decode_inst_BITS_6_TO_0_0b10011_decode_in_ETC__q10;
  reg [3 : 0] CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5,
	      CASE_decode_inst_BITS_14_TO_12_0b0_6_0b1_6_0b1_ETC__q2,
	      CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6,
	      CASE_decode_inst_BITS_14_TO_12_0b1_IF_decode_i_ETC__q3,
	      CASE_decode_inst_BITS_6_TO_0_0b10011_CASE_deco_ETC__q7,
	      CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4,
	      IF_decode_inst_BITS_14_TO_12_EQ_0b0_OR_decode__ETC___d21;
  reg [2 : 0] CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8,
	      CASE_decode_inst_BITS_6_TO_0_0b10011_7_0b10111_ETC__q9;
  wire [45 : 0] decode_inst_BITS_6_TO_0_EQ_0b1110011_7_CONCAT__ETC___d201;
  wire [31 : 0] immB__h25, immI__h23, immJ__h27, immS__h24, immU__h26;
  wire [20 : 0] x__h1600;
  wire [12 : 0] x__h1712;
  wire [11 : 0] decode_inst_BITS_31_TO_20__q1, x__h1823;
  wire [3 : 0] IF_decode_inst_BIT_30_5_THEN_8_ELSE_9___d56;

  // value method decode
  assign decode =
	     { CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4,
	       CASE_decode_inst_BITS_6_TO_0_0b10011_CASE_deco_ETC__q7,
	       CASE_decode_inst_BITS_6_TO_0_0b10011_7_0b10111_ETC__q9,
	       decode_inst[11:7] != 5'd0 &&
	       (decode_inst[6:0] == 7'b0010011 ||
		decode_inst[6:0] == 7'b0110011 ||
		decode_inst[6:0] == 7'b0110111 ||
		decode_inst[6:0] == 7'b0010111 ||
		decode_inst[6:0] == 7'b1101111 ||
		decode_inst[6:0] == 7'b1100111 ||
		decode_inst[6:0] == 7'b0000011 ||
		decode_inst[6:0] == 7'b1110011),
	       decode_inst[11:7],
	       decode_inst[6:0] == 7'b0010011 ||
	       decode_inst[6:0] == 7'b0110011 ||
	       decode_inst[6:0] == 7'b0110111 ||
	       decode_inst[6:0] == 7'b1100111 ||
	       decode_inst[6:0] == 7'b1100011 ||
	       decode_inst[6:0] == 7'b0000011 ||
	       decode_inst[6:0] == 7'b0100011 ||
	       decode_inst[6:0] == 7'b1110011,
	       CASE_decode_inst_BITS_6_TO_0_0b10011_decode_in_ETC__q10,
	       decode_inst[6:0] == 7'b0110011 ||
	       decode_inst[6:0] == 7'b1100011 ||
	       decode_inst[6:0] == 7'b0100011,
	       decode_inst[24:20],
	       decode_inst_BITS_6_TO_0_EQ_0b1110011_7_CONCAT__ETC___d201 } ;

  // remaining internal signals
  assign IF_decode_inst_BIT_30_5_THEN_8_ELSE_9___d56 =
	     decode_inst[30] ? 4'd8 : 4'd9 ;
  assign decode_inst_BITS_31_TO_20__q1 = decode_inst[31:20] ;
  assign decode_inst_BITS_6_TO_0_EQ_0b1110011_7_CONCAT__ETC___d201 =
	     { decode_inst[6:0] == 7'b1110011,
	       immI__h23[11:0],
	       decode_inst[6:0] == 7'b0010011 ||
	       decode_inst[6:0] == 7'b0110111 ||
	       decode_inst[6:0] == 7'b0010111 ||
	       decode_inst[6:0] == 7'b1101111 ||
	       decode_inst[6:0] == 7'b1100111 ||
	       decode_inst[6:0] == 7'b1100011 ||
	       decode_inst[6:0] == 7'b0000011 ||
	       decode_inst[6:0] == 7'b0100011,
	       IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199 } ;
  assign immB__h25 = { {19{x__h1712[12]}}, x__h1712 } ;
  assign immI__h23 =
	     { {20{decode_inst_BITS_31_TO_20__q1[11]}},
	       decode_inst_BITS_31_TO_20__q1 } ;
  assign immJ__h27 = { {11{x__h1600[20]}}, x__h1600 } ;
  assign immS__h24 = { {20{x__h1823[11]}}, x__h1823 } ;
  assign immU__h26 = { decode_inst[31:12], 12'b0 } ;
  assign x__h1600 =
	     { decode_inst[31],
	       decode_inst[19:12],
	       decode_inst[20],
	       decode_inst[30:21],
	       1'b0 } ;
  assign x__h1712 =
	     { decode_inst[31],
	       decode_inst[7],
	       decode_inst[30:25],
	       decode_inst[11:8],
	       1'b0 } ;
  assign x__h1823 = { decode_inst[31:25], decode_inst[11:7] } ;
  always@(decode_inst or
	  immS__h24 or immI__h23 or immU__h26 or immB__h25 or immJ__h27)
  begin
    case (decode_inst[6:0])
      7'b0000011, 7'b0010011, 7'b1100111:
	  IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199 =
	      immI__h23;
      7'b0010111, 7'b0110111:
	  IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199 =
	      immU__h26;
      7'b1100011:
	  IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199 =
	      immB__h25;
      7'b1101111:
	  IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199 =
	      immJ__h27;
      default: IF_decode_inst_BITS_6_TO_0_EQ_0b10011_THEN_SEX_ETC___d199 =
		   immS__h24;
    endcase
  end
  always@(decode_inst)
  begin
    case (decode_inst[14:12])
      3'b0, 3'b001, 3'b010, 3'b011, 3'b100, 3'b101, 3'b110, 3'b111:
	  IF_decode_inst_BITS_14_TO_12_EQ_0b0_OR_decode__ETC___d21 = 4'd1;
    endcase
  end
  always@(decode_inst)
  begin
    case (decode_inst[14:12])
      3'b0, 3'b001, 3'b100, 3'b101, 3'b110, 3'b111:
	  CASE_decode_inst_BITS_14_TO_12_0b0_6_0b1_6_0b1_ETC__q2 = 4'd6;
      default: CASE_decode_inst_BITS_14_TO_12_0b0_6_0b1_6_0b1_ETC__q2 = 4'd0;
    endcase
  end
  always@(decode_inst)
  begin
    case (decode_inst[14:12])
      3'b001:
	  CASE_decode_inst_BITS_14_TO_12_0b1_IF_decode_i_ETC__q3 =
	      (decode_inst[11:7] == 5'd0) ? 4'd8 : 4'd0;
      3'b010:
	  CASE_decode_inst_BITS_14_TO_12_0b1_IF_decode_i_ETC__q3 =
	      (decode_inst[19:15] == 5'd0) ? 4'd7 : 4'd0;
      default: CASE_decode_inst_BITS_14_TO_12_0b1_IF_decode_i_ETC__q3 = 4'd0;
    endcase
  end
  always@(decode_inst or
	  IF_decode_inst_BITS_14_TO_12_EQ_0b0_OR_decode__ETC___d21 or
	  CASE_decode_inst_BITS_14_TO_12_0b0_6_0b1_6_0b1_ETC__q2 or
	  CASE_decode_inst_BITS_14_TO_12_0b1_IF_decode_i_ETC__q3)
  begin
    case (decode_inst[6:0])
      7'b0000011:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 =
	      (decode_inst[14:12] == 3'b010) ? 4'd2 : 4'd0;
      7'b0010011, 7'b0110011:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 =
	      IF_decode_inst_BITS_14_TO_12_EQ_0b0_OR_decode__ETC___d21;
      7'b0010111:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 = 4'd9;
      7'b0100011:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 =
	      (decode_inst[14:12] == 3'b010) ? 4'd3 : 4'd0;
      7'b0110111:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 = 4'd1;
      7'b1100011:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 =
	      CASE_decode_inst_BITS_14_TO_12_0b0_6_0b1_6_0b1_ETC__q2;
      7'b1100111:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 = 4'd5;
      7'b1101111:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 = 4'd4;
      7'b1110011:
	  CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 =
	      CASE_decode_inst_BITS_14_TO_12_0b1_IF_decode_i_ETC__q3;
      default: CASE_decode_inst_BITS_6_TO_0_0b11_IF_decode_in_ETC__q4 = 4'd0;
    endcase
  end
  always@(decode_inst or IF_decode_inst_BIT_30_5_THEN_8_ELSE_9___d56)
  begin
    case (decode_inst[14:12])
      3'b0: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd0;
      3'b001: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd7;
      3'b010: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd5;
      3'b011: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd6;
      3'b100: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd4;
      3'd5:
	  CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 =
	      IF_decode_inst_BIT_30_5_THEN_8_ELSE_9___d56;
      3'b110: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd3;
      3'b111: CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 = 4'd2;
    endcase
  end
  always@(decode_inst or IF_decode_inst_BIT_30_5_THEN_8_ELSE_9___d56)
  begin
    case (decode_inst[14:12])
      3'b0:
	  CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 =
	      decode_inst[30] ? 4'd1 : 4'd0;
      3'b001: CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 = 4'd7;
      3'b010: CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 = 4'd5;
      3'b011: CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 = 4'd6;
      3'b100: CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 = 4'd4;
      3'd5:
	  CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 =
	      IF_decode_inst_BIT_30_5_THEN_8_ELSE_9___d56;
      3'b110: CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 = 4'd3;
      3'b111: CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6 = 4'd2;
    endcase
  end
  always@(decode_inst or
	  CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5 or
	  CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6)
  begin
    case (decode_inst[6:0])
      7'b0010011:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_CASE_deco_ETC__q7 =
	      CASE_decode_inst_BITS_14_TO_12_0b0_0_0b1_7_0b1_ETC__q5;
      7'b0110011:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_CASE_deco_ETC__q7 =
	      CASE_decode_inst_BITS_14_TO_12_0b0_IF_decode_i_ETC__q6;
      7'b0110111:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_CASE_deco_ETC__q7 = 4'd0;
      default: CASE_decode_inst_BITS_6_TO_0_0b10011_CASE_deco_ETC__q7 = 4'd0;
    endcase
  end
  always@(decode_inst)
  begin
    case (decode_inst[14:12])
      3'b0, 3'b001:
	  CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8 =
	      decode_inst[14:12];
      3'b100: CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8 = 3'd2;
      3'b101: CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8 = 3'd4;
      3'b110: CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8 = 3'd3;
      default: CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8 = 3'd5;
    endcase
  end
  always@(decode_inst or
	  CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8)
  begin
    case (decode_inst[6:0])
      7'b0010011, 7'b0010111, 7'b0110011, 7'b0110111:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_7_0b10111_ETC__q9 = 3'd7;
      7'b1100011:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_7_0b10111_ETC__q9 =
	      CASE_decode_inst_BITS_14_TO_12_0b0_decode_inst_ETC__q8;
      7'b1100111, 7'b1101111:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_7_0b10111_ETC__q9 = 3'd6;
      default: CASE_decode_inst_BITS_6_TO_0_0b10011_7_0b10111_ETC__q9 = 3'd7;
    endcase
  end
  always@(decode_inst)
  begin
    case (decode_inst[6:0])
      7'b0010011, 7'b0110011:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_decode_in_ETC__q10 =
	      decode_inst[19:15];
      7'b0110111:
	  CASE_decode_inst_BITS_6_TO_0_0b10011_decode_in_ETC__q10 = 5'd0;
      default: CASE_decode_inst_BITS_6_TO_0_0b10011_decode_in_ETC__q10 =
		   decode_inst[19:15];
    endcase
  end
endmodule  // module_decode

