# system info t_vga_v1_tb on 2015.10.30.23:04:55
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1446221050
#
#
# Files generated for t_vga_v1_tb on 2015.10.30.23:04:55
files:
filepath,kind,attributes,module,is_top
t_vga_v1/testbench/t_vga_v1_tb/simulation/t_vga_v1_tb.vhd,VHDL,,t_vga_v1_tb,true
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_width_adapter.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_width_adapter_001.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_instruction_master_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_data_master_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_pixel_buffer_avalon_pixel_dma_master_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_onchip_memory_s1_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_jtag_uart_0_avalon_jtag_slave_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_pixel_buffer_avalon_control_slave_translator.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rst_controller.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rst_controller_001.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rst_controller_002.vhd,VHDL,,t_vga_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1.sdc,SDC,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1.vhd,VHDL,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.vhd,VHDL,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.vhd,VHDL,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.vhd,VHDL,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_nios2_waves.do,OTHER,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_ociram_default_contents.dat,DAT,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_ociram_default_contents.hex,HEX,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_ociram_default_contents.mif,MIF,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_oci_test_bench.vhd,VHDL,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_a.dat,DAT,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_a.hex,HEX,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_a.mif,MIF,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_b.dat,DAT,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_b.hex,HEX,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_b.mif,MIF,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_test_bench.vhd,VHDL,,t_vga_v1_cpu_v1,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_onchip_memory.hex,HEX,,t_vga_v1_onchip_memory,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_onchip_memory.vhd,VHDL,,t_vga_v1_onchip_memory,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_up_clocks.vhd,VHDL,,t_vga_v1_up_clocks,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_jtag_uart_0.vhd,VHDL,,t_vga_v1_jtag_uart_0,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller.vhd,VHDL,,t_vga_v1_sdram_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,t_vga_v1_vga_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_vga_controller.vhd,VHDL,,t_vga_v1_vga_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_pixel_buffer.vhd,VHDL,,t_vga_v1_pixel_buffer,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_FIFO_dual_clock.vhd,VHDL,,t_vga_v1_FIFO_dual_clock,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_video_rgb_resampler_0.vhd,VHDL,,t_vga_v1_video_rgb_resampler_0,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_addr_router.vho,VHDL,,t_vga_v1_addr_router,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_addr_router_002.vho,VHDL,,t_vga_v1_addr_router_002,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_id_router.vho,VHDL,,t_vga_v1_id_router,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_id_router_003.vho,VHDL,,t_vga_v1_id_router_003,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_demux.vho,VHDL,,t_vga_v1_cmd_xbar_demux,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_demux_002.vho,VHDL,,t_vga_v1_cmd_xbar_demux_002,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_mux.vho,VHDL,,t_vga_v1_cmd_xbar_mux,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_mux_003.vho,VHDL,,t_vga_v1_cmd_xbar_mux_003,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rsp_xbar_demux.vho,VHDL,,t_vga_v1_rsp_xbar_demux,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rsp_xbar_demux_003.vho,VHDL,,t_vga_v1_rsp_xbar_demux_003,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rsp_xbar_mux.vho,VHDL,,t_vga_v1_rsp_xbar_mux,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_irq_mapper.vho,VHDL,,t_vga_v1_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
t_vga_v1_tb.t_vga_v1_inst,t_vga_v1
t_vga_v1_tb.t_vga_v1_inst.cpu_v1,t_vga_v1_cpu_v1
t_vga_v1_tb.t_vga_v1_inst.onchip_memory,t_vga_v1_onchip_memory
t_vga_v1_tb.t_vga_v1_inst.up_clocks,t_vga_v1_up_clocks
t_vga_v1_tb.t_vga_v1_inst.jtag_uart_0,t_vga_v1_jtag_uart_0
t_vga_v1_tb.t_vga_v1_inst.sdram_controller,t_vga_v1_sdram_controller
t_vga_v1_tb.t_vga_v1_inst.vga_controller,t_vga_v1_vga_controller
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer,t_vga_v1_pixel_buffer
t_vga_v1_tb.t_vga_v1_inst.FIFO_dual_clock,t_vga_v1_FIFO_dual_clock
t_vga_v1_tb.t_vga_v1_inst.video_rgb_resampler_0,t_vga_v1_video_rgb_resampler_0
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_instruction_master_translator,altera_merlin_master_translator
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_data_master_translator,altera_merlin_master_translator
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_pixel_dma_master_translator,altera_merlin_master_translator
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_instruction_master_translator,altera_merlin_master_translator
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_data_master_translator,altera_merlin_master_translator
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_pixel_dma_master_translator,altera_merlin_master_translator
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_jtag_debug_module_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.onchip_memory_s1_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.sdram_controller_s1_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_control_slave_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_jtag_debug_module_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.onchip_memory_s1_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.sdram_controller_s1_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_control_slave_translator,altera_merlin_slave_translator
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
t_vga_v1_tb.t_vga_v1_inst.cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
t_vga_v1_tb.t_vga_v1_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
t_vga_v1_tb.t_vga_v1_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
t_vga_v1_tb.t_vga_v1_inst.pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
t_vga_v1_tb.t_vga_v1_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
t_vga_v1_tb.t_vga_v1_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
t_vga_v1_tb.t_vga_v1_inst.addr_router,t_vga_v1_addr_router
t_vga_v1_tb.t_vga_v1_inst.addr_router_001,t_vga_v1_addr_router
t_vga_v1_tb.t_vga_v1_inst.addr_router_002,t_vga_v1_addr_router_002
t_vga_v1_tb.t_vga_v1_inst.id_router,t_vga_v1_id_router
t_vga_v1_tb.t_vga_v1_inst.id_router_001,t_vga_v1_id_router
t_vga_v1_tb.t_vga_v1_inst.id_router_002,t_vga_v1_id_router
t_vga_v1_tb.t_vga_v1_inst.id_router_004,t_vga_v1_id_router
t_vga_v1_tb.t_vga_v1_inst.id_router_003,t_vga_v1_id_router_003
t_vga_v1_tb.t_vga_v1_inst.burst_adapter,altera_merlin_burst_adapter
t_vga_v1_tb.t_vga_v1_inst.rst_controller,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.rst_controller_001,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.rst_controller_002,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.rst_controller_003,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.rst_controller,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.rst_controller_001,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.rst_controller_002,altera_reset_controller
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_demux,t_vga_v1_cmd_xbar_demux
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_demux_001,t_vga_v1_cmd_xbar_demux
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_demux_002,t_vga_v1_cmd_xbar_demux_002
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_mux,t_vga_v1_cmd_xbar_mux
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_mux_001,t_vga_v1_cmd_xbar_mux
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_mux_002,t_vga_v1_cmd_xbar_mux
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_mux_004,t_vga_v1_cmd_xbar_mux
t_vga_v1_tb.t_vga_v1_inst.cmd_xbar_mux_003,t_vga_v1_cmd_xbar_mux_003
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_demux,t_vga_v1_rsp_xbar_demux
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_demux_001,t_vga_v1_rsp_xbar_demux
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_demux_002,t_vga_v1_rsp_xbar_demux
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_demux_004,t_vga_v1_rsp_xbar_demux
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_demux_003,t_vga_v1_rsp_xbar_demux_003
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_mux,t_vga_v1_rsp_xbar_mux
t_vga_v1_tb.t_vga_v1_inst.rsp_xbar_mux_001,t_vga_v1_rsp_xbar_mux
t_vga_v1_tb.t_vga_v1_inst.width_adapter,altera_merlin_width_adapter
t_vga_v1_tb.t_vga_v1_inst.width_adapter_001,altera_merlin_width_adapter
t_vga_v1_tb.t_vga_v1_inst.width_adapter,altera_merlin_width_adapter
t_vga_v1_tb.t_vga_v1_inst.width_adapter_001,altera_merlin_width_adapter
t_vga_v1_tb.t_vga_v1_inst.irq_mapper,t_vga_v1_irq_mapper
t_vga_v1_tb.t_vga_v1_inst_clk_bfm,altera_avalon_clock_source
t_vga_v1_tb.t_vga_v1_inst_reset_bfm,altera_avalon_reset_source
t_vga_v1_tb.t_vga_v1_inst_sdram_controller_bfm,altera_conduit_bfm
t_vga_v1_tb.t_vga_v1_inst_vga_out_bfm,altera_conduit_bfm_0002
