{"version":"1.1.0","info":[["/home/jitesh/HDL/HDL_PRACTICE/D_FF/d_ff_tb.sv",[[[[[["d_ff_tb",[[0,0],[0,15]],[[0,7],[0,14]],[],["module"]],[33,8]],[[["clk_tb",[[2,4],[2,16]],[[2,10],[2,16]],["d_ff_tb"],["variable","logic"]],["d_tb",[[3,4],[3,14]],[[3,10],[3,14]],["d_ff_tb"],["variable","logic"]],["q_tb",[[4,4],[4,14]],[[4,10],[4,14]],["d_ff_tb"],["variable","logic"]],["dut",[[7,4],[11,5]],[[7,9],[7,12]],["d_ff_tb"],["instance","d_ff"]]]]]]],null,0]],["/home/jitesh/HDL/HDL_PRACTICE/D_FF/d_ff.sv",[[[[[["d_ff",[[0,0],[3,16]],[[0,7],[0,11]],[],["module"]],[12,8]],[[["clk",[[1,0],[1,15]],[[1,12],[1,15]],["d_ff"],["port","logic"]],["d",[[2,0],[2,13]],[[2,12],[2,13]],["d_ff"],["port","logic"]],["q",[[3,0],[3,14]],[[3,13],[3,14]],["d_ff"],["port","logic"]]]]]]],null,0]],["/home/jitesh/HDL/HDL_PRACTICE/ENCODER/encoder.sv",[[[[[["moduleName",[[0,0],[6,2]],[[0,7],[0,17]],[],["module"]],[12,8]],[[["N",[[1,4],[1,17]],[[1,14],[1,15]],["moduleName"],["parameter-port","parameter"]],["D",[[4,4],[4,28]],[[4,27],[4,28]],["moduleName"],["port","logic"]],["Q",[[5,4],[5,26]],[[5,25],[5,26]],["moduleName"],["port","logic"]]]]]]],null,0]],["/home/jitesh/HDL/HDL_PRACTICE/ENCODER/hello.sv",[[[[[["uart_tx",[[1,0],[13,2]],[[1,7],[1,14]],[],["module"]],[129,8]],[[["data_len",[[2,2],[2,23]],[[2,12],[2,20]],["uart_tx"],["parameter-port","parameter"]],["clk_div",[[3,2],[3,23]],[[3,12],[3,19]],["uart_tx"],["parameter-port","parameter"]],["data",[[6,4],[6,34]],[[6,16],[6,20]],["uart_tx"],["port","logic"]],["send_en",[[7,4],[7,23]],[[7,16],[7,23]],["uart_tx"],["port","logic"]],["clk",[[8,4],[8,19]],[[8,16],[8,19]],["uart_tx"],["port","logic"]],["next_d_ready",[[10,4],[10,29]],[[10,17],[10,29]],["uart_tx"],["port","logic"]],["tx_op",[[11,4],[11,22]],[[11,17],[11,22]],["uart_tx"],["port","logic"]],["DATA_WIDTH",[[17,0],[17,39]],[[17,11],[17,21]],["uart_tx"],["localparam"]],["CLK_WIDTH",[[18,0],[18,37]],[[18,11],[18,20]],["uart_tx"],["localparam"]],["S_IDLE",[[22,1],[22,15]],[[22,1],[22,7]],["uart_tx"],["enum_member","#AnonymousEnum0"]],["S_START",[[23,0],[23,14]],[[23,0],[23,7]],["uart_tx"],["enum_member","#AnonymousEnum0"]],["S_DATA",[[24,0],[24,13]],[[24,0],[24,6]],["uart_tx"],["enum_member","#AnonymousEnum0"]],["S_STOP",[[25,0],[25,13]],[[25,0],[25,6]],["uart_tx"],["enum_member","#AnonymousEnum0"]],["state",[[21,0],[25,22]],[[25,16],[25,21]],["uart_tx"],["typedef","#AnonymousEnum0"]],["curr_state",[[28,0],[28,16]],[[28,6],[28,16]],["uart_tx"],["variable","state"]],["next_state",[[28,0],[28,27]],[[28,17],[28,27]],["uart_tx"],["variable","curr_state"]],["clk_count",[[31,0],[31,36]],[[31,23],[31,32]],["uart_tx"],["variable","logic"]],["bit_count",[[33,0],[33,36]],[[33,23],[33,32]],["uart_tx"],["variable","logic"]]]]]]],null,0]],["/home/jitesh/HDL/HDL_PRACTICE/MUX_41/MUX_41_tb.sv",[[[[[["MUX_41_test",[[0,0],[0,21]],[[0,7],[0,18]],[],["module"]],[21,9]],[[["D",[[2,2],[2,15]],[[2,14],[2,15]],["MUX_41_test"],["variable","logic"]],["S",[[3,2],[3,15]],[[3,14],[3,15]],["MUX_41_test"],["variable","logic"]],["Y",[[4,2],[4,9]],[[4,8],[4,9]],["MUX_41_test"],["variable","logic"]],["dut",[[6,2],[6,29]],[[6,9],[6,12]],["MUX_41_test"],["instance","MUX_41"]]]]]]],null,0]],["/home/jitesh/HDL/HDL_PRACTICE/MUX_41/MUX_41.sv",[[[[[["MUX_41",[[0,0],[4,2]],[[0,7],[0,13]],[],["module"]],[17,9]],[[["data_inputs",[[1,2],[1,33]],[[1,22],[1,33]],["MUX_41"],["port","logic"]],["select_lines",[[2,2],[2,34]],[[2,22],[2,34]],["MUX_41"],["port","logic"]],["output_data",[[3,2],[3,26]],[[3,15],[3,26]],["MUX_41"],["port","logic"]]]]]]],null,0]]]}