============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 13:24:07 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(187)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(188)
HDL-1007 : undeclared symbol 'pwm_a', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(275)
HDL-1007 : undeclared symbol 'pwm_b', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(275)
HDL-1007 : undeclared symbol 'pwm_c', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(275)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.228544s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (38.2%)

RUN-1004 : used memory is 240 MB, reserved memory is 215 MB, peak memory is 243 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1085 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 6296 instances
RUN-0007 : 2345 luts, 2779 seqs, 725 mslices, 392 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 8068 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5991 nets have 2 pins
RUN-1001 : 1633 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 149 nets have [11 - 20] pins
RUN-1001 : 116 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     608     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1969     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6294 instances, 2345 luts, 2779 seqs, 1117 slices, 147 macros(1117 instances: 725 mslices 392 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1855 pins
PHY-0007 : Cell area utilization is 78%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 990567
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 78%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 690809, overlap = 130.906
PHY-3002 : Step(2): len = 642079, overlap = 167.125
PHY-3002 : Step(3): len = 437417, overlap = 205.5
PHY-3002 : Step(4): len = 390380, overlap = 249.031
PHY-3002 : Step(5): len = 349495, overlap = 262.844
PHY-3002 : Step(6): len = 304183, overlap = 276.062
PHY-3002 : Step(7): len = 289773, overlap = 281.219
PHY-3002 : Step(8): len = 271946, overlap = 311.469
PHY-3002 : Step(9): len = 250915, overlap = 320.062
PHY-3002 : Step(10): len = 233721, overlap = 342.5
PHY-3002 : Step(11): len = 201913, overlap = 353.781
PHY-3002 : Step(12): len = 185721, overlap = 362.938
PHY-3002 : Step(13): len = 173055, overlap = 371.562
PHY-3002 : Step(14): len = 170261, overlap = 372.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.6725e-06
PHY-3002 : Step(15): len = 170563, overlap = 359.75
PHY-3002 : Step(16): len = 172134, overlap = 365
PHY-3002 : Step(17): len = 171978, overlap = 346.25
PHY-3002 : Step(18): len = 177618, overlap = 331.438
PHY-3002 : Step(19): len = 175812, overlap = 334.062
PHY-3002 : Step(20): len = 179313, overlap = 307.188
PHY-3002 : Step(21): len = 181284, overlap = 287.344
PHY-3002 : Step(22): len = 175612, overlap = 276.688
PHY-3002 : Step(23): len = 176178, overlap = 276.781
PHY-3002 : Step(24): len = 174708, overlap = 254.781
PHY-3002 : Step(25): len = 171676, overlap = 250.469
PHY-3002 : Step(26): len = 166854, overlap = 246.312
PHY-3002 : Step(27): len = 164526, overlap = 247.938
PHY-3002 : Step(28): len = 163743, overlap = 253.844
PHY-3002 : Step(29): len = 160521, overlap = 242
PHY-3002 : Step(30): len = 159334, overlap = 232.062
PHY-3002 : Step(31): len = 158322, overlap = 216.781
PHY-3002 : Step(32): len = 157140, overlap = 215.906
PHY-3002 : Step(33): len = 155556, overlap = 231.406
PHY-3002 : Step(34): len = 152365, overlap = 235.312
PHY-3002 : Step(35): len = 150949, overlap = 233.719
PHY-3002 : Step(36): len = 150276, overlap = 239
PHY-3002 : Step(37): len = 150596, overlap = 231.5
PHY-3002 : Step(38): len = 149501, overlap = 225.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.9345e-05
PHY-3002 : Step(39): len = 149661, overlap = 222.875
PHY-3002 : Step(40): len = 149819, overlap = 220.844
PHY-3002 : Step(41): len = 150178, overlap = 223.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.36174e-05
PHY-3002 : Step(42): len = 151298, overlap = 214.125
PHY-3002 : Step(43): len = 151669, overlap = 212.531
PHY-3002 : Step(44): len = 158350, overlap = 180.094
PHY-3002 : Step(45): len = 163583, overlap = 173.5
PHY-3002 : Step(46): len = 163023, overlap = 161.375
PHY-3002 : Step(47): len = 162628, overlap = 159.719
PHY-3002 : Step(48): len = 161552, overlap = 161.344
PHY-3002 : Step(49): len = 161915, overlap = 161.531
PHY-3002 : Step(50): len = 162845, overlap = 158.5
PHY-3002 : Step(51): len = 163326, overlap = 153.5
PHY-3002 : Step(52): len = 163116, overlap = 153.594
PHY-3002 : Step(53): len = 162281, overlap = 166.688
PHY-3002 : Step(54): len = 161840, overlap = 163.5
PHY-3002 : Step(55): len = 160913, overlap = 166.344
PHY-3002 : Step(56): len = 160849, overlap = 167.812
PHY-3002 : Step(57): len = 159912, overlap = 169.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.72348e-05
PHY-3002 : Step(58): len = 161612, overlap = 162.312
PHY-3002 : Step(59): len = 162104, overlap = 161.969
PHY-3002 : Step(60): len = 163593, overlap = 157.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000108786
PHY-3002 : Step(61): len = 164988, overlap = 156.781
PHY-3002 : Step(62): len = 165117, overlap = 156.562
PHY-3002 : Step(63): len = 164906, overlap = 156.312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016995s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 224048, over cnt = 1033(9%), over = 6149, worst = 51
PHY-1001 : End global iterations;  0.520812s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (30.0%)

PHY-1001 : Congestion index: top1 = 104.17, top5 = 87.93, top10 = 76.55, top15 = 69.25.
PHY-3001 : End congestion estimation;  0.612169s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (33.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63551e-06
PHY-3002 : Step(64): len = 184352, overlap = 173.094
PHY-3002 : Step(65): len = 181270, overlap = 192.031
PHY-3002 : Step(66): len = 173369, overlap = 207.688
PHY-3002 : Step(67): len = 172461, overlap = 220.625
PHY-3002 : Step(68): len = 163438, overlap = 258.125
PHY-3002 : Step(69): len = 160306, overlap = 298.906
PHY-3002 : Step(70): len = 154547, overlap = 312.938
PHY-3002 : Step(71): len = 149967, overlap = 287.875
PHY-3002 : Step(72): len = 148731, overlap = 293.719
PHY-3002 : Step(73): len = 144786, overlap = 301.188
PHY-3002 : Step(74): len = 144897, overlap = 305.875
PHY-3002 : Step(75): len = 143195, overlap = 306.281
PHY-3002 : Step(76): len = 141732, overlap = 296.781
PHY-3002 : Step(77): len = 139300, overlap = 301.875
PHY-3002 : Step(78): len = 139894, overlap = 305.656
PHY-3002 : Step(79): len = 139591, overlap = 302.781
PHY-3002 : Step(80): len = 139062, overlap = 305.25
PHY-3002 : Step(81): len = 138305, overlap = 309.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27102e-06
PHY-3002 : Step(82): len = 139429, overlap = 287.25
PHY-3002 : Step(83): len = 141116, overlap = 278.156
PHY-3002 : Step(84): len = 144951, overlap = 264.531
PHY-3002 : Step(85): len = 147345, overlap = 256.75
PHY-3002 : Step(86): len = 147041, overlap = 256.469
PHY-3002 : Step(87): len = 145800, overlap = 255.469
PHY-3002 : Step(88): len = 144717, overlap = 248.031
PHY-3002 : Step(89): len = 145306, overlap = 243.844
PHY-3002 : Step(90): len = 144440, overlap = 243.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0542e-05
PHY-3002 : Step(91): len = 147357, overlap = 244.938
PHY-3002 : Step(92): len = 149440, overlap = 250.406
PHY-3002 : Step(93): len = 152842, overlap = 226.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09612e-05
PHY-3002 : Step(94): len = 158430, overlap = 207.344
PHY-3002 : Step(95): len = 166595, overlap = 197.25
PHY-3002 : Step(96): len = 170084, overlap = 179.781
PHY-3002 : Step(97): len = 169527, overlap = 175.906
PHY-3002 : Step(98): len = 166255, overlap = 179.25
PHY-3002 : Step(99): len = 165458, overlap = 179.531
PHY-3002 : Step(100): len = 163655, overlap = 176.969
PHY-3002 : Step(101): len = 163440, overlap = 175.312
PHY-3002 : Step(102): len = 161670, overlap = 172.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.19225e-05
PHY-3002 : Step(103): len = 166781, overlap = 174.812
PHY-3002 : Step(104): len = 170765, overlap = 173.25
PHY-3002 : Step(105): len = 172929, overlap = 174.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.3845e-05
PHY-3002 : Step(106): len = 177302, overlap = 163.719
PHY-3002 : Step(107): len = 185377, overlap = 139.875
PHY-3002 : Step(108): len = 190526, overlap = 140.531
PHY-3002 : Step(109): len = 189661, overlap = 134.344
PHY-3002 : Step(110): len = 187941, overlap = 124.938
PHY-3002 : Step(111): len = 186403, overlap = 113.875
PHY-3002 : Step(112): len = 185978, overlap = 113.656
PHY-3002 : Step(113): len = 185361, overlap = 130.688
PHY-3002 : Step(114): len = 184029, overlap = 129.688
PHY-3002 : Step(115): len = 184358, overlap = 120.688
PHY-3002 : Step(116): len = 183922, overlap = 117.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00016769
PHY-3002 : Step(117): len = 185138, overlap = 117.438
PHY-3002 : Step(118): len = 188265, overlap = 113.656
PHY-3002 : Step(119): len = 192792, overlap = 105.688
PHY-3002 : Step(120): len = 195124, overlap = 94.7188
PHY-3002 : Step(121): len = 195548, overlap = 96.4062
PHY-3002 : Step(122): len = 195165, overlap = 91.5938
PHY-3002 : Step(123): len = 194765, overlap = 89.4375
PHY-3002 : Step(124): len = 193104, overlap = 85.5
PHY-3002 : Step(125): len = 192406, overlap = 87.6562
PHY-3002 : Step(126): len = 191092, overlap = 87.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00033538
PHY-3002 : Step(127): len = 192943, overlap = 88.5
PHY-3002 : Step(128): len = 195919, overlap = 89.1562
PHY-3002 : Step(129): len = 198269, overlap = 80.5312
PHY-3002 : Step(130): len = 198845, overlap = 80.5938
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 83/8068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 228984, over cnt = 1064(9%), over = 6160, worst = 51
PHY-1001 : End global iterations;  0.488381s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (38.4%)

PHY-1001 : Congestion index: top1 = 98.82, top5 = 79.62, top10 = 69.48, top15 = 63.40.
PHY-3001 : End congestion estimation;  0.576616s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (32.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42495e-05
PHY-3002 : Step(131): len = 197891, overlap = 294.344
PHY-3002 : Step(132): len = 197354, overlap = 287.875
PHY-3002 : Step(133): len = 190609, overlap = 270.438
PHY-3002 : Step(134): len = 187406, overlap = 271.75
PHY-3002 : Step(135): len = 182892, overlap = 261.5
PHY-3002 : Step(136): len = 182410, overlap = 276.75
PHY-3002 : Step(137): len = 180193, overlap = 269.531
PHY-3002 : Step(138): len = 175254, overlap = 295.125
PHY-3002 : Step(139): len = 172312, overlap = 283.688
PHY-3002 : Step(140): len = 168384, overlap = 295.406
PHY-3002 : Step(141): len = 167636, overlap = 305.75
PHY-3002 : Step(142): len = 166286, overlap = 308.375
PHY-3002 : Step(143): len = 163942, overlap = 312.969
PHY-3002 : Step(144): len = 161645, overlap = 317.688
PHY-3002 : Step(145): len = 160972, overlap = 327.844
PHY-3002 : Step(146): len = 160540, overlap = 323.312
PHY-3002 : Step(147): len = 159968, overlap = 315.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.8499e-05
PHY-3002 : Step(148): len = 161146, overlap = 312.562
PHY-3002 : Step(149): len = 163616, overlap = 291.562
PHY-3002 : Step(150): len = 165330, overlap = 282.25
PHY-3002 : Step(151): len = 165900, overlap = 275.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136998
PHY-3002 : Step(152): len = 166620, overlap = 275.781
PHY-3002 : Step(153): len = 167720, overlap = 258.125
PHY-3002 : Step(154): len = 170738, overlap = 250.562
PHY-3002 : Step(155): len = 173334, overlap = 243.625
PHY-3002 : Step(156): len = 176162, overlap = 237.688
PHY-3002 : Step(157): len = 176407, overlap = 234.812
PHY-3002 : Step(158): len = 176438, overlap = 231.469
PHY-3002 : Step(159): len = 175933, overlap = 224.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000273996
PHY-3002 : Step(160): len = 177472, overlap = 223.562
PHY-3002 : Step(161): len = 178996, overlap = 221.031
PHY-3002 : Step(162): len = 180270, overlap = 219.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000443326
PHY-3002 : Step(163): len = 180633, overlap = 217.625
PHY-3002 : Step(164): len = 181716, overlap = 211.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000717301
PHY-3002 : Step(165): len = 182691, overlap = 210.031
PHY-3002 : Step(166): len = 185404, overlap = 202.219
PHY-3002 : Step(167): len = 190015, overlap = 194
PHY-3002 : Step(168): len = 192435, overlap = 195.312
PHY-3002 : Step(169): len = 192407, overlap = 196.531
PHY-3002 : Step(170): len = 192114, overlap = 199.094
PHY-3002 : Step(171): len = 191603, overlap = 191.688
PHY-3002 : Step(172): len = 191284, overlap = 193.75
PHY-3002 : Step(173): len = 191568, overlap = 192.344
PHY-3002 : Step(174): len = 191987, overlap = 190.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00116059
PHY-3002 : Step(175): len = 192412, overlap = 190.844
PHY-3002 : Step(176): len = 193501, overlap = 190.5
PHY-3002 : Step(177): len = 194260, overlap = 191.844
PHY-3002 : Step(178): len = 195026, overlap = 187.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00187784
PHY-3002 : Step(179): len = 195239, overlap = 185.469
PHY-3002 : Step(180): len = 196575, overlap = 186.188
PHY-3002 : Step(181): len = 197147, overlap = 186.281
PHY-3002 : Step(182): len = 197430, overlap = 187.062
PHY-3002 : Step(183): len = 197729, overlap = 187.125
PHY-3002 : Step(184): len = 198013, overlap = 186.094
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 186.09 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 258/8068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 235280, over cnt = 1303(11%), over = 6000, worst = 23
PHY-1001 : End global iterations;  0.545284s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (43.0%)

PHY-1001 : Congestion index: top1 = 83.96, top5 = 69.86, top10 = 63.19, top15 = 59.00.
PHY-1001 : End incremental global routing;  0.624197s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (42.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32120, tnet num: 8066, tinst num: 6294, tnode num: 42480, tedge num: 54869.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.644628s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (46.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.403010s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (44.5%)

OPT-1001 : Current memory(MB): used = 346, reserve = 323, peak = 346.
OPT-1001 : End physical optimization;  1.465668s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (45.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2345 LUT to BLE ...
SYN-4008 : Packed 2345 LUT and 835 SEQ to BLE.
SYN-4003 : Packing 1944 remaining SEQ's ...
SYN-4005 : Packed 1409 SEQ with LUT/SLICE
SYN-4006 : 293 single LUT's are left
SYN-4006 : 535 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2880/4122 primitive instances ...
PHY-3001 : End packing;  0.396319s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (47.3%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2786 instances
RUN-1001 : 1366 mslices, 1365 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7320 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5265 nets have 2 pins
RUN-1001 : 1606 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 147 nets have [11 - 20] pins
RUN-1001 : 108 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 2784 instances, 2731 slices, 147 macros(1117 instances: 725 mslices 392 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1092 pins
PHY-3001 : Cell area utilization is 95%
PHY-3001 : After packing: Len = 200787, Over = 248.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3752/7320.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 244384, over cnt = 1252(11%), over = 3986, worst = 22
PHY-1002 : len = 269840, over cnt = 946(8%), over = 1960, worst = 16
PHY-1002 : len = 296720, over cnt = 404(3%), over = 500, worst = 8
PHY-1002 : len = 305272, over cnt = 57(0%), over = 57, worst = 1
PHY-1002 : len = 309848, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.755683s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 70.21, top5 = 64.50, top10 = 60.48, top15 = 57.71.
PHY-3001 : End congestion estimation;  1.858345s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (42.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11083e-05
PHY-3002 : Step(185): len = 182911, overlap = 253.75
PHY-3002 : Step(186): len = 179985, overlap = 265
PHY-3002 : Step(187): len = 176613, overlap = 270
PHY-3002 : Step(188): len = 174703, overlap = 273.25
PHY-3002 : Step(189): len = 172234, overlap = 272.25
PHY-3002 : Step(190): len = 170554, overlap = 268.25
PHY-3002 : Step(191): len = 169828, overlap = 273.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.22166e-05
PHY-3002 : Step(192): len = 172652, overlap = 259
PHY-3002 : Step(193): len = 174465, overlap = 250.25
PHY-3002 : Step(194): len = 176696, overlap = 249.25
PHY-3002 : Step(195): len = 177322, overlap = 250.75
PHY-3002 : Step(196): len = 177598, overlap = 248.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.44332e-05
PHY-3002 : Step(197): len = 180959, overlap = 239.25
PHY-3002 : Step(198): len = 182974, overlap = 234
PHY-3002 : Step(199): len = 187269, overlap = 227
PHY-3002 : Step(200): len = 189068, overlap = 214.75
PHY-3002 : Step(201): len = 188532, overlap = 203.75
PHY-3002 : Step(202): len = 188564, overlap = 204.5
PHY-3002 : Step(203): len = 189299, overlap = 210
PHY-3002 : Step(204): len = 190106, overlap = 218.5
PHY-3002 : Step(205): len = 190863, overlap = 223.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000168866
PHY-3002 : Step(206): len = 194270, overlap = 218.25
PHY-3002 : Step(207): len = 197606, overlap = 214.75
PHY-3002 : Step(208): len = 200469, overlap = 212
PHY-3002 : Step(209): len = 201851, overlap = 212.25
PHY-3002 : Step(210): len = 202692, overlap = 192.75
PHY-3002 : Step(211): len = 203138, overlap = 193.5
PHY-3002 : Step(212): len = 203712, overlap = 196.25
PHY-3002 : Step(213): len = 204248, overlap = 192.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00029851
PHY-3002 : Step(214): len = 206280, overlap = 192
PHY-3002 : Step(215): len = 208666, overlap = 185.75
PHY-3002 : Step(216): len = 210841, overlap = 181.5
PHY-3002 : Step(217): len = 212049, overlap = 183.5
PHY-3002 : Step(218): len = 212602, overlap = 179
PHY-3002 : Step(219): len = 212940, overlap = 186
PHY-3002 : Step(220): len = 213425, overlap = 190
PHY-3002 : Step(221): len = 214062, overlap = 183.25
PHY-3002 : Step(222): len = 214582, overlap = 185
PHY-3002 : Step(223): len = 215063, overlap = 187.5
PHY-3002 : Step(224): len = 215357, overlap = 175
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000554377
PHY-3002 : Step(225): len = 217117, overlap = 169.5
PHY-3002 : Step(226): len = 218502, overlap = 169.5
PHY-3002 : Step(227): len = 219110, overlap = 170.75
PHY-3002 : Step(228): len = 219880, overlap = 168.25
PHY-3002 : Step(229): len = 221140, overlap = 168.75
PHY-3002 : Step(230): len = 222418, overlap = 164.5
PHY-3002 : Step(231): len = 223062, overlap = 166.25
PHY-3002 : Step(232): len = 223523, overlap = 165.25
PHY-3002 : Step(233): len = 224333, overlap = 169.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.265527s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (5.9%)

PHY-3001 : Trial Legalized: Len = 300731
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 145/7320.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 359920, over cnt = 1406(12%), over = 2653, worst = 8
PHY-1002 : len = 370016, over cnt = 1032(9%), over = 1623, worst = 8
PHY-1002 : len = 385304, over cnt = 589(5%), over = 809, worst = 8
PHY-1002 : len = 401616, over cnt = 45(0%), over = 45, worst = 1
PHY-1002 : len = 405136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.559076s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (39.1%)

PHY-1001 : Congestion index: top1 = 69.79, top5 = 63.52, top10 = 60.17, top15 = 58.24.
PHY-3001 : End congestion estimation;  1.679263s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (39.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000299557
PHY-3002 : Step(234): len = 279390, overlap = 72.5
PHY-3002 : Step(235): len = 258345, overlap = 132
PHY-3002 : Step(236): len = 254571, overlap = 125.75
PHY-3002 : Step(237): len = 251611, overlap = 125.5
PHY-3002 : Step(238): len = 247737, overlap = 125.5
PHY-3002 : Step(239): len = 244854, overlap = 122.25
PHY-3002 : Step(240): len = 243124, overlap = 118.25
PHY-3002 : Step(241): len = 241606, overlap = 116.25
PHY-3002 : Step(242): len = 239913, overlap = 116.25
PHY-3002 : Step(243): len = 238351, overlap = 116.25
PHY-3002 : Step(244): len = 237233, overlap = 115
PHY-3002 : Step(245): len = 236375, overlap = 115.75
PHY-3002 : Step(246): len = 235636, overlap = 115.75
PHY-3002 : Step(247): len = 234893, overlap = 113.75
PHY-3002 : Step(248): len = 234211, overlap = 110.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000494398
PHY-3002 : Step(249): len = 235013, overlap = 107.5
PHY-3002 : Step(250): len = 235497, overlap = 107.25
PHY-3002 : Step(251): len = 235846, overlap = 107.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000812025
PHY-3002 : Step(252): len = 236348, overlap = 107.75
PHY-3002 : Step(253): len = 237928, overlap = 107.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.095892s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.9%)

PHY-3001 : Legalized: Len = 255593, Over = 0
PHY-3001 : Spreading special nets. 65 overflows in 930 tiles.
PHY-3001 : End spreading;  0.031613s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.4%)

PHY-3001 : 123 instances has been re-located, deltaX = 65, deltaY = 116, maxDist = 4.
PHY-3001 : Final: Len = 258030, Over = 0
RUN-1003 : finish command "place" in  17.154832s wall, 6.156250s user + 0.625000s system = 6.781250s CPU (39.5%)

RUN-1004 : used memory is 301 MB, reserved memory is 276 MB, peak memory is 348 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.195727s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (83.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 286 MB, peak memory is 386 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2786 instances
RUN-1001 : 1366 mslices, 1365 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7320 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5265 nets have 2 pins
RUN-1001 : 1606 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 147 nets have [11 - 20] pins
RUN-1001 : 108 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27630, tnet num: 7318, tinst num: 2784, tnode num: 34867, tedge num: 48819.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1366 mslices, 1365 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7318 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3304 clock pins, and constraint 7235 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 310040, over cnt = 1382(12%), over = 2547, worst = 9
PHY-1002 : len = 323688, over cnt = 946(8%), over = 1359, worst = 5
PHY-1002 : len = 339232, over cnt = 308(2%), over = 407, worst = 5
PHY-1002 : len = 347800, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 349936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.609578s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 64.51, top5 = 59.27, top10 = 56.65, top15 = 54.73.
PHY-1001 : End global routing;  1.728695s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (49.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 407, reserve = 385, peak = 407.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 491, reserve = 471, peak = 491.
PHY-1001 : End build detailed router design. 1.933066s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (45.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 93016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.495609s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.8%)

PHY-1001 : Current memory(MB): used = 504, reserve = 484, peak = 504.
PHY-1001 : End phase 1; 0.497380s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 808656, over cnt = 2256(1%), over = 2285, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 506, reserve = 485, peak = 506.
PHY-1001 : End initial routed; 7.416708s wall, 3.359375s user + 0.078125s system = 3.437500s CPU (46.3%)

PHY-1001 : Current memory(MB): used = 506, reserve = 485, peak = 506.
PHY-1001 : End phase 2; 7.416764s wall, 3.359375s user + 0.078125s system = 3.437500s CPU (46.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 726872, over cnt = 994(0%), over = 996, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 6.421829s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (38.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 718760, over cnt = 385(0%), over = 385, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.592143s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (40.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 720736, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.734295s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (46.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 723864, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.562014s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (30.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 726224, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.304045s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (46.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 726864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.154799s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (40.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 726864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.222064s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (42.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 726872, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.062186s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (75.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 726864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.063305s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 726864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.132553s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.2%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 726864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.223185s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (42.0%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 726864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.328604s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (42.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 726904, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.070607s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 727000, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.055740s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (56.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 489 feed throughs used by 293 nets
PHY-1001 : End commit to database; 0.990979s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (45.7%)

PHY-1001 : Current memory(MB): used = 542, reserve = 523, peak = 542.
PHY-1001 : End phase 3; 12.001051s wall, 4.750000s user + 0.031250s system = 4.781250s CPU (39.8%)

PHY-1003 : Routed, final wirelength = 727000
PHY-1001 : Current memory(MB): used = 544, reserve = 525, peak = 544.
PHY-1001 : End export database. 0.019085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  22.026822s wall, 9.281250s user + 0.125000s system = 9.406250s CPU (42.7%)

RUN-1003 : finish command "route" in  24.829773s wall, 10.515625s user + 0.140625s system = 10.656250s CPU (42.9%)

RUN-1004 : used memory is 459 MB, reserved memory is 442 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     4633   out of   5824   79.55%
#reg                     2788   out of   5824   47.87%
#le                      5168
  #lut only              2380   out of   5168   46.05%
  #reg only               535   out of   5168   10.35%
  #lut&reg               2253   out of   5168   43.60%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                       Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                         977
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                         664
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_33.q0    15
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |5168   |3516    |1117    |2798    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |4996   |3430    |1031    |2761    |11      |10      |
|    u_foc_controller      |foc_controller     |3937   |2617    |1031    |1725    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |143    |108     |28      |73      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |318    |201     |110     |98      |0       |0       |
|        u_as5600_read     |i2c_register_read  |247    |158     |82      |76      |0       |0       |
|      u_foc_top           |foc_top            |2744   |1892    |750     |1083    |11      |10      |
|        u_cartesian2polar |cartesian2polar    |547    |449     |98      |209     |8       |0       |
|        u_clark_tr        |clark_tr           |148    |96      |42      |88      |0       |0       |
|        u_id_pi           |pi_controller      |639    |400     |223     |203     |0       |3       |
|        u_iq_pi           |pi_controller      |633    |394     |223     |197     |0       |3       |
|        u_park_tr         |park_tr            |223    |161     |44      |90      |2       |4       |
|          u_sincos        |sincos             |160    |127     |26      |61      |2       |0       |
|        u_svpwm           |svpwm              |420    |284     |95      |207     |1       |0       |
|      u_hall_encoder      |hall_encoder       |732    |416     |143     |471     |0       |0       |
|        u_divider         |Divider            |100    |78      |18      |63      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5244  
    #2          2       928   
    #3          3       573   
    #4          4       104   
    #5        5-10      201   
    #6        11-50     222   
    #7       51-100      9    
    #8       101-500     8    
    #9        >500       1    
  Average     2.56            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.372149s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (92.2%)

RUN-1004 : used memory is 473 MB, reserved memory is 456 MB, peak memory is 544 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2784
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7320, pip num: 63522
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 489
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1121 valid insts, and 183270 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.495185s wall, 26.531250s user + 0.125000s system = 26.656250s CPU (593.0%)

RUN-1004 : used memory is 481 MB, reserved memory is 462 MB, peak memory is 645 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_132407.log"
