0.6
2019.1
May 24 2019
15:06:07
A:/fpga/sral_fpga_v_fsm_228/sral_fpga_v_fsm_228.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
A:/fpga/sral_fpga_v_fsm_228/sral_fpga_v_fsm_228.srcs/sim_1/new/FSM_EX2_tb.sv,1715097535,systemVerilog,,,,FSM_EX2_tb,,,,,,,,
A:/fpga/sral_fpga_v_fsm_228/sral_fpga_v_fsm_228.srcs/sources_1/new/FSM_EX2.sv,1715097228,systemVerilog,,A:/fpga/sral_fpga_v_fsm_228/sral_fpga_v_fsm_228.srcs/sim_1/new/FSM_EX2_tb.sv,,FSM_EX2,,,,,,,,
