
lab_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d238  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000894  0800d3c8  0800d3c8  0001d3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc5c  0800dc5c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc5c  0800dc5c  0001dc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc64  0800dc64  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc64  0800dc64  0001dc64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc68  0800dc68  0001dc68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800dc6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001418c  200001e8  0800de54  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014374  0800de54  00024374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020ed6  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000475f  00000000  00000000  000410ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c88  00000000  00000000  00045850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ad8  00000000  00000000  000474d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027164  00000000  00000000  00048fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022f5f  00000000  00000000  00070114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9daf  00000000  00000000  00093073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017ce22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008da4  00000000  00000000  0017ce74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d3b0 	.word	0x0800d3b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800d3b0 	.word	0x0800d3b0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_I2S_TxCpltCallback+0x20>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d101      	bne.n	800100e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800100a:	f001 fc83 	bl	8002914 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40003c00 	.word	0x40003c00

0800101c <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a04      	ldr	r2, [pc, #16]	; (800104c <HAL_I2S_ErrorCallback+0x20>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d101      	bne.n	8001042 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 800103e:	f7ff ffed 	bl	800101c <AUDIO_OUT_Error_CallBack>
  }
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40003c00 	.word	0x40003c00

08001050 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
int __io_putchar(int ch)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  // How to print in the console in Lab2...
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001058:	1d39      	adds	r1, r7, #4
 800105a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800105e:	2201      	movs	r2, #1
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <__io_putchar+0x20>)
 8001062:	f005 fe82 	bl	8006d6a <HAL_UART_Transmit>
  return ch;
 8001066:	687b      	ldr	r3, [r7, #4]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200004e4 	.word	0x200004e4

08001074 <sendCommand>:
	SD_ReadDisk(bufr, 1, 1);
	printf("# SD Card Read & Write Test %s!\r\n",
			memcmp(bufr, bufw, sizeof(bufr)) == 0 ? "Successfully" : "Failed");
}

void sendCommand(UART_HandleTypeDef *huart, char* cmd) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t*)cmd, strlen(cmd), 500);
 800107e:	6838      	ldr	r0, [r7, #0]
 8001080:	f7ff f8a6 	bl	80001d0 <strlen>
 8001084:	4603      	mov	r3, r0
 8001086:	b29a      	uxth	r2, r3
 8001088:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800108c:	6839      	ldr	r1, [r7, #0]
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f005 fe6b 	bl	8006d6a <HAL_UART_Transmit>
}
 8001094:	bf00      	nop
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <vEsp8266Init>:
    memset(rxBuffer, '\0', sizeof(rxBuffer));
    sendCommand(&huart1, "AT+CIPCLOSE\r\n");
    // receiveResponse(&huart1, rxBuffer, sizeof(rxBuffer));
}

void vEsp8266Init(){
 800109c:	b580      	push	{r7, lr}
 800109e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80010a2:	af00      	add	r7, sp, #0
      char rxBuffer[512];
 
      memset(rxBuffer,'\0',sizeof(rxBuffer));
 80010a4:	463b      	mov	r3, r7
 80010a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f007 fd1d 	bl	8008aec <memset>
      sendCommand(&huart2, "AT\r\n");
 80010b2:	4915      	ldr	r1, [pc, #84]	; (8001108 <vEsp8266Init+0x6c>)
 80010b4:	4815      	ldr	r0, [pc, #84]	; (800110c <vEsp8266Init+0x70>)
 80010b6:	f7ff ffdd 	bl	8001074 <sendCommand>
      // receiveResponse(&huart1, rxBuffer, sizeof(rxBuffer));
 
      memset(rxBuffer,'\0',sizeof(rxBuffer));
 80010ba:	463b      	mov	r3, r7
 80010bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f007 fd12 	bl	8008aec <memset>
      sendCommand(&huart2, "AT+CWMODE=1\r\n");
 80010c8:	4911      	ldr	r1, [pc, #68]	; (8001110 <vEsp8266Init+0x74>)
 80010ca:	4810      	ldr	r0, [pc, #64]	; (800110c <vEsp8266Init+0x70>)
 80010cc:	f7ff ffd2 	bl	8001074 <sendCommand>
      // receiveResponse(&huart1, rxBuffer, sizeof(rxBuffer));
 
      memset(rxBuffer,'\0',sizeof(rxBuffer));
 80010d0:	463b      	mov	r3, r7
 80010d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f007 fd07 	bl	8008aec <memset>
      sendCommand(&huart2, "AT+CWJAP=\"92902\",\"00092902\"\r\n");
 80010de:	490d      	ldr	r1, [pc, #52]	; (8001114 <vEsp8266Init+0x78>)
 80010e0:	480a      	ldr	r0, [pc, #40]	; (800110c <vEsp8266Init+0x70>)
 80010e2:	f7ff ffc7 	bl	8001074 <sendCommand>
      // receiveResponse(&huart1, rxBuffer, sizeof(rxBuffer));
 
 
      memset(rxBuffer,'\0',sizeof(rxBuffer));
 80010e6:	463b      	mov	r3, r7
 80010e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f007 fcfc 	bl	8008aec <memset>
      sendCommand(&huart2, "AT+CIPMUX=0\r\n");
 80010f4:	4908      	ldr	r1, [pc, #32]	; (8001118 <vEsp8266Init+0x7c>)
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <vEsp8266Init+0x70>)
 80010f8:	f7ff ffbc 	bl	8001074 <sendCommand>
      // receiveResponse(&huart1, rxBuffer, sizeof(rxBuffer));
}
 80010fc:	bf00      	nop
 80010fe:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	0800d744 	.word	0x0800d744
 800110c:	200004e4 	.word	0x200004e4
 8001110:	0800d74c 	.word	0x0800d74c
 8001114:	0800d75c 	.word	0x0800d75c
 8001118:	0800d77c 	.word	0x0800d77c

0800111c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8001122:	f04f 0200 	mov.w	r2, #0
 8001126:	f04f 0300 	mov.w	r3, #0
 800112a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112e:	f001 fc2f 	bl	8002990 <HAL_Init>

  /* USER CODE BEGIN Init */
  xQue1=xQueueCreate(5,sizeof(int));
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	2005      	movs	r0, #5
 8001138:	f007 f834 	bl	80081a4 <xQueueGenericCreate>
 800113c:	4603      	mov	r3, r0
 800113e:	4a30      	ldr	r2, [pc, #192]	; (8001200 <main+0xe4>)
 8001140:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001142:	f000 f865 	bl	8001210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001146:	f000 fb01 	bl	800174c <MX_GPIO_Init>
  MX_DMA_Init();
 800114a:	f000 fac9 	bl	80016e0 <MX_DMA_Init>
  MX_SPI1_Init();
 800114e:	f000 f985 	bl	800145c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001152:	f000 f927 	bl	80013a4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001156:	f000 f953 	bl	8001400 <MX_I2S3_Init>
  MX_USART2_UART_Init();
 800115a:	f000 fa6d 	bl	8001638 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800115e:	f000 f8c1 	bl	80012e4 <MX_ADC1_Init>
  MX_SPI2_Init();
 8001162:	f000 f9b1 	bl	80014c8 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001166:	f000 f9e5 	bl	8001534 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800116a:	f000 fa8f 	bl	800168c <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800116e:	f000 fa39 	bl	80015e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  vEsp8266Init(); //WiFi init
 8001172:	f7ff ff93 	bl	800109c <vEsp8266Init>
  MFRC522_Init();//card reader init
 8001176:	f000 fe51 	bl	8001e1c <MFRC522_Init>
  card *default_card = (card *)malloc(sizeof(card));
 800117a:	200c      	movs	r0, #12
 800117c:	f007 fca0 	bl	8008ac0 <malloc>
 8001180:	4603      	mov	r3, r0
 8001182:	607b      	str	r3, [r7, #4]
  default_card->next = NULL;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
  default_card->data[0] = 211;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	22d3      	movs	r2, #211	; 0xd3
 800118e:	711a      	strb	r2, [r3, #4]
  default_card->data[1] = 113;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2271      	movs	r2, #113	; 0x71
 8001194:	715a      	strb	r2, [r3, #5]
  default_card->data[2] = 208;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	22d0      	movs	r2, #208	; 0xd0
 800119a:	719a      	strb	r2, [r3, #6]
  default_card->data[3] = 2;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2202      	movs	r2, #2
 80011a0:	71da      	strb	r2, [r3, #7]
  default_card->data[4] = 112;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2270      	movs	r2, #112	; 0x70
 80011a6:	721a      	strb	r2, [r3, #8]
  list_start = default_card;
 80011a8:	4a16      	ldr	r2, [pc, #88]	; (8001204 <main+0xe8>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6013      	str	r3, [r2, #0]
  list_end = default_card;
 80011ae:	4a16      	ldr	r2, [pc, #88]	; (8001208 <main+0xec>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6013      	str	r3, [r2, #0]

	CardSize = SD_GetSectorCount();
 80011b4:	f000 fd4b 	bl	8001c4e <SD_GetSectorCount>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2200      	movs	r2, #0
 80011bc:	461c      	mov	r4, r3
 80011be:	4615      	mov	r5, r2
 80011c0:	e9c7 4502 	strd	r4, r5, [r7, #8]
	CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 80011c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	f04f 0300 	mov.w	r3, #0
 80011d0:	024b      	lsls	r3, r1, #9
 80011d2:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80011d6:	0242      	lsls	r2, r0, #9
 80011d8:	f04f 0000 	mov.w	r0, #0
 80011dc:	f04f 0100 	mov.w	r1, #0
 80011e0:	0d10      	lsrs	r0, r2, #20
 80011e2:	ea40 3003 	orr.w	r0, r0, r3, lsl #12
 80011e6:	0d19      	lsrs	r1, r3, #20
 80011e8:	e9c7 0102 	strd	r0, r1, [r7, #8]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
    /* USER CODE END WHILE */
    HAL_GPIO_TogglePin(GPIOD, LED_Green_Pin);
 80011ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011f0:	4806      	ldr	r0, [pc, #24]	; (800120c <main+0xf0>)
 80011f2:	f002 fda4 	bl	8003d3e <HAL_GPIO_TogglePin>
    HAL_Delay(300);
 80011f6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80011fa:	f001 fc0b 	bl	8002a14 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOD, LED_Green_Pin);
 80011fe:	e7f5      	b.n	80011ec <main+0xd0>
 8001200:	20000578 	.word	0x20000578
 8001204:	2000056c 	.word	0x2000056c
 8001208:	20000570 	.word	0x20000570
 800120c:	40020c00 	.word	0x40020c00

08001210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b094      	sub	sp, #80	; 0x50
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	2230      	movs	r2, #48	; 0x30
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f007 fc64 	bl	8008aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	4b28      	ldr	r3, [pc, #160]	; (80012dc <SystemClock_Config+0xcc>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	4a27      	ldr	r2, [pc, #156]	; (80012dc <SystemClock_Config+0xcc>)
 800123e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001242:	6413      	str	r3, [r2, #64]	; 0x40
 8001244:	4b25      	ldr	r3, [pc, #148]	; (80012dc <SystemClock_Config+0xcc>)
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001250:	2300      	movs	r3, #0
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	4b22      	ldr	r3, [pc, #136]	; (80012e0 <SystemClock_Config+0xd0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a21      	ldr	r2, [pc, #132]	; (80012e0 <SystemClock_Config+0xd0>)
 800125a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <SystemClock_Config+0xd0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800126c:	2301      	movs	r3, #1
 800126e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001270:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001276:	2302      	movs	r3, #2
 8001278:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800127a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800127e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001280:	2304      	movs	r3, #4
 8001282:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001284:	235a      	movs	r3, #90	; 0x5a
 8001286:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001288:	2302      	movs	r3, #2
 800128a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800128c:	2304      	movs	r3, #4
 800128e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001290:	f107 0320 	add.w	r3, r7, #32
 8001294:	4618      	mov	r0, r3
 8001296:	f003 fb55 	bl	8004944 <HAL_RCC_OscConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012a0:	f000 fb90 	bl	80019c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a4:	230f      	movs	r3, #15
 80012a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a8:	2302      	movs	r3, #2
 80012aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	2102      	movs	r1, #2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f003 fdb6 	bl	8004e34 <HAL_RCC_ClockConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80012ce:	f000 fb79 	bl	80019c4 <Error_Handler>
  }
}
 80012d2:	bf00      	nop
 80012d4:	3750      	adds	r7, #80	; 0x50
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40007000 	.word	0x40007000

080012e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ea:	463b      	mov	r3, r7
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012f6:	4b28      	ldr	r3, [pc, #160]	; (8001398 <MX_ADC1_Init+0xb4>)
 80012f8:	4a28      	ldr	r2, [pc, #160]	; (800139c <MX_ADC1_Init+0xb8>)
 80012fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012fc:	4b26      	ldr	r3, [pc, #152]	; (8001398 <MX_ADC1_Init+0xb4>)
 80012fe:	2200      	movs	r2, #0
 8001300:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001308:	4b23      	ldr	r3, [pc, #140]	; (8001398 <MX_ADC1_Init+0xb4>)
 800130a:	2204      	movs	r2, #4
 800130c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001310:	2204      	movs	r2, #4
 8001312:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001316:	2200      	movs	r2, #0
 8001318:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <MX_ADC1_Init+0xb4>)
 800131e:	2200      	movs	r2, #0
 8001320:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001322:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001324:	4a1e      	ldr	r2, [pc, #120]	; (80013a0 <MX_ADC1_Init+0xbc>)
 8001326:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <MX_ADC1_Init+0xb4>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001330:	2202      	movs	r2, #2
 8001332:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001334:	4b18      	ldr	r3, [pc, #96]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001336:	2200      	movs	r2, #0
 8001338:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <MX_ADC1_Init+0xb4>)
 800133e:	2201      	movs	r2, #1
 8001340:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001342:	4815      	ldr	r0, [pc, #84]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001344:	f001 fb8a 	bl	8002a5c <HAL_ADC_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800134e:	f000 fb39 	bl	80019c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001352:	2308      	movs	r3, #8
 8001354:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001356:	2301      	movs	r3, #1
 8001358:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800135e:	463b      	mov	r3, r7
 8001360:	4619      	mov	r1, r3
 8001362:	480d      	ldr	r0, [pc, #52]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001364:	f001 fbbe 	bl	8002ae4 <HAL_ADC_ConfigChannel>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800136e:	f000 fb29 	bl	80019c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001372:	2309      	movs	r3, #9
 8001374:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001376:	2302      	movs	r3, #2
 8001378:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800137a:	463b      	mov	r3, r7
 800137c:	4619      	mov	r1, r3
 800137e:	4806      	ldr	r0, [pc, #24]	; (8001398 <MX_ADC1_Init+0xb4>)
 8001380:	f001 fbb0 	bl	8002ae4 <HAL_ADC_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800138a:	f000 fb1b 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000204 	.word	0x20000204
 800139c:	40012000 	.word	0x40012000
 80013a0:	0f000001 	.word	0x0f000001

080013a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013a8:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013aa:	4a13      	ldr	r2, [pc, #76]	; (80013f8 <MX_I2C1_Init+0x54>)
 80013ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ae:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013b0:	4a12      	ldr	r2, [pc, #72]	; (80013fc <MX_I2C1_Init+0x58>)
 80013b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013b4:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c8:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013d4:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013da:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013dc:	2200      	movs	r2, #0
 80013de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013e0:	4804      	ldr	r0, [pc, #16]	; (80013f4 <MX_I2C1_Init+0x50>)
 80013e2:	f002 fcdf 	bl	8003da4 <HAL_I2C_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013ec:	f000 faea 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200002ac 	.word	0x200002ac
 80013f8:	40005400 	.word	0x40005400
 80013fc:	000186a0 	.word	0x000186a0

08001400 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <MX_I2S3_Init+0x54>)
 8001406:	4a14      	ldr	r2, [pc, #80]	; (8001458 <MX_I2S3_Init+0x58>)
 8001408:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <MX_I2S3_Init+0x54>)
 800140c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001410:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <MX_I2S3_Init+0x54>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <MX_I2S3_Init+0x54>)
 800141a:	2200      	movs	r2, #0
 800141c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800141e:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <MX_I2S3_Init+0x54>)
 8001420:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001424:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001426:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <MX_I2S3_Init+0x54>)
 8001428:	f64a 4244 	movw	r2, #44100	; 0xac44
 800142c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <MX_I2S3_Init+0x54>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001434:	4b07      	ldr	r3, [pc, #28]	; (8001454 <MX_I2S3_Init+0x54>)
 8001436:	2200      	movs	r2, #0
 8001438:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800143a:	4b06      	ldr	r3, [pc, #24]	; (8001454 <MX_I2S3_Init+0x54>)
 800143c:	2200      	movs	r2, #0
 800143e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001440:	4804      	ldr	r0, [pc, #16]	; (8001454 <MX_I2S3_Init+0x54>)
 8001442:	f002 fdf3 	bl	800402c <HAL_I2S_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 800144c:	f000 faba 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000300 	.word	0x20000300
 8001458:	40003c00 	.word	0x40003c00

0800145c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001460:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001462:	4a18      	ldr	r2, [pc, #96]	; (80014c4 <MX_SPI1_Init+0x68>)
 8001464:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001466:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001468:	f44f 7282 	mov.w	r2, #260	; 0x104
 800146c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001476:	2200      	movs	r2, #0
 8001478:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_SPI1_Init+0x64>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001480:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001482:	2200      	movs	r2, #0
 8001484:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001488:	f44f 7200 	mov.w	r2, #512	; 0x200
 800148c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800148e:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001490:	2220      	movs	r2, #32
 8001492:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <MX_SPI1_Init+0x64>)
 8001496:	2200      	movs	r2, #0
 8001498:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800149a:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <MX_SPI1_Init+0x64>)
 800149c:	2200      	movs	r2, #0
 800149e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <MX_SPI1_Init+0x64>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014a6:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <MX_SPI1_Init+0x64>)
 80014a8:	220a      	movs	r2, #10
 80014aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014ac:	4804      	ldr	r0, [pc, #16]	; (80014c0 <MX_SPI1_Init+0x64>)
 80014ae:	f004 f853 	bl	8005558 <HAL_SPI_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014b8:	f000 fa84 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200003a8 	.word	0x200003a8
 80014c4:	40013000 	.word	0x40013000

080014c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80014cc:	4b17      	ldr	r3, [pc, #92]	; (800152c <MX_SPI2_Init+0x64>)
 80014ce:	4a18      	ldr	r2, [pc, #96]	; (8001530 <MX_SPI2_Init+0x68>)
 80014d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014d2:	4b16      	ldr	r3, [pc, #88]	; (800152c <MX_SPI2_Init+0x64>)
 80014d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <MX_SPI2_Init+0x64>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <MX_SPI2_Init+0x64>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <MX_SPI2_Init+0x64>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	; (800152c <MX_SPI2_Init+0x64>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	; (800152c <MX_SPI2_Init+0x64>)
 80014f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80014fa:	4b0c      	ldr	r3, [pc, #48]	; (800152c <MX_SPI2_Init+0x64>)
 80014fc:	2220      	movs	r2, #32
 80014fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001500:	4b0a      	ldr	r3, [pc, #40]	; (800152c <MX_SPI2_Init+0x64>)
 8001502:	2200      	movs	r2, #0
 8001504:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <MX_SPI2_Init+0x64>)
 8001508:	2200      	movs	r2, #0
 800150a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800150c:	4b07      	ldr	r3, [pc, #28]	; (800152c <MX_SPI2_Init+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001512:	4b06      	ldr	r3, [pc, #24]	; (800152c <MX_SPI2_Init+0x64>)
 8001514:	220a      	movs	r2, #10
 8001516:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001518:	4804      	ldr	r0, [pc, #16]	; (800152c <MX_SPI2_Init+0x64>)
 800151a:	f004 f81d 	bl	8005558 <HAL_SPI_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001524:	f000 fa4e 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000400 	.word	0x20000400
 8001530:	40003800 	.word	0x40003800

08001534 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	; 0x28
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153a:	f107 0320 	add.w	r3, r7, #32
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	605a      	str	r2, [r3, #4]
 800154c:	609a      	str	r2, [r3, #8]
 800154e:	60da      	str	r2, [r3, #12]
 8001550:	611a      	str	r2, [r3, #16]
 8001552:	615a      	str	r2, [r3, #20]
 8001554:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001556:	4b22      	ldr	r3, [pc, #136]	; (80015e0 <MX_TIM2_Init+0xac>)
 8001558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800155c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <MX_TIM2_Init+0xac>)
 8001560:	2259      	movs	r2, #89	; 0x59
 8001562:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001564:	4b1e      	ldr	r3, [pc, #120]	; (80015e0 <MX_TIM2_Init+0xac>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800156a:	4b1d      	ldr	r3, [pc, #116]	; (80015e0 <MX_TIM2_Init+0xac>)
 800156c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001570:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001572:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <MX_TIM2_Init+0xac>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <MX_TIM2_Init+0xac>)
 800157a:	2200      	movs	r2, #0
 800157c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800157e:	4818      	ldr	r0, [pc, #96]	; (80015e0 <MX_TIM2_Init+0xac>)
 8001580:	f004 fe84 	bl	800628c <HAL_TIM_PWM_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800158a:	f000 fa1b 	bl	80019c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158e:	2300      	movs	r3, #0
 8001590:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001596:	f107 0320 	add.w	r3, r7, #32
 800159a:	4619      	mov	r1, r3
 800159c:	4810      	ldr	r0, [pc, #64]	; (80015e0 <MX_TIM2_Init+0xac>)
 800159e:	f005 fb07 	bl	8006bb0 <HAL_TIMEx_MasterConfigSynchronization>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80015a8:	f000 fa0c 	bl	80019c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ac:	2360      	movs	r3, #96	; 0x60
 80015ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b4:	2300      	movs	r3, #0
 80015b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	2200      	movs	r2, #0
 80015c0:	4619      	mov	r1, r3
 80015c2:	4807      	ldr	r0, [pc, #28]	; (80015e0 <MX_TIM2_Init+0xac>)
 80015c4:	f004 ffba 	bl	800653c <HAL_TIM_PWM_ConfigChannel>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80015ce:	f000 f9f9 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015d2:	4803      	ldr	r0, [pc, #12]	; (80015e0 <MX_TIM2_Init+0xac>)
 80015d4:	f000 fec8 	bl	8002368 <HAL_TIM_MspPostInit>

}
 80015d8:	bf00      	nop
 80015da:	3728      	adds	r7, #40	; 0x28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000458 	.word	0x20000458

080015e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	; (8001634 <MX_USART1_UART_Init+0x50>)
 80015ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015ee:	4b10      	ldr	r3, [pc, #64]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 80015f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001602:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b09      	ldr	r3, [pc, #36]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b08      	ldr	r3, [pc, #32]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800161a:	4805      	ldr	r0, [pc, #20]	; (8001630 <MX_USART1_UART_Init+0x4c>)
 800161c:	f005 fb58 	bl	8006cd0 <HAL_UART_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001626:	f000 f9cd 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200004a0 	.word	0x200004a0
 8001634:	40011000 	.word	0x40011000

08001638 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800163c:	4b11      	ldr	r3, [pc, #68]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 800163e:	4a12      	ldr	r2, [pc, #72]	; (8001688 <MX_USART2_UART_Init+0x50>)
 8001640:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 8001644:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001648:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001650:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 8001652:	2200      	movs	r2, #0
 8001654:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001656:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 8001658:	2200      	movs	r2, #0
 800165a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800165c:	4b09      	ldr	r3, [pc, #36]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 800165e:	220c      	movs	r2, #12
 8001660:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001662:	4b08      	ldr	r3, [pc, #32]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 800166a:	2200      	movs	r2, #0
 800166c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800166e:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_USART2_UART_Init+0x4c>)
 8001670:	f005 fb2e 	bl	8006cd0 <HAL_UART_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800167a:	f000 f9a3 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200004e4 	.word	0x200004e4
 8001688:	40004400 	.word	0x40004400

0800168c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <MX_USART3_UART_Init+0x50>)
 8001694:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 8001698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800169c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016b2:	220c      	movs	r2, #12
 80016b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_USART3_UART_Init+0x4c>)
 80016c4:	f005 fb04 	bl	8006cd0 <HAL_UART_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80016ce:	f000 f979 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000528 	.word	0x20000528
 80016dc:	40004800 	.word	0x40004800

080016e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	4b17      	ldr	r3, [pc, #92]	; (8001748 <MX_DMA_Init+0x68>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	4a16      	ldr	r2, [pc, #88]	; (8001748 <MX_DMA_Init+0x68>)
 80016f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016f4:	6313      	str	r3, [r2, #48]	; 0x30
 80016f6:	4b14      	ldr	r3, [pc, #80]	; (8001748 <MX_DMA_Init+0x68>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <MX_DMA_Init+0x68>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a0f      	ldr	r2, [pc, #60]	; (8001748 <MX_DMA_Init+0x68>)
 800170c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b0d      	ldr	r3, [pc, #52]	; (8001748 <MX_DMA_Init+0x68>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	2010      	movs	r0, #16
 8001724:	f001 fcb4 	bl	8003090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001728:	2010      	movs	r0, #16
 800172a:	f001 fccd 	bl	80030c8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	2038      	movs	r0, #56	; 0x38
 8001734:	f001 fcac 	bl	8003090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001738:	2038      	movs	r0, #56	; 0x38
 800173a:	f001 fcc5 	bl	80030c8 <HAL_NVIC_EnableIRQ>

}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40023800 	.word	0x40023800

0800174c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08c      	sub	sp, #48	; 0x30
 8001750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001752:	f107 031c 	add.w	r3, r7, #28
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	61bb      	str	r3, [r7, #24]
 8001766:	4b61      	ldr	r3, [pc, #388]	; (80018ec <MX_GPIO_Init+0x1a0>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a60      	ldr	r2, [pc, #384]	; (80018ec <MX_GPIO_Init+0x1a0>)
 800176c:	f043 0310 	orr.w	r3, r3, #16
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b5e      	ldr	r3, [pc, #376]	; (80018ec <MX_GPIO_Init+0x1a0>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0310 	and.w	r3, r3, #16
 800177a:	61bb      	str	r3, [r7, #24]
 800177c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	617b      	str	r3, [r7, #20]
 8001782:	4b5a      	ldr	r3, [pc, #360]	; (80018ec <MX_GPIO_Init+0x1a0>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	4a59      	ldr	r2, [pc, #356]	; (80018ec <MX_GPIO_Init+0x1a0>)
 8001788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800178c:	6313      	str	r3, [r2, #48]	; 0x30
 800178e:	4b57      	ldr	r3, [pc, #348]	; (80018ec <MX_GPIO_Init+0x1a0>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	4b53      	ldr	r3, [pc, #332]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a52      	ldr	r2, [pc, #328]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b50      	ldr	r3, [pc, #320]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	4b4c      	ldr	r3, [pc, #304]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a4b      	ldr	r2, [pc, #300]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b49      	ldr	r3, [pc, #292]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	4b45      	ldr	r3, [pc, #276]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a44      	ldr	r2, [pc, #272]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017dc:	f043 0308 	orr.w	r3, r3, #8
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b42      	ldr	r3, [pc, #264]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0308 	and.w	r3, r3, #8
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	4b3e      	ldr	r3, [pc, #248]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a3d      	ldr	r2, [pc, #244]	; (80018ec <MX_GPIO_Init+0x1a0>)
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b3b      	ldr	r3, [pc, #236]	; (80018ec <MX_GPIO_Init+0x1a0>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|C1_Pin|C2_Pin|C3_Pin
 800180a:	2200      	movs	r2, #0
 800180c:	f647 0110 	movw	r1, #30736	; 0x7810
 8001810:	4837      	ldr	r0, [pc, #220]	; (80018f0 <MX_GPIO_Init+0x1a4>)
 8001812:	f002 fa7b 	bl	8003d0c <HAL_GPIO_WritePin>
                          |C4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f641 0104 	movw	r1, #6148	; 0x1804
 800181c:	4835      	ldr	r0, [pc, #212]	; (80018f4 <MX_GPIO_Init+0x1a8>)
 800181e:	f002 fa75 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|Bee_Pin|LED_Green_Pin|LED_Orange_Pin
 8001822:	2200      	movs	r2, #0
 8001824:	f64f 1180 	movw	r1, #63872	; 0xf980
 8001828:	4833      	ldr	r0, [pc, #204]	; (80018f8 <MX_GPIO_Init+0x1ac>)
 800182a:	f002 fa6f 	bl	8003d0c <HAL_GPIO_WritePin>
                          |LED_Red_Pin|LED_Blue_Pin|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE4 C1_Pin C2_Pin C3_Pin
                           C4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|C1_Pin|C2_Pin|C3_Pin
 800182e:	f647 0310 	movw	r3, #30736	; 0x7810
 8001832:	61fb      	str	r3, [r7, #28]
                          |C4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001834:	2301      	movs	r3, #1
 8001836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	4619      	mov	r1, r3
 8001846:	482a      	ldr	r0, [pc, #168]	; (80018f0 <MX_GPIO_Init+0x1a4>)
 8001848:	f001 ffc8 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_blue_Pin */
  GPIO_InitStruct.Pin = btn_blue_Pin;
 800184c:	2301      	movs	r3, #1
 800184e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001850:	2300      	movs	r3, #0
 8001852:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(btn_blue_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	4619      	mov	r1, r3
 800185e:	4827      	ldr	r0, [pc, #156]	; (80018fc <MX_GPIO_Init+0x1b0>)
 8001860:	f001 ffbc 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOT1_Pin PB11 PB12 */
  GPIO_InitStruct.Pin = BOOT1_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8001864:	f641 0304 	movw	r3, #6148	; 0x1804
 8001868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	4619      	mov	r1, r3
 800187c:	481d      	ldr	r0, [pc, #116]	; (80018f4 <MX_GPIO_Init+0x1a8>)
 800187e:	f001 ffad 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin;
 8001882:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8001886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001888:	2300      	movs	r3, #0
 800188a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800188c:	2301      	movs	r3, #1
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	4619      	mov	r1, r3
 8001896:	4816      	ldr	r0, [pc, #88]	; (80018f0 <MX_GPIO_Init+0x1a4>)
 8001898:	f001 ffa0 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 Bee_Pin LED_Green_Pin LED_Orange_Pin
                           LED_Red_Pin LED_Blue_Pin PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|Bee_Pin|LED_Green_Pin|LED_Orange_Pin
 800189c:	f64f 1380 	movw	r3, #63872	; 0xf980
 80018a0:	61fb      	str	r3, [r7, #28]
                          |LED_Red_Pin|LED_Blue_Pin|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a2:	2301      	movs	r3, #1
 80018a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ae:	f107 031c 	add.w	r3, r7, #28
 80018b2:	4619      	mov	r1, r3
 80018b4:	4810      	ldr	r0, [pc, #64]	; (80018f8 <MX_GPIO_Init+0x1ac>)
 80018b6:	f001 ff91 	bl	80037dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ba:	2301      	movs	r3, #1
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018be:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018c8:	f107 031c 	add.w	r3, r7, #28
 80018cc:	4619      	mov	r1, r3
 80018ce:	4808      	ldr	r0, [pc, #32]	; (80018f0 <MX_GPIO_Init+0x1a4>)
 80018d0:	f001 ff84 	bl	80037dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80018d4:	2200      	movs	r2, #0
 80018d6:	210f      	movs	r1, #15
 80018d8:	2006      	movs	r0, #6
 80018da:	f001 fbd9 	bl	8003090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80018de:	2006      	movs	r0, #6
 80018e0:	f001 fbf2 	bl	80030c8 <HAL_NVIC_EnableIRQ>

}
 80018e4:	bf00      	nop
 80018e6:	3730      	adds	r7, #48	; 0x30
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40020400 	.word	0x40020400
 80018f8:	40020c00 	.word	0x40020c00
 80018fc:	40020000 	.word	0x40020000

08001900 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	if (GPIO_Pin == GPIO_PIN_0) {
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	2b01      	cmp	r3, #1
 800190e:	d137      	bne.n	8001980 <HAL_GPIO_EXTI_Callback+0x80>
		xHigherPriorityTaskWoken = pdFALSE;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
		if (flag == pdTRUE) {
 8001914:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <HAL_GPIO_EXTI_Callback+0x88>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d107      	bne.n	800192c <HAL_GPIO_EXTI_Callback+0x2c>
			xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
 800191c:	4b1b      	ldr	r3, [pc, #108]	; (800198c <HAL_GPIO_EXTI_Callback+0x8c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f107 020c 	add.w	r2, r7, #12
 8001924:	4611      	mov	r1, r2
 8001926:	4618      	mov	r0, r3
 8001928:	f006 fcbe 	bl	80082a8 <xQueueGiveFromISR>
		} else {
			//do nothing
		}

		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800192c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001930:	4817      	ldr	r0, [pc, #92]	; (8001990 <HAL_GPIO_EXTI_Callback+0x90>)
 8001932:	f002 fa04 	bl	8003d3e <HAL_GPIO_TogglePin>
		uint8_t data_1 = 0x5f | 0x80;
 8001936:	23df      	movs	r3, #223	; 0xdf
 8001938:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	2108      	movs	r1, #8
 800193e:	4815      	ldr	r0, [pc, #84]	; (8001994 <HAL_GPIO_EXTI_Callback+0x94>)
 8001940:	f002 f9e4 	bl	8003d0c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &data_1, 1, 10);
 8001944:	f107 010b 	add.w	r1, r7, #11
 8001948:	230a      	movs	r3, #10
 800194a:	2201      	movs	r2, #1
 800194c:	4812      	ldr	r0, [pc, #72]	; (8001998 <HAL_GPIO_EXTI_Callback+0x98>)
 800194e:	f003 feb4 	bl	80056ba <HAL_SPI_Transmit>
		////	HAL_Delay(10);
		HAL_SPI_Receive(&hspi1, &data_1, 1, 10);
 8001952:	f107 010b 	add.w	r1, r7, #11
 8001956:	230a      	movs	r3, #10
 8001958:	2201      	movs	r2, #1
 800195a:	480f      	ldr	r0, [pc, #60]	; (8001998 <HAL_GPIO_EXTI_Callback+0x98>)
 800195c:	f003 ffe9 	bl	8005932 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2108      	movs	r1, #8
 8001964:	480b      	ldr	r0, [pc, #44]	; (8001994 <HAL_GPIO_EXTI_Callback+0x94>)
 8001966:	f002 f9d1 	bl	8003d0c <HAL_GPIO_WritePin>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d007      	beq.n	8001980 <HAL_GPIO_EXTI_Callback+0x80>
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	f3bf 8f4f 	dsb	sy
 800197c:	f3bf 8f6f 	isb	sy
	}

}
 8001980:	bf00      	nop
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	20000574 	.word	0x20000574
 8001990:	40020c00 	.word	0x40020c00
 8001994:	40021000 	.word	0x40021000
 8001998:	200003a8 	.word	0x200003a8
 800199c:	e000ed04 	.word	0xe000ed04

080019a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d101      	bne.n	80019b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019b2:	f001 f80f 	bl	80029d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40001000 	.word	0x40001000

080019c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c8:	b672      	cpsid	i
}
 80019ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80019cc:	e7fe      	b.n	80019cc <Error_Handler+0x8>
	...

080019d0 <SPI1_Error>:

///////////////////////////////////////////////////////  //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <SPI1_Error+0x34>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4b0a      	ldr	r3, [pc, #40]	; (8001a04 <SPI1_Error+0x34>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019e2:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 80019e4:	4807      	ldr	r0, [pc, #28]	; (8001a04 <SPI1_Error+0x34>)
 80019e6:	f003 fe40 	bl	800566a <HAL_SPI_DeInit>
    MX_SPI1_Init();
 80019ea:	f7ff fd37 	bl	800145c <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 80019ee:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <SPI1_Error+0x34>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <SPI1_Error+0x34>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019fc:	601a      	str	r2, [r3, #0]
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200003a8 	.word	0x200003a8

08001a08 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af02      	add	r7, sp, #8
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8001a16:	f107 020f 	add.w	r2, r7, #15
 8001a1a:	1df9      	adds	r1, r7, #7
 8001a1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	2301      	movs	r3, #1
 8001a24:	4806      	ldr	r0, [pc, #24]	; (8001a40 <SPI1_ReadWriteByte+0x38>)
 8001a26:	f004 f895 	bl	8005b54 <HAL_SPI_TransmitReceive>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8001a30:	f7ff ffce 	bl	80019d0 <SPI1_Error>
    }
    return RxData;
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	200003a8 	.word	0x200003a8

08001a44 <SD_SPI_ReadWriteByte>:
 * SDSPI
 * @param  TxData 
 * @return        SPI
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ffd9 	bl	8001a08 <SPI1_ReadWriteByte>
 8001a56:	4603      	mov	r3, r0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//,SPI
void SD_DisSelect(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
    SD_CS_H();
 8001a64:	2201      	movs	r2, #1
 8001a66:	2110      	movs	r1, #16
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <SD_DisSelect+0x18>)
 8001a6a:	f002 f94f 	bl	8003d0c <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//8
 8001a6e:	20ff      	movs	r0, #255	; 0xff
 8001a70:	f7ff ffe8 	bl	8001a44 <SD_SPI_ReadWriteByte>
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40021000 	.word	0x40021000

08001a7c <SD_Select>:
/**
 * SD
 * @return  0  1
 */
uint8_t SD_Select(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
    SD_CS_L();
 8001a80:	2200      	movs	r2, #0
 8001a82:	2110      	movs	r1, #16
 8001a84:	4807      	ldr	r0, [pc, #28]	; (8001aa4 <SD_Select+0x28>)
 8001a86:	f002 f941 	bl	8003d0c <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //
 8001a8a:	f000 f80d 	bl	8001aa8 <SD_WaitReady>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d101      	bne.n	8001a98 <SD_Select+0x1c>
 8001a94:	2300      	movs	r3, #0
 8001a96:	e002      	b.n	8001a9e <SD_Select+0x22>
    SD_DisSelect();
 8001a98:	f7ff ffe2 	bl	8001a60 <SD_DisSelect>
    return 1;//
 8001a9c:	2301      	movs	r3, #1
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <SD_WaitReady>:
/**
 * SD
 * @return  0  other
 */
uint8_t SD_WaitReady(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 8001ab2:	20ff      	movs	r0, #255	; 0xff
 8001ab4:	f7ff ffc6 	bl	8001a44 <SD_SPI_ReadWriteByte>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2bff      	cmp	r3, #255	; 0xff
 8001abc:	d101      	bne.n	8001ac2 <SD_WaitReady+0x1a>
 8001abe:	2300      	movs	r3, #0
 8001ac0:	e008      	b.n	8001ad4 <SD_WaitReady+0x2c>
        t++;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d3ef      	bcc.n	8001ab2 <SD_WaitReady+0xa>
    return 1;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <SD_GetResponse>:
 * SD
 * @param  Response 
 * @return          0  other
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //
 8001ae6:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001aea:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //
 8001aec:	e002      	b.n	8001af4 <SD_GetResponse+0x18>
 8001aee:	89fb      	ldrh	r3, [r7, #14]
 8001af0:	3b01      	subs	r3, #1
 8001af2:	81fb      	strh	r3, [r7, #14]
 8001af4:	20ff      	movs	r0, #255	; 0xff
 8001af6:	f7ff ffa5 	bl	8001a44 <SD_SPI_ReadWriteByte>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d002      	beq.n	8001b0a <SD_GetResponse+0x2e>
 8001b04:	89fb      	ldrh	r3, [r7, #14]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f1      	bne.n	8001aee <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //
 8001b0a:	89fb      	ldrh	r3, [r7, #14]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <SD_GetResponse+0x38>
 8001b10:	23ff      	movs	r3, #255	; 0xff
 8001b12:	e000      	b.n	8001b16 <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <SD_RecvData>:
 * @param  buf 
 * @param  len 
 * @return     0  other
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	460b      	mov	r3, r1
 8001b28:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //SD0xFE
 8001b2a:	20fe      	movs	r0, #254	; 0xfe
 8001b2c:	f7ff ffd6 	bl	8001adc <SD_GetResponse>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00b      	beq.n	8001b4e <SD_RecvData+0x30>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e015      	b.n	8001b66 <SD_RecvData+0x48>
    while (len--) //
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 8001b3a:	20ff      	movs	r0, #255	; 0xff
 8001b3c:	f7ff ff82 	bl	8001a44 <SD_SPI_ReadWriteByte>
 8001b40:	4603      	mov	r3, r0
 8001b42:	461a      	mov	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	701a      	strb	r2, [r3, #0]
        buf++;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	607b      	str	r3, [r7, #4]
    while (len--) //
 8001b4e:	887b      	ldrh	r3, [r7, #2]
 8001b50:	1e5a      	subs	r2, r3, #1
 8001b52:	807a      	strh	r2, [r7, #2]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f0      	bne.n	8001b3a <SD_RecvData+0x1c>
    }
    //2CRCdummy CRC
    SD_SPI_ReadWriteByte(0xFF);
 8001b58:	20ff      	movs	r0, #255	; 0xff
 8001b5a:	f7ff ff73 	bl	8001a44 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 8001b5e:	20ff      	movs	r0, #255	; 0xff
 8001b60:	f7ff ff70 	bl	8001a44 <SD_SPI_ReadWriteByte>
    return 0;//
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <SD_SendCmd>:
 * @param  arg 
 * @param  crc crc
 * @return     SD
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b084      	sub	sp, #16
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	6039      	str	r1, [r7, #0]
 8001b78:	71fb      	strb	r3, [r7, #7]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//
 8001b82:	f7ff ff6d 	bl	8001a60 <SD_DisSelect>
    if (SD_Select())return 0XFF; //
 8001b86:	f7ff ff79 	bl	8001a7c <SD_Select>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <SD_SendCmd+0x26>
 8001b90:	23ff      	movs	r3, #255	; 0xff
 8001b92:	e038      	b.n	8001c06 <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff51 	bl	8001a44 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	0e1b      	lsrs	r3, r3, #24
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff4b 	bl	8001a44 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	0c1b      	lsrs	r3, r3, #16
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff ff45 	bl	8001a44 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	0a1b      	lsrs	r3, r3, #8
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff ff3f 	bl	8001a44 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ff3a 	bl	8001a44 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 8001bd0:	79bb      	ldrb	r3, [r7, #6]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff ff36 	bl	8001a44 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	2b0c      	cmp	r3, #12
 8001bdc:	d102      	bne.n	8001be4 <SD_SendCmd+0x76>
 8001bde:	20ff      	movs	r0, #255	; 0xff
 8001be0:	f7ff ff30 	bl	8001a44 <SD_SPI_ReadWriteByte>
    //
    Retry = 0X1F;
 8001be4:	231f      	movs	r3, #31
 8001be6:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 8001be8:	20ff      	movs	r0, #255	; 0xff
 8001bea:	f7ff ff2b 	bl	8001a44 <SD_SPI_ReadWriteByte>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 8001bf2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	da04      	bge.n	8001c04 <SD_SendCmd+0x96>
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	1e5a      	subs	r2, r3, #1
 8001bfe:	73fa      	strb	r2, [r7, #15]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1f1      	bne.n	8001be8 <SD_SendCmd+0x7a>
    //
    return r1;
 8001c04:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <SD_GetCSD>:
 * SDCID
 * @param  csd_data CID16
 * @return          0  1
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //CMD9CSD
 8001c16:	2201      	movs	r2, #1
 8001c18:	2100      	movs	r1, #0
 8001c1a:	2009      	movs	r0, #9
 8001c1c:	f7ff ffa7 	bl	8001b6e <SD_SendCmd>
 8001c20:	4603      	mov	r3, r0
 8001c22:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d105      	bne.n	8001c36 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //16
 8001c2a:	2110      	movs	r1, #16
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff ff76 	bl	8001b1e <SD_RecvData>
 8001c32:	4603      	mov	r3, r0
 8001c34:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//
 8001c36:	f7ff ff13 	bl	8001a60 <SD_DisSelect>
    if (r1)return 1;
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <SD_GetCSD+0x36>
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <SD_GetCSD+0x38>
    else return 0;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <SD_GetSectorCount>:
/**
 * SD
 * @return  0  otherSD
 */
uint32_t SD_GetSectorCount(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b086      	sub	sp, #24
 8001c52:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //CSD0
    if (SD_GetCSD(csd) != 0) return 0;
 8001c54:	463b      	mov	r3, r7
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ffd9 	bl	8001c0e <SD_GetCSD>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <SD_GetSectorCount+0x18>
 8001c62:	2300      	movs	r3, #0
 8001c64:	e040      	b.n	8001ce8 <SD_GetSectorCount+0x9a>
    //SDHC
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00
 8001c66:	783b      	ldrb	r3, [r7, #0]
 8001c68:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001c6c:	2b40      	cmp	r3, #64	; 0x40
 8001c6e:	d10d      	bne.n	8001c8c <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8001c70:	7a7b      	ldrb	r3, [r7, #9]
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	7a3b      	ldrb	r3, [r7, #8]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	021b      	lsls	r3, r3, #8
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	3301      	adds	r3, #1
 8001c82:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//
 8001c84:	8a3b      	ldrh	r3, [r7, #16]
 8001c86:	029b      	lsls	r3, r3, #10
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	e02c      	b.n	8001ce6 <SD_GetSectorCount+0x98>
    }
    else //V1.XX
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001c8c:	797b      	ldrb	r3, [r7, #5]
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	7abb      	ldrb	r3, [r7, #10]
 8001c96:	09db      	lsrs	r3, r3, #7
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	4413      	add	r3, r2
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	7a7b      	ldrb	r3, [r7, #9]
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	f003 0306 	and.w	r3, r3, #6
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	3302      	adds	r3, #2
 8001cb0:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8001cb2:	7a3b      	ldrb	r3, [r7, #8]
 8001cb4:	099b      	lsrs	r3, r3, #6
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	4413      	add	r3, r2
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	029b      	lsls	r3, r3, #10
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4413      	add	r3, r2
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //
 8001cda:	8a3a      	ldrh	r2, [r7, #16]
 8001cdc:	7cfb      	ldrb	r3, [r7, #19]
 8001cde:	3b09      	subs	r3, #9
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8001ce6:	697b      	ldr	r3, [r7, #20]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3718      	adds	r7, #24
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af02      	add	r7, sp, #8
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8001cfa:	f107 020f 	add.w	r2, r7, #15
 8001cfe:	1df9      	adds	r1, r7, #7
 8001d00:	2364      	movs	r3, #100	; 0x64
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2301      	movs	r3, #1
 8001d06:	4804      	ldr	r0, [pc, #16]	; (8001d18 <RC522_SPI_Transfer+0x28>)
 8001d08:	f003 ff24 	bl	8005b54 <HAL_SPI_TransmitReceive>

	return rx_data;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000400 	.word	0x20000400

08001d1c <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	460a      	mov	r2, r1
 8001d26:	71fb      	strb	r3, [r7, #7]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d32:	480d      	ldr	r0, [pc, #52]	; (8001d68 <Write_MFRC522+0x4c>)
 8001d34:	f001 ffea 	bl	8003d0c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ffd3 	bl	8001cf0 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001d4a:	79bb      	ldrb	r3, [r7, #6]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ffcf 	bl	8001cf0 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001d52:	2201      	movs	r2, #1
 8001d54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d58:	4803      	ldr	r0, [pc, #12]	; (8001d68 <Write_MFRC522+0x4c>)
 8001d5a:	f001 ffd7 	bl	8003d0c <HAL_GPIO_WritePin>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40020400 	.word	0x40020400

08001d6c <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001d76:	2200      	movs	r2, #0
 8001d78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d7c:	480f      	ldr	r0, [pc, #60]	; (8001dbc <Read_MFRC522+0x50>)
 8001d7e:	f001 ffc5 	bl	8003d0c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	b25b      	sxtb	r3, r3
 8001d88:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001d8c:	b25b      	sxtb	r3, r3
 8001d8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d92:	b25b      	sxtb	r3, r3
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ffaa 	bl	8001cf0 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f7ff ffa7 	bl	8001cf0 <RC522_SPI_Transfer>
 8001da2:	4603      	mov	r3, r0
 8001da4:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001da6:	2201      	movs	r2, #1
 8001da8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dac:	4803      	ldr	r0, [pc, #12]	; (8001dbc <Read_MFRC522+0x50>)
 8001dae:	f001 ffad 	bl	8003d0c <HAL_GPIO_WritePin>

    return val;
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40020400 	.word	0x40020400

08001dc0 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	460a      	mov	r2, r1
 8001dca:	71fb      	strb	r3, [r7, #7]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff ffca 	bl	8001d6c <Read_MFRC522>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001ddc:	7bfa      	ldrb	r2, [r7, #15]
 8001dde:	79bb      	ldrb	r3, [r7, #6]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4611      	mov	r1, r2
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff97 	bl	8001d1c <Write_MFRC522>
}
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8001dfa:	2014      	movs	r0, #20
 8001dfc:	f7ff ffb6 	bl	8001d6c <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001e00:	2103      	movs	r1, #3
 8001e02:	2014      	movs	r0, #20
 8001e04:	f7ff ffdc 	bl	8001dc0 <SetBitMask>
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001e10:	210f      	movs	r1, #15
 8001e12:	2001      	movs	r0, #1
 8001e14:	f7ff ff82 	bl	8001d1c <Write_MFRC522>
}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001e20:	2201      	movs	r2, #1
 8001e22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e26:	4813      	ldr	r0, [pc, #76]	; (8001e74 <MFRC522_Init+0x58>)
 8001e28:	f001 ff70 	bl	8003d0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e32:	4811      	ldr	r0, [pc, #68]	; (8001e78 <MFRC522_Init+0x5c>)
 8001e34:	f001 ff6a 	bl	8003d0c <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8001e38:	f7ff ffe8 	bl	8001e0c <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8001e3c:	218d      	movs	r1, #141	; 0x8d
 8001e3e:	202a      	movs	r0, #42	; 0x2a
 8001e40:	f7ff ff6c 	bl	8001d1c <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8001e44:	213e      	movs	r1, #62	; 0x3e
 8001e46:	202b      	movs	r0, #43	; 0x2b
 8001e48:	f7ff ff68 	bl	8001d1c <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8001e4c:	211e      	movs	r1, #30
 8001e4e:	202d      	movs	r0, #45	; 0x2d
 8001e50:	f7ff ff64 	bl	8001d1c <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8001e54:	2100      	movs	r1, #0
 8001e56:	202c      	movs	r0, #44	; 0x2c
 8001e58:	f7ff ff60 	bl	8001d1c <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8001e5c:	2140      	movs	r1, #64	; 0x40
 8001e5e:	2015      	movs	r0, #21
 8001e60:	f7ff ff5c 	bl	8001d1c <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8001e64:	213d      	movs	r1, #61	; 0x3d
 8001e66:	2011      	movs	r0, #17
 8001e68:	f7ff ff58 	bl	8001d1c <Write_MFRC522>

	AntennaOn();
 8001e6c:	f7ff ffc3 	bl	8001df6 <AntennaOn>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40020400 	.word	0x40020400
 8001e78:	40020c00 	.word	0x40020c00

08001e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	607b      	str	r3, [r7, #4]
 8001e86:	4b10      	ldr	r3, [pc, #64]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8a:	4a0f      	ldr	r2, [pc, #60]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001e8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e90:	6453      	str	r3, [r2, #68]	; 0x44
 8001e92:	4b0d      	ldr	r3, [pc, #52]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eac:	6413      	str	r3, [r2, #64]	; 0x40
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	603b      	str	r3, [r7, #0]
 8001eb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800

08001ecc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	; 0x28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 0314 	add.w	r3, r7, #20
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
 8001ee2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a2f      	ldr	r2, [pc, #188]	; (8001fa8 <HAL_ADC_MspInit+0xdc>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d157      	bne.n	8001f9e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	4b2e      	ldr	r3, [pc, #184]	; (8001fac <HAL_ADC_MspInit+0xe0>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	4a2d      	ldr	r2, [pc, #180]	; (8001fac <HAL_ADC_MspInit+0xe0>)
 8001ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001efc:	6453      	str	r3, [r2, #68]	; 0x44
 8001efe:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <HAL_ADC_MspInit+0xe0>)
 8001f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	4b27      	ldr	r3, [pc, #156]	; (8001fac <HAL_ADC_MspInit+0xe0>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a26      	ldr	r2, [pc, #152]	; (8001fac <HAL_ADC_MspInit+0xe0>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b24      	ldr	r3, [pc, #144]	; (8001fac <HAL_ADC_MspInit+0xe0>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f26:	2303      	movs	r3, #3
 8001f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 0314 	add.w	r3, r7, #20
 8001f36:	4619      	mov	r1, r3
 8001f38:	481d      	ldr	r0, [pc, #116]	; (8001fb0 <HAL_ADC_MspInit+0xe4>)
 8001f3a:	f001 fc4f 	bl	80037dc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f40:	4a1d      	ldr	r2, [pc, #116]	; (8001fb8 <HAL_ADC_MspInit+0xec>)
 8001f42:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f44:	4b1b      	ldr	r3, [pc, #108]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f4a:	4b1a      	ldr	r3, [pc, #104]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f50:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f56:	4b17      	ldr	r3, [pc, #92]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f5c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f64:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f66:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f68:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f6c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f6e:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f76:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f82:	480c      	ldr	r0, [pc, #48]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f84:	f001 f8ae 	bl	80030e4 <HAL_DMA_Init>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001f8e:	f7ff fd19 	bl	80019c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f96:	639a      	str	r2, [r3, #56]	; 0x38
 8001f98:	4a06      	ldr	r2, [pc, #24]	; (8001fb4 <HAL_ADC_MspInit+0xe8>)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f9e:	bf00      	nop
 8001fa0:	3728      	adds	r7, #40	; 0x28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40012000 	.word	0x40012000
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020400 	.word	0x40020400
 8001fb4:	2000024c 	.word	0x2000024c
 8001fb8:	40026410 	.word	0x40026410

08001fbc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	; 0x28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a19      	ldr	r2, [pc, #100]	; (8002040 <HAL_I2C_MspInit+0x84>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d12c      	bne.n	8002038 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b18      	ldr	r3, [pc, #96]	; (8002044 <HAL_I2C_MspInit+0x88>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a17      	ldr	r2, [pc, #92]	; (8002044 <HAL_I2C_MspInit+0x88>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b15      	ldr	r3, [pc, #84]	; (8002044 <HAL_I2C_MspInit+0x88>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ffa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002000:	2312      	movs	r3, #18
 8002002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002004:	2301      	movs	r3, #1
 8002006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002008:	2303      	movs	r3, #3
 800200a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800200c:	2304      	movs	r3, #4
 800200e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	4619      	mov	r1, r3
 8002016:	480c      	ldr	r0, [pc, #48]	; (8002048 <HAL_I2C_MspInit+0x8c>)
 8002018:	f001 fbe0 	bl	80037dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <HAL_I2C_MspInit+0x88>)
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	4a07      	ldr	r2, [pc, #28]	; (8002044 <HAL_I2C_MspInit+0x88>)
 8002026:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800202a:	6413      	str	r3, [r2, #64]	; 0x40
 800202c:	4b05      	ldr	r3, [pc, #20]	; (8002044 <HAL_I2C_MspInit+0x88>)
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002038:	bf00      	nop
 800203a:	3728      	adds	r7, #40	; 0x28
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40005400 	.word	0x40005400
 8002044:	40023800 	.word	0x40023800
 8002048:	40020400 	.word	0x40020400

0800204c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08e      	sub	sp, #56	; 0x38
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a4e      	ldr	r2, [pc, #312]	; (80021b0 <HAL_I2S_MspInit+0x164>)
 8002078:	4293      	cmp	r3, r2
 800207a:	f040 8094 	bne.w	80021a6 <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800207e:	2301      	movs	r3, #1
 8002080:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8002082:	2332      	movs	r3, #50	; 0x32
 8002084:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002086:	2302      	movs	r3, #2
 8002088:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800208a:	f107 0314 	add.w	r3, r7, #20
 800208e:	4618      	mov	r0, r3
 8002090:	f003 f922 	bl	80052d8 <HAL_RCCEx_PeriphCLKConfig>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800209a:	f7ff fc93 	bl	80019c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	4b44      	ldr	r3, [pc, #272]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	4a43      	ldr	r2, [pc, #268]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020ac:	6413      	str	r3, [r2, #64]	; 0x40
 80020ae:	4b41      	ldr	r3, [pc, #260]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020b6:	613b      	str	r3, [r7, #16]
 80020b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	4b3d      	ldr	r3, [pc, #244]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	4a3c      	ldr	r2, [pc, #240]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ca:	4b3a      	ldr	r3, [pc, #232]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	4b36      	ldr	r3, [pc, #216]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	4a35      	ldr	r2, [pc, #212]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020e0:	f043 0304 	orr.w	r3, r3, #4
 80020e4:	6313      	str	r3, [r2, #48]	; 0x30
 80020e6:	4b33      	ldr	r3, [pc, #204]	; (80021b4 <HAL_I2S_MspInit+0x168>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	f003 0304 	and.w	r3, r3, #4
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020f2:	2310      	movs	r3, #16
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f6:	2302      	movs	r3, #2
 80020f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fe:	2300      	movs	r3, #0
 8002100:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002102:	2306      	movs	r3, #6
 8002104:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002106:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210a:	4619      	mov	r1, r3
 800210c:	482a      	ldr	r0, [pc, #168]	; (80021b8 <HAL_I2S_MspInit+0x16c>)
 800210e:	f001 fb65 	bl	80037dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8002112:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002116:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002124:	2306      	movs	r3, #6
 8002126:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002128:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212c:	4619      	mov	r1, r3
 800212e:	4823      	ldr	r0, [pc, #140]	; (80021bc <HAL_I2S_MspInit+0x170>)
 8002130:	f001 fb54 	bl	80037dc <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002134:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002136:	4a23      	ldr	r2, [pc, #140]	; (80021c4 <HAL_I2S_MspInit+0x178>)
 8002138:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800213a:	4b21      	ldr	r3, [pc, #132]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800213c:	2200      	movs	r2, #0
 800213e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002140:	4b1f      	ldr	r3, [pc, #124]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002142:	2240      	movs	r2, #64	; 0x40
 8002144:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002146:	4b1e      	ldr	r3, [pc, #120]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002148:	2200      	movs	r2, #0
 800214a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800214c:	4b1c      	ldr	r3, [pc, #112]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800214e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002152:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002154:	4b1a      	ldr	r3, [pc, #104]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002156:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800215a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800215c:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800215e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002162:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8002164:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002166:	f44f 7280 	mov.w	r2, #256	; 0x100
 800216a:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800216c:	4b14      	ldr	r3, [pc, #80]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800216e:	2200      	movs	r2, #0
 8002170:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002172:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002174:	2204      	movs	r2, #4
 8002176:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002178:	4b11      	ldr	r3, [pc, #68]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800217a:	2203      	movs	r2, #3
 800217c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800217e:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002180:	2200      	movs	r2, #0
 8002182:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002184:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 8002186:	2200      	movs	r2, #0
 8002188:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800218a:	480d      	ldr	r0, [pc, #52]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800218c:	f000 ffaa 	bl	80030e4 <HAL_DMA_Init>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 8002196:	f7ff fc15 	bl	80019c4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a08      	ldr	r2, [pc, #32]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 800219e:	639a      	str	r2, [r3, #56]	; 0x38
 80021a0:	4a07      	ldr	r2, [pc, #28]	; (80021c0 <HAL_I2S_MspInit+0x174>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80021a6:	bf00      	nop
 80021a8:	3738      	adds	r7, #56	; 0x38
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40003c00 	.word	0x40003c00
 80021b4:	40023800 	.word	0x40023800
 80021b8:	40020000 	.word	0x40020000
 80021bc:	40020800 	.word	0x40020800
 80021c0:	20000348 	.word	0x20000348
 80021c4:	40026088 	.word	0x40026088

080021c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08c      	sub	sp, #48	; 0x30
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d0:	f107 031c 	add.w	r3, r7, #28
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a32      	ldr	r2, [pc, #200]	; (80022b0 <HAL_SPI_MspInit+0xe8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d12c      	bne.n	8002244 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	4b31      	ldr	r3, [pc, #196]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	4a30      	ldr	r2, [pc, #192]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 80021f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021f8:	6453      	str	r3, [r2, #68]	; 0x44
 80021fa:	4b2e      	ldr	r3, [pc, #184]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	4b2a      	ldr	r3, [pc, #168]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	4a29      	ldr	r2, [pc, #164]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6313      	str	r3, [r2, #48]	; 0x30
 8002216:	4b27      	ldr	r3, [pc, #156]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002222:	23e0      	movs	r3, #224	; 0xe0
 8002224:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2300      	movs	r3, #0
 800222c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222e:	2303      	movs	r3, #3
 8002230:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002232:	2305      	movs	r3, #5
 8002234:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002236:	f107 031c 	add.w	r3, r7, #28
 800223a:	4619      	mov	r1, r3
 800223c:	481e      	ldr	r0, [pc, #120]	; (80022b8 <HAL_SPI_MspInit+0xf0>)
 800223e:	f001 facd 	bl	80037dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002242:	e031      	b.n	80022a8 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a1c      	ldr	r2, [pc, #112]	; (80022bc <HAL_SPI_MspInit+0xf4>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d12c      	bne.n	80022a8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	4b18      	ldr	r3, [pc, #96]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	4a17      	ldr	r2, [pc, #92]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800225c:	6413      	str	r3, [r2, #64]	; 0x40
 800225e:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a10      	ldr	r2, [pc, #64]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <HAL_SPI_MspInit+0xec>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002286:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800228a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228c:	2302      	movs	r3, #2
 800228e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002294:	2303      	movs	r3, #3
 8002296:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002298:	2305      	movs	r3, #5
 800229a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229c:	f107 031c 	add.w	r3, r7, #28
 80022a0:	4619      	mov	r1, r3
 80022a2:	4807      	ldr	r0, [pc, #28]	; (80022c0 <HAL_SPI_MspInit+0xf8>)
 80022a4:	f001 fa9a 	bl	80037dc <HAL_GPIO_Init>
}
 80022a8:	bf00      	nop
 80022aa:	3730      	adds	r7, #48	; 0x30
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40013000 	.word	0x40013000
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40020000 	.word	0x40020000
 80022bc:	40003800 	.word	0x40003800
 80022c0:	40020400 	.word	0x40020400

080022c4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a10      	ldr	r2, [pc, #64]	; (8002314 <HAL_SPI_MspDeInit+0x50>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d10a      	bne.n	80022ec <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <HAL_SPI_MspDeInit+0x54>)
 80022d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022da:	4a0f      	ldr	r2, [pc, #60]	; (8002318 <HAL_SPI_MspDeInit+0x54>)
 80022dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022e0:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80022e2:	21e0      	movs	r1, #224	; 0xe0
 80022e4:	480d      	ldr	r0, [pc, #52]	; (800231c <HAL_SPI_MspDeInit+0x58>)
 80022e6:	f001 fc15 	bl	8003b14 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 80022ea:	e00f      	b.n	800230c <HAL_SPI_MspDeInit+0x48>
  else if(hspi->Instance==SPI2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0b      	ldr	r2, [pc, #44]	; (8002320 <HAL_SPI_MspDeInit+0x5c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10a      	bne.n	800230c <HAL_SPI_MspDeInit+0x48>
    __HAL_RCC_SPI2_CLK_DISABLE();
 80022f6:	4b08      	ldr	r3, [pc, #32]	; (8002318 <HAL_SPI_MspDeInit+0x54>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	4a07      	ldr	r2, [pc, #28]	; (8002318 <HAL_SPI_MspDeInit+0x54>)
 80022fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002300:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002302:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002306:	4807      	ldr	r0, [pc, #28]	; (8002324 <HAL_SPI_MspDeInit+0x60>)
 8002308:	f001 fc04 	bl	8003b14 <HAL_GPIO_DeInit>
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40013000 	.word	0x40013000
 8002318:	40023800 	.word	0x40023800
 800231c:	40020000 	.word	0x40020000
 8002320:	40003800 	.word	0x40003800
 8002324:	40020400 	.word	0x40020400

08002328 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002338:	d10d      	bne.n	8002356 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <HAL_TIM_PWM_MspInit+0x3c>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	4a08      	ldr	r2, [pc, #32]	; (8002364 <HAL_TIM_PWM_MspInit+0x3c>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6413      	str	r3, [r2, #64]	; 0x40
 800234a:	4b06      	ldr	r3, [pc, #24]	; (8002364 <HAL_TIM_PWM_MspInit+0x3c>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002356:	bf00      	nop
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b088      	sub	sp, #32
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 030c 	add.w	r3, r7, #12
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002388:	d11e      	bne.n	80023c8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	4b10      	ldr	r3, [pc, #64]	; (80023d0 <HAL_TIM_MspPostInit+0x68>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a0f      	ldr	r2, [pc, #60]	; (80023d0 <HAL_TIM_MspPostInit+0x68>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <HAL_TIM_MspPostInit+0x68>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023b8:	2301      	movs	r3, #1
 80023ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023bc:	f107 030c 	add.w	r3, r7, #12
 80023c0:	4619      	mov	r1, r3
 80023c2:	4804      	ldr	r0, [pc, #16]	; (80023d4 <HAL_TIM_MspPostInit+0x6c>)
 80023c4:	f001 fa0a 	bl	80037dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80023c8:	bf00      	nop
 80023ca:	3720      	adds	r7, #32
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40020000 	.word	0x40020000

080023d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08e      	sub	sp, #56	; 0x38
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a67      	ldr	r2, [pc, #412]	; (8002594 <HAL_UART_MspInit+0x1bc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d135      	bne.n	8002466 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	623b      	str	r3, [r7, #32]
 80023fe:	4b66      	ldr	r3, [pc, #408]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002402:	4a65      	ldr	r2, [pc, #404]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002404:	f043 0310 	orr.w	r3, r3, #16
 8002408:	6453      	str	r3, [r2, #68]	; 0x44
 800240a:	4b63      	ldr	r3, [pc, #396]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	f003 0310 	and.w	r3, r3, #16
 8002412:	623b      	str	r3, [r7, #32]
 8002414:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	61fb      	str	r3, [r7, #28]
 800241a:	4b5f      	ldr	r3, [pc, #380]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a5e      	ldr	r2, [pc, #376]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b5c      	ldr	r3, [pc, #368]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002432:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002436:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002438:	2302      	movs	r3, #2
 800243a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002440:	2303      	movs	r3, #3
 8002442:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002444:	2307      	movs	r3, #7
 8002446:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002448:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800244c:	4619      	mov	r1, r3
 800244e:	4853      	ldr	r0, [pc, #332]	; (800259c <HAL_UART_MspInit+0x1c4>)
 8002450:	f001 f9c4 	bl	80037dc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002454:	2200      	movs	r2, #0
 8002456:	2100      	movs	r1, #0
 8002458:	2025      	movs	r0, #37	; 0x25
 800245a:	f000 fe19 	bl	8003090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800245e:	2025      	movs	r0, #37	; 0x25
 8002460:	f000 fe32 	bl	80030c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002464:	e092      	b.n	800258c <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==USART2)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a4d      	ldr	r2, [pc, #308]	; (80025a0 <HAL_UART_MspInit+0x1c8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d134      	bne.n	80024da <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002470:	2300      	movs	r3, #0
 8002472:	61bb      	str	r3, [r7, #24]
 8002474:	4b48      	ldr	r3, [pc, #288]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	4a47      	ldr	r2, [pc, #284]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 800247a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247e:	6413      	str	r3, [r2, #64]	; 0x40
 8002480:	4b45      	ldr	r3, [pc, #276]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002488:	61bb      	str	r3, [r7, #24]
 800248a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	4b41      	ldr	r3, [pc, #260]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002494:	4a40      	ldr	r2, [pc, #256]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002496:	f043 0301 	orr.w	r3, r3, #1
 800249a:	6313      	str	r3, [r2, #48]	; 0x30
 800249c:	4b3e      	ldr	r3, [pc, #248]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 800249e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80024a8:	230c      	movs	r3, #12
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b4:	2303      	movs	r3, #3
 80024b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024b8:	2307      	movs	r3, #7
 80024ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024c0:	4619      	mov	r1, r3
 80024c2:	4836      	ldr	r0, [pc, #216]	; (800259c <HAL_UART_MspInit+0x1c4>)
 80024c4:	f001 f98a 	bl	80037dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2100      	movs	r1, #0
 80024cc:	2026      	movs	r0, #38	; 0x26
 80024ce:	f000 fddf 	bl	8003090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024d2:	2026      	movs	r0, #38	; 0x26
 80024d4:	f000 fdf8 	bl	80030c8 <HAL_NVIC_EnableIRQ>
}
 80024d8:	e058      	b.n	800258c <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==USART3)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a31      	ldr	r2, [pc, #196]	; (80025a4 <HAL_UART_MspInit+0x1cc>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d153      	bne.n	800258c <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART3_CLK_ENABLE();
 80024e4:	2300      	movs	r3, #0
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	4b2b      	ldr	r3, [pc, #172]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 80024ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ec:	4a2a      	ldr	r2, [pc, #168]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 80024ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f2:	6413      	str	r3, [r2, #64]	; 0x40
 80024f4:	4b28      	ldr	r3, [pc, #160]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 80024f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024fc:	613b      	str	r3, [r7, #16]
 80024fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	4b24      	ldr	r3, [pc, #144]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002508:	4a23      	ldr	r2, [pc, #140]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 800250a:	f043 0302 	orr.w	r3, r3, #2
 800250e:	6313      	str	r3, [r2, #48]	; 0x30
 8002510:	4b21      	ldr	r3, [pc, #132]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800251c:	2300      	movs	r3, #0
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	4b1d      	ldr	r3, [pc, #116]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002524:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 8002526:	f043 0308 	orr.w	r3, r3, #8
 800252a:	6313      	str	r3, [r2, #48]	; 0x30
 800252c:	4b1a      	ldr	r3, [pc, #104]	; (8002598 <HAL_UART_MspInit+0x1c0>)
 800252e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800253c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253e:	2302      	movs	r3, #2
 8002540:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002546:	2303      	movs	r3, #3
 8002548:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800254a:	2307      	movs	r3, #7
 800254c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800254e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002552:	4619      	mov	r1, r3
 8002554:	4814      	ldr	r0, [pc, #80]	; (80025a8 <HAL_UART_MspInit+0x1d0>)
 8002556:	f001 f941 	bl	80037dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800255a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002560:	2302      	movs	r3, #2
 8002562:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002564:	2300      	movs	r3, #0
 8002566:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002568:	2303      	movs	r3, #3
 800256a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800256c:	2307      	movs	r3, #7
 800256e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002570:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002574:	4619      	mov	r1, r3
 8002576:	480d      	ldr	r0, [pc, #52]	; (80025ac <HAL_UART_MspInit+0x1d4>)
 8002578:	f001 f930 	bl	80037dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800257c:	2200      	movs	r2, #0
 800257e:	2100      	movs	r1, #0
 8002580:	2027      	movs	r0, #39	; 0x27
 8002582:	f000 fd85 	bl	8003090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002586:	2027      	movs	r0, #39	; 0x27
 8002588:	f000 fd9e 	bl	80030c8 <HAL_NVIC_EnableIRQ>
}
 800258c:	bf00      	nop
 800258e:	3738      	adds	r7, #56	; 0x38
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40011000 	.word	0x40011000
 8002598:	40023800 	.word	0x40023800
 800259c:	40020000 	.word	0x40020000
 80025a0:	40004400 	.word	0x40004400
 80025a4:	40004800 	.word	0x40004800
 80025a8:	40020400 	.word	0x40020400
 80025ac:	40020c00 	.word	0x40020c00

080025b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08e      	sub	sp, #56	; 0x38
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80025b8:	2300      	movs	r3, #0
 80025ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80025bc:	2300      	movs	r3, #0
 80025be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80025c0:	2300      	movs	r3, #0
 80025c2:	60fb      	str	r3, [r7, #12]
 80025c4:	4b33      	ldr	r3, [pc, #204]	; (8002694 <HAL_InitTick+0xe4>)
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	4a32      	ldr	r2, [pc, #200]	; (8002694 <HAL_InitTick+0xe4>)
 80025ca:	f043 0310 	orr.w	r3, r3, #16
 80025ce:	6413      	str	r3, [r2, #64]	; 0x40
 80025d0:	4b30      	ldr	r3, [pc, #192]	; (8002694 <HAL_InitTick+0xe4>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f003 0310 	and.w	r3, r3, #16
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80025dc:	f107 0210 	add.w	r2, r7, #16
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	4611      	mov	r1, r2
 80025e6:	4618      	mov	r0, r3
 80025e8:	f002 fe44 	bl	8005274 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80025ec:	6a3b      	ldr	r3, [r7, #32]
 80025ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80025f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d103      	bne.n	80025fe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80025f6:	f002 fe15 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 80025fa:	6378      	str	r0, [r7, #52]	; 0x34
 80025fc:	e004      	b.n	8002608 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80025fe:	f002 fe11 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 8002602:	4603      	mov	r3, r0
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800260a:	4a23      	ldr	r2, [pc, #140]	; (8002698 <HAL_InitTick+0xe8>)
 800260c:	fba2 2303 	umull	r2, r3, r2, r3
 8002610:	0c9b      	lsrs	r3, r3, #18
 8002612:	3b01      	subs	r3, #1
 8002614:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002616:	4b21      	ldr	r3, [pc, #132]	; (800269c <HAL_InitTick+0xec>)
 8002618:	4a21      	ldr	r2, [pc, #132]	; (80026a0 <HAL_InitTick+0xf0>)
 800261a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800261c:	4b1f      	ldr	r3, [pc, #124]	; (800269c <HAL_InitTick+0xec>)
 800261e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002622:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002624:	4a1d      	ldr	r2, [pc, #116]	; (800269c <HAL_InitTick+0xec>)
 8002626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002628:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800262a:	4b1c      	ldr	r3, [pc, #112]	; (800269c <HAL_InitTick+0xec>)
 800262c:	2200      	movs	r2, #0
 800262e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002630:	4b1a      	ldr	r3, [pc, #104]	; (800269c <HAL_InitTick+0xec>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002636:	4b19      	ldr	r3, [pc, #100]	; (800269c <HAL_InitTick+0xec>)
 8002638:	2200      	movs	r2, #0
 800263a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800263c:	4817      	ldr	r0, [pc, #92]	; (800269c <HAL_InitTick+0xec>)
 800263e:	f003 fd5b 	bl	80060f8 <HAL_TIM_Base_Init>
 8002642:	4603      	mov	r3, r0
 8002644:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002648:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800264c:	2b00      	cmp	r3, #0
 800264e:	d11b      	bne.n	8002688 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002650:	4812      	ldr	r0, [pc, #72]	; (800269c <HAL_InitTick+0xec>)
 8002652:	f003 fdab 	bl	80061ac <HAL_TIM_Base_Start_IT>
 8002656:	4603      	mov	r3, r0
 8002658:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800265c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002660:	2b00      	cmp	r3, #0
 8002662:	d111      	bne.n	8002688 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002664:	2036      	movs	r0, #54	; 0x36
 8002666:	f000 fd2f 	bl	80030c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b0f      	cmp	r3, #15
 800266e:	d808      	bhi.n	8002682 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002670:	2200      	movs	r2, #0
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	2036      	movs	r0, #54	; 0x36
 8002676:	f000 fd0b 	bl	8003090 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800267a:	4a0a      	ldr	r2, [pc, #40]	; (80026a4 <HAL_InitTick+0xf4>)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	e002      	b.n	8002688 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002688:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800268c:	4618      	mov	r0, r3
 800268e:	3738      	adds	r7, #56	; 0x38
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40023800 	.word	0x40023800
 8002698:	431bde83 	.word	0x431bde83
 800269c:	2000057c 	.word	0x2000057c
 80026a0:	40001000 	.word	0x40001000
 80026a4:	20000008 	.word	0x20000008

080026a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026ac:	e7fe      	b.n	80026ac <NMI_Handler+0x4>

080026ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ae:	b480      	push	{r7}
 80026b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b2:	e7fe      	b.n	80026b2 <HardFault_Handler+0x4>

080026b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026b8:	e7fe      	b.n	80026b8 <MemManage_Handler+0x4>

080026ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026be:	e7fe      	b.n	80026be <BusFault_Handler+0x4>

080026c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026c4:	e7fe      	b.n	80026c4 <UsageFault_Handler+0x4>

080026c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80026d8:	2001      	movs	r0, #1
 80026da:	f001 fb4b 	bl	8003d74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80026e8:	4802      	ldr	r0, [pc, #8]	; (80026f4 <DMA1_Stream5_IRQHandler+0x10>)
 80026ea:	f000 fe3b 	bl	8003364 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20000348 	.word	0x20000348

080026f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026fc:	4802      	ldr	r0, [pc, #8]	; (8002708 <USART1_IRQHandler+0x10>)
 80026fe:	f004 fbc7 	bl	8006e90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002702:	bf00      	nop
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	200004a0 	.word	0x200004a0

0800270c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002710:	4802      	ldr	r0, [pc, #8]	; (800271c <USART2_IRQHandler+0x10>)
 8002712:	f004 fbbd 	bl	8006e90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	200004e4 	.word	0x200004e4

08002720 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002724:	4802      	ldr	r0, [pc, #8]	; (8002730 <USART3_IRQHandler+0x10>)
 8002726:	f004 fbb3 	bl	8006e90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000528 	.word	0x20000528

08002734 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002738:	4802      	ldr	r0, [pc, #8]	; (8002744 <TIM6_DAC_IRQHandler+0x10>)
 800273a:	f003 fdf6 	bl	800632a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	2000057c 	.word	0x2000057c

08002748 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800274c:	4802      	ldr	r0, [pc, #8]	; (8002758 <DMA2_Stream0_IRQHandler+0x10>)
 800274e:	f000 fe09 	bl	8003364 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	2000024c 	.word	0x2000024c

0800275c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
	return 1;
 8002760:	2301      	movs	r3, #1
}
 8002762:	4618      	mov	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <_kill>:

int _kill(int pid, int sig)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002776:	f006 f979 	bl	8008a6c <__errno>
 800277a:	4603      	mov	r3, r0
 800277c:	2216      	movs	r2, #22
 800277e:	601a      	str	r2, [r3, #0]
	return -1;
 8002780:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002784:	4618      	mov	r0, r3
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <_exit>:

void _exit (int status)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff ffe7 	bl	800276c <_kill>
	while (1) {}		/* Make sure we hang here */
 800279e:	e7fe      	b.n	800279e <_exit+0x12>

080027a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
 80027b0:	e00a      	b.n	80027c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027b2:	f3af 8000 	nop.w
 80027b6:	4601      	mov	r1, r0
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	60ba      	str	r2, [r7, #8]
 80027be:	b2ca      	uxtb	r2, r1
 80027c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	3301      	adds	r3, #1
 80027c6:	617b      	str	r3, [r7, #20]
 80027c8:	697a      	ldr	r2, [r7, #20]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	dbf0      	blt.n	80027b2 <_read+0x12>
	}

return len;
 80027d0:	687b      	ldr	r3, [r7, #4]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b086      	sub	sp, #24
 80027de:	af00      	add	r7, sp, #0
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	e009      	b.n	8002800 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	60ba      	str	r2, [r7, #8]
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7fe fc2b 	bl	8001050 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	3301      	adds	r3, #1
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	429a      	cmp	r2, r3
 8002806:	dbf1      	blt.n	80027ec <_write+0x12>
	}
	return len;
 8002808:	687b      	ldr	r3, [r7, #4]
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <_close>:

int _close(int file)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
	return -1;
 800281a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800283a:	605a      	str	r2, [r3, #4]
	return 0;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <_isatty>:

int _isatty(int file)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
	return 1;
 8002852:	2301      	movs	r3, #1
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
	return 0;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
	...

0800287c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002884:	4a14      	ldr	r2, [pc, #80]	; (80028d8 <_sbrk+0x5c>)
 8002886:	4b15      	ldr	r3, [pc, #84]	; (80028dc <_sbrk+0x60>)
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002890:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <_sbrk+0x64>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d102      	bne.n	800289e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002898:	4b11      	ldr	r3, [pc, #68]	; (80028e0 <_sbrk+0x64>)
 800289a:	4a12      	ldr	r2, [pc, #72]	; (80028e4 <_sbrk+0x68>)
 800289c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800289e:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <_sbrk+0x64>)
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4413      	add	r3, r2
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d207      	bcs.n	80028bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028ac:	f006 f8de 	bl	8008a6c <__errno>
 80028b0:	4603      	mov	r3, r0
 80028b2:	220c      	movs	r2, #12
 80028b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028b6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ba:	e009      	b.n	80028d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028bc:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <_sbrk+0x64>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028c2:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <_sbrk+0x64>)
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4413      	add	r3, r2
 80028ca:	4a05      	ldr	r2, [pc, #20]	; (80028e0 <_sbrk+0x64>)
 80028cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ce:	68fb      	ldr	r3, [r7, #12]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20020000 	.word	0x20020000
 80028dc:	00000400 	.word	0x00000400
 80028e0:	200005c4 	.word	0x200005c4
 80028e4:	20014378 	.word	0x20014378

080028e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028ec:	4b08      	ldr	r3, [pc, #32]	; (8002910 <SystemInit+0x28>)
 80028ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f2:	4a07      	ldr	r2, [pc, #28]	; (8002910 <SystemInit+0x28>)
 80028f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80028fc:	4b04      	ldr	r3, [pc, #16]	; (8002910 <SystemInit+0x28>)
 80028fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002902:	609a      	str	r2, [r3, #8]
#endif
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002918:	4b06      	ldr	r3, [pc, #24]	; (8002934 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b03      	cmp	r3, #3
 800291e:	d104      	bne.n	800292a <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8002922:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002926:	2202      	movs	r2, #2
 8002928:	701a      	strb	r2, [r3, #0]
  }
}
 800292a:	bf00      	nop
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	200015d0 	.word	0x200015d0
 8002938:	200005c8 	.word	0x200005c8

0800293c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800293c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002974 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002940:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002942:	e003      	b.n	800294c <LoopCopyDataInit>

08002944 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002946:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002948:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800294a:	3104      	adds	r1, #4

0800294c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800294c:	480b      	ldr	r0, [pc, #44]	; (800297c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800294e:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002950:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002952:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002954:	d3f6      	bcc.n	8002944 <CopyDataInit>
  ldr  r2, =_sbss
 8002956:	4a0b      	ldr	r2, [pc, #44]	; (8002984 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002958:	e002      	b.n	8002960 <LoopFillZerobss>

0800295a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800295a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800295c:	f842 3b04 	str.w	r3, [r2], #4

08002960 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002960:	4b09      	ldr	r3, [pc, #36]	; (8002988 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002962:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002964:	d3f9      	bcc.n	800295a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002966:	f7ff ffbf 	bl	80028e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800296a:	f006 f885 	bl	8008a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800296e:	f7fe fbd5 	bl	800111c <main>
  bx  lr    
 8002972:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002974:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002978:	0800dc6c 	.word	0x0800dc6c
  ldr  r0, =_sdata
 800297c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002980:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8002984:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8002988:	20014374 	.word	0x20014374

0800298c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800298c:	e7fe      	b.n	800298c <ADC_IRQHandler>
	...

08002990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002994:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <HAL_Init+0x40>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <HAL_Init+0x40>)
 800299a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800299e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029a0:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <HAL_Init+0x40>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a0a      	ldr	r2, [pc, #40]	; (80029d0 <HAL_Init+0x40>)
 80029a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029ac:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <HAL_Init+0x40>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a07      	ldr	r2, [pc, #28]	; (80029d0 <HAL_Init+0x40>)
 80029b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029b8:	2003      	movs	r0, #3
 80029ba:	f000 fb5e 	bl	800307a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029be:	200f      	movs	r0, #15
 80029c0:	f7ff fdf6 	bl	80025b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029c4:	f7ff fa5a 	bl	8001e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40023c00 	.word	0x40023c00

080029d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d8:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <HAL_IncTick+0x20>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <HAL_IncTick+0x24>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4413      	add	r3, r2
 80029e4:	4a04      	ldr	r2, [pc, #16]	; (80029f8 <HAL_IncTick+0x24>)
 80029e6:	6013      	str	r3, [r2, #0]
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	2000000c 	.word	0x2000000c
 80029f8:	200015d4 	.word	0x200015d4

080029fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002a00:	4b03      	ldr	r3, [pc, #12]	; (8002a10 <HAL_GetTick+0x14>)
 8002a02:	681b      	ldr	r3, [r3, #0]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	200015d4 	.word	0x200015d4

08002a14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a1c:	f7ff ffee 	bl	80029fc <HAL_GetTick>
 8002a20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2c:	d005      	beq.n	8002a3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	; (8002a58 <HAL_Delay+0x44>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4413      	add	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a3a:	bf00      	nop
 8002a3c:	f7ff ffde 	bl	80029fc <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d8f7      	bhi.n	8002a3c <HAL_Delay+0x28>
  {
  }
}
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	2000000c 	.word	0x2000000c

08002a5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e033      	b.n	8002ada <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff fa26 	bl	8001ecc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d118      	bne.n	8002acc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002aa2:	f023 0302 	bic.w	r3, r3, #2
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f93a 	bl	8002d28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f023 0303 	bic.w	r3, r3, #3
 8002ac2:	f043 0201 	orr.w	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	641a      	str	r2, [r3, #64]	; 0x40
 8002aca:	e001      	b.n	8002ad0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_ADC_ConfigChannel+0x1c>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e105      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x228>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b09      	cmp	r3, #9
 8002b0e:	d925      	bls.n	8002b5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68d9      	ldr	r1, [r3, #12]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4613      	mov	r3, r2
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	4413      	add	r3, r2
 8002b24:	3b1e      	subs	r3, #30
 8002b26:	2207      	movs	r2, #7
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43da      	mvns	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	400a      	ands	r2, r1
 8002b34:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68d9      	ldr	r1, [r3, #12]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4403      	add	r3, r0
 8002b4e:	3b1e      	subs	r3, #30
 8002b50:	409a      	lsls	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	e022      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6919      	ldr	r1, [r3, #16]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	2207      	movs	r2, #7
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43da      	mvns	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6919      	ldr	r1, [r3, #16]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4618      	mov	r0, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4403      	add	r3, r0
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d824      	bhi.n	8002bf4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	3b05      	subs	r3, #5
 8002bbc:	221f      	movs	r2, #31
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43da      	mvns	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	400a      	ands	r2, r1
 8002bca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4618      	mov	r0, r3
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	3b05      	subs	r3, #5
 8002be6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	635a      	str	r2, [r3, #52]	; 0x34
 8002bf2:	e04c      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d824      	bhi.n	8002c46 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b23      	subs	r3, #35	; 0x23
 8002c0e:	221f      	movs	r2, #31
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43da      	mvns	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	3b23      	subs	r3, #35	; 0x23
 8002c38:	fa00 f203 	lsl.w	r2, r0, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
 8002c44:	e023      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	3b41      	subs	r3, #65	; 0x41
 8002c58:	221f      	movs	r2, #31
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	400a      	ands	r2, r1
 8002c66:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	4618      	mov	r0, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	3b41      	subs	r3, #65	; 0x41
 8002c82:	fa00 f203 	lsl.w	r2, r0, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c8e:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <HAL_ADC_ConfigChannel+0x234>)
 8002c90:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a21      	ldr	r2, [pc, #132]	; (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d109      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b12      	cmp	r3, #18
 8002ca2:	d105      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	; (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d123      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b10      	cmp	r3, #16
 8002cc0:	d003      	beq.n	8002cca <HAL_ADC_ConfigChannel+0x1e6>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b11      	cmp	r3, #17
 8002cc8:	d11b      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b10      	cmp	r3, #16
 8002cdc:	d111      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <HAL_ADC_ConfigChannel+0x23c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a10      	ldr	r2, [pc, #64]	; (8002d24 <HAL_ADC_ConfigChannel+0x240>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	0c9a      	lsrs	r2, r3, #18
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002cf4:	e002      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f9      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	40012300 	.word	0x40012300
 8002d1c:	40012000 	.word	0x40012000
 8002d20:	20000004 	.word	0x20000004
 8002d24:	431bde83 	.word	0x431bde83

08002d28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d30:	4b79      	ldr	r3, [pc, #484]	; (8002f18 <ADC_Init+0x1f0>)
 8002d32:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	021a      	lsls	r2, r3, #8
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002da2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	4a58      	ldr	r2, [pc, #352]	; (8002f1c <ADC_Init+0x1f4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6899      	ldr	r1, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002df0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6899      	ldr	r1, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	e00f      	b.n	8002e26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e24:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0202 	bic.w	r2, r2, #2
 8002e34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6899      	ldr	r1, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	7e1b      	ldrb	r3, [r3, #24]
 8002e40:	005a      	lsls	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01b      	beq.n	8002e8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e62:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002e72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6859      	ldr	r1, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	035a      	lsls	r2, r3, #13
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	e007      	b.n	8002e9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e9a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002eaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	051a      	lsls	r2, r3, #20
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ed0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6899      	ldr	r1, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ede:	025a      	lsls	r2, r3, #9
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ef6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	029a      	lsls	r2, r3, #10
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]
}
 8002f0c:	bf00      	nop
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	40012300 	.word	0x40012300
 8002f1c:	0f000001 	.word	0x0f000001

08002f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f30:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <__NVIC_SetPriorityGrouping+0x44>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f52:	4a04      	ldr	r2, [pc, #16]	; (8002f64 <__NVIC_SetPriorityGrouping+0x44>)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	60d3      	str	r3, [r2, #12]
}
 8002f58:	bf00      	nop
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f6c:	4b04      	ldr	r3, [pc, #16]	; (8002f80 <__NVIC_GetPriorityGrouping+0x18>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	0a1b      	lsrs	r3, r3, #8
 8002f72:	f003 0307 	and.w	r3, r3, #7
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	db0b      	blt.n	8002fae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f96:	79fb      	ldrb	r3, [r7, #7]
 8002f98:	f003 021f 	and.w	r2, r3, #31
 8002f9c:	4907      	ldr	r1, [pc, #28]	; (8002fbc <__NVIC_EnableIRQ+0x38>)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	095b      	lsrs	r3, r3, #5
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8002faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	e000e100 	.word	0xe000e100

08002fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	6039      	str	r1, [r7, #0]
 8002fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	db0a      	blt.n	8002fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	490c      	ldr	r1, [pc, #48]	; (800300c <__NVIC_SetPriority+0x4c>)
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	0112      	lsls	r2, r2, #4
 8002fe0:	b2d2      	uxtb	r2, r2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe8:	e00a      	b.n	8003000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	4908      	ldr	r1, [pc, #32]	; (8003010 <__NVIC_SetPriority+0x50>)
 8002ff0:	79fb      	ldrb	r3, [r7, #7]
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	3b04      	subs	r3, #4
 8002ff8:	0112      	lsls	r2, r2, #4
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	761a      	strb	r2, [r3, #24]
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	e000e100 	.word	0xe000e100
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	; 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f1c3 0307 	rsb	r3, r3, #7
 800302e:	2b04      	cmp	r3, #4
 8003030:	bf28      	it	cs
 8003032:	2304      	movcs	r3, #4
 8003034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	3304      	adds	r3, #4
 800303a:	2b06      	cmp	r3, #6
 800303c:	d902      	bls.n	8003044 <NVIC_EncodePriority+0x30>
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3b03      	subs	r3, #3
 8003042:	e000      	b.n	8003046 <NVIC_EncodePriority+0x32>
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003048:	f04f 32ff 	mov.w	r2, #4294967295
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	43da      	mvns	r2, r3
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	401a      	ands	r2, r3
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800305c:	f04f 31ff 	mov.w	r1, #4294967295
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	fa01 f303 	lsl.w	r3, r1, r3
 8003066:	43d9      	mvns	r1, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800306c:	4313      	orrs	r3, r2
         );
}
 800306e:	4618      	mov	r0, r3
 8003070:	3724      	adds	r7, #36	; 0x24
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff ff4c 	bl	8002f20 <__NVIC_SetPriorityGrouping>
}
 8003088:	bf00      	nop
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
 800309c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030a2:	f7ff ff61 	bl	8002f68 <__NVIC_GetPriorityGrouping>
 80030a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	6978      	ldr	r0, [r7, #20]
 80030ae:	f7ff ffb1 	bl	8003014 <NVIC_EncodePriority>
 80030b2:	4602      	mov	r2, r0
 80030b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030b8:	4611      	mov	r1, r2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff ff80 	bl	8002fc0 <__NVIC_SetPriority>
}
 80030c0:	bf00      	nop
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff ff54 	bl	8002f84 <__NVIC_EnableIRQ>
}
 80030dc:	bf00      	nop
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030ec:	2300      	movs	r3, #0
 80030ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030f0:	f7ff fc84 	bl	80029fc <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e099      	b.n	8003234 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2202      	movs	r2, #2
 8003104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0201 	bic.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003120:	e00f      	b.n	8003142 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003122:	f7ff fc6b 	bl	80029fc <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b05      	cmp	r3, #5
 800312e:	d908      	bls.n	8003142 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2220      	movs	r2, #32
 8003134:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2203      	movs	r2, #3
 800313a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e078      	b.n	8003234 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1e8      	bne.n	8003122 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	4b38      	ldr	r3, [pc, #224]	; (800323c <HAL_DMA_Init+0x158>)
 800315c:	4013      	ands	r3, r2
 800315e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800316e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800317a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003186:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4313      	orrs	r3, r2
 8003192:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003198:	2b04      	cmp	r3, #4
 800319a:	d107      	bne.n	80031ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a4:	4313      	orrs	r3, r2
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	f023 0307 	bic.w	r3, r3, #7
 80031c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d117      	bne.n	8003206 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4313      	orrs	r3, r2
 80031de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00e      	beq.n	8003206 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 fa7b 	bl	80036e4 <DMA_CheckFifoParam>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d008      	beq.n	8003206 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2240      	movs	r2, #64	; 0x40
 80031f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003202:	2301      	movs	r3, #1
 8003204:	e016      	b.n	8003234 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 fa32 	bl	8003678 <DMA_CalcBaseAndBitshift>
 8003214:	4603      	mov	r3, r0
 8003216:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321c:	223f      	movs	r2, #63	; 0x3f
 800321e:	409a      	lsls	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	f010803f 	.word	0xf010803f

08003240 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800324c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800324e:	f7ff fbd5 	bl	80029fc <HAL_GetTick>
 8003252:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d008      	beq.n	8003272 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e052      	b.n	8003318 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0216 	bic.w	r2, r2, #22
 8003280:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	695a      	ldr	r2, [r3, #20]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003290:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	2b00      	cmp	r3, #0
 8003298:	d103      	bne.n	80032a2 <HAL_DMA_Abort+0x62>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0208 	bic.w	r2, r2, #8
 80032b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032c2:	e013      	b.n	80032ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032c4:	f7ff fb9a 	bl	80029fc <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b05      	cmp	r3, #5
 80032d0:	d90c      	bls.n	80032ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2203      	movs	r2, #3
 80032dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e015      	b.n	8003318 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1e4      	bne.n	80032c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fe:	223f      	movs	r2, #63	; 0x3f
 8003300:	409a      	lsls	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d004      	beq.n	800333e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2280      	movs	r2, #128	; 0x80
 8003338:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e00c      	b.n	8003358 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2205      	movs	r2, #5
 8003342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f022 0201 	bic.w	r2, r2, #1
 8003354:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003370:	4b8e      	ldr	r3, [pc, #568]	; (80035ac <HAL_DMA_IRQHandler+0x248>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a8e      	ldr	r2, [pc, #568]	; (80035b0 <HAL_DMA_IRQHandler+0x24c>)
 8003376:	fba2 2303 	umull	r2, r3, r2, r3
 800337a:	0a9b      	lsrs	r3, r3, #10
 800337c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003382:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338e:	2208      	movs	r2, #8
 8003390:	409a      	lsls	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4013      	ands	r3, r2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d01a      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d013      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0204 	bic.w	r2, r2, #4
 80033b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033bc:	2208      	movs	r2, #8
 80033be:	409a      	lsls	r2, r3
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c8:	f043 0201 	orr.w	r2, r3, #1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d4:	2201      	movs	r2, #1
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d012      	beq.n	8003406 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00b      	beq.n	8003406 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f2:	2201      	movs	r2, #1
 80033f4:	409a      	lsls	r2, r3
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fe:	f043 0202 	orr.w	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340a:	2204      	movs	r2, #4
 800340c:	409a      	lsls	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	4013      	ands	r3, r2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d012      	beq.n	800343c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00b      	beq.n	800343c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003428:	2204      	movs	r2, #4
 800342a:	409a      	lsls	r2, r3
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003434:	f043 0204 	orr.w	r2, r3, #4
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003440:	2210      	movs	r2, #16
 8003442:	409a      	lsls	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d043      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b00      	cmp	r3, #0
 8003458:	d03c      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345e:	2210      	movs	r2, #16
 8003460:	409a      	lsls	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d018      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d108      	bne.n	8003494 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d024      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4798      	blx	r3
 8003492:	e01f      	b.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003498:	2b00      	cmp	r3, #0
 800349a:	d01b      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4798      	blx	r3
 80034a4:	e016      	b.n	80034d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d107      	bne.n	80034c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0208 	bic.w	r2, r2, #8
 80034c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d8:	2220      	movs	r2, #32
 80034da:	409a      	lsls	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4013      	ands	r3, r2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 808f 	beq.w	8003604 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0310 	and.w	r3, r3, #16
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 8087 	beq.w	8003604 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034fa:	2220      	movs	r2, #32
 80034fc:	409a      	lsls	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b05      	cmp	r3, #5
 800350c:	d136      	bne.n	800357c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0216 	bic.w	r2, r2, #22
 800351c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695a      	ldr	r2, [r3, #20]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800352c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	2b00      	cmp	r3, #0
 8003534:	d103      	bne.n	800353e <HAL_DMA_IRQHandler+0x1da>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0208 	bic.w	r2, r2, #8
 800354c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003552:	223f      	movs	r2, #63	; 0x3f
 8003554:	409a      	lsls	r2, r3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356e:	2b00      	cmp	r3, #0
 8003570:	d07e      	beq.n	8003670 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	4798      	blx	r3
        }
        return;
 800357a:	e079      	b.n	8003670 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01d      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10d      	bne.n	80035b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	2b00      	cmp	r3, #0
 800359e:	d031      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	4798      	blx	r3
 80035a8:	e02c      	b.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
 80035aa:	bf00      	nop
 80035ac:	20000004 	.word	0x20000004
 80035b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d023      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	4798      	blx	r3
 80035c4:	e01e      	b.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10f      	bne.n	80035f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0210 	bic.w	r2, r2, #16
 80035e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003608:	2b00      	cmp	r3, #0
 800360a:	d032      	beq.n	8003672 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d022      	beq.n	800365e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2205      	movs	r2, #5
 800361c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0201 	bic.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	3301      	adds	r3, #1
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	429a      	cmp	r2, r3
 800363a:	d307      	bcc.n	800364c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f2      	bne.n	8003630 <HAL_DMA_IRQHandler+0x2cc>
 800364a:	e000      	b.n	800364e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800364c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003662:	2b00      	cmp	r3, #0
 8003664:	d005      	beq.n	8003672 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	4798      	blx	r3
 800366e:	e000      	b.n	8003672 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003670:	bf00      	nop
    }
  }
}
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	b2db      	uxtb	r3, r3
 8003686:	3b10      	subs	r3, #16
 8003688:	4a14      	ldr	r2, [pc, #80]	; (80036dc <DMA_CalcBaseAndBitshift+0x64>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	091b      	lsrs	r3, r3, #4
 8003690:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003692:	4a13      	ldr	r2, [pc, #76]	; (80036e0 <DMA_CalcBaseAndBitshift+0x68>)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	4413      	add	r3, r2
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d909      	bls.n	80036ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036ae:	f023 0303 	bic.w	r3, r3, #3
 80036b2:	1d1a      	adds	r2, r3, #4
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	659a      	str	r2, [r3, #88]	; 0x58
 80036b8:	e007      	b.n	80036ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036c2:	f023 0303 	bic.w	r3, r3, #3
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3714      	adds	r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	aaaaaaab 	.word	0xaaaaaaab
 80036e0:	0800d7a4 	.word	0x0800d7a4

080036e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d11f      	bne.n	800373e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2b03      	cmp	r3, #3
 8003702:	d856      	bhi.n	80037b2 <DMA_CheckFifoParam+0xce>
 8003704:	a201      	add	r2, pc, #4	; (adr r2, 800370c <DMA_CheckFifoParam+0x28>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	0800371d 	.word	0x0800371d
 8003710:	0800372f 	.word	0x0800372f
 8003714:	0800371d 	.word	0x0800371d
 8003718:	080037b3 	.word	0x080037b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003720:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d046      	beq.n	80037b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800372c:	e043      	b.n	80037b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003732:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003736:	d140      	bne.n	80037ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800373c:	e03d      	b.n	80037ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003746:	d121      	bne.n	800378c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b03      	cmp	r3, #3
 800374c:	d837      	bhi.n	80037be <DMA_CheckFifoParam+0xda>
 800374e:	a201      	add	r2, pc, #4	; (adr r2, 8003754 <DMA_CheckFifoParam+0x70>)
 8003750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003754:	08003765 	.word	0x08003765
 8003758:	0800376b 	.word	0x0800376b
 800375c:	08003765 	.word	0x08003765
 8003760:	0800377d 	.word	0x0800377d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
      break;
 8003768:	e030      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d025      	beq.n	80037c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800377a:	e022      	b.n	80037c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003780:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003784:	d11f      	bne.n	80037c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800378a:	e01c      	b.n	80037c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d903      	bls.n	800379a <DMA_CheckFifoParam+0xb6>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b03      	cmp	r3, #3
 8003796:	d003      	beq.n	80037a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003798:	e018      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	73fb      	strb	r3, [r7, #15]
      break;
 800379e:	e015      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00e      	beq.n	80037ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
      break;
 80037b0:	e00b      	b.n	80037ca <DMA_CheckFifoParam+0xe6>
      break;
 80037b2:	bf00      	nop
 80037b4:	e00a      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037b6:	bf00      	nop
 80037b8:	e008      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037ba:	bf00      	nop
 80037bc:	e006      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037be:	bf00      	nop
 80037c0:	e004      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037c2:	bf00      	nop
 80037c4:	e002      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;   
 80037c6:	bf00      	nop
 80037c8:	e000      	b.n	80037cc <DMA_CheckFifoParam+0xe8>
      break;
 80037ca:	bf00      	nop
    }
  } 
  
  return status; 
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop

080037dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037dc:	b480      	push	{r7}
 80037de:	b089      	sub	sp, #36	; 0x24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037f2:	2300      	movs	r3, #0
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	e16b      	b.n	8003ad0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037f8:	2201      	movs	r2, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	429a      	cmp	r2, r3
 8003812:	f040 815a 	bne.w	8003aca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	2b01      	cmp	r3, #1
 8003820:	d005      	beq.n	800382e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800382a:	2b02      	cmp	r3, #2
 800382c:	d130      	bne.n	8003890 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	2203      	movs	r2, #3
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4013      	ands	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4313      	orrs	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003864:	2201      	movs	r2, #1
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4013      	ands	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	091b      	lsrs	r3, r3, #4
 800387a:	f003 0201 	and.w	r2, r3, #1
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	2b03      	cmp	r3, #3
 800389a:	d017      	beq.n	80038cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	2203      	movs	r2, #3
 80038a8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d123      	bne.n	8003920 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	08da      	lsrs	r2, r3, #3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3208      	adds	r2, #8
 80038e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	220f      	movs	r2, #15
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	08da      	lsrs	r2, r3, #3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3208      	adds	r2, #8
 800391a:	69b9      	ldr	r1, [r7, #24]
 800391c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	2203      	movs	r2, #3
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0203 	and.w	r2, r3, #3
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80b4 	beq.w	8003aca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	4b60      	ldr	r3, [pc, #384]	; (8003ae8 <HAL_GPIO_Init+0x30c>)
 8003968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396a:	4a5f      	ldr	r2, [pc, #380]	; (8003ae8 <HAL_GPIO_Init+0x30c>)
 800396c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003970:	6453      	str	r3, [r2, #68]	; 0x44
 8003972:	4b5d      	ldr	r3, [pc, #372]	; (8003ae8 <HAL_GPIO_Init+0x30c>)
 8003974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003976:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800397e:	4a5b      	ldr	r2, [pc, #364]	; (8003aec <HAL_GPIO_Init+0x310>)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	089b      	lsrs	r3, r3, #2
 8003984:	3302      	adds	r3, #2
 8003986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	220f      	movs	r2, #15
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a52      	ldr	r2, [pc, #328]	; (8003af0 <HAL_GPIO_Init+0x314>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d02b      	beq.n	8003a02 <HAL_GPIO_Init+0x226>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a51      	ldr	r2, [pc, #324]	; (8003af4 <HAL_GPIO_Init+0x318>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d025      	beq.n	80039fe <HAL_GPIO_Init+0x222>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a50      	ldr	r2, [pc, #320]	; (8003af8 <HAL_GPIO_Init+0x31c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01f      	beq.n	80039fa <HAL_GPIO_Init+0x21e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a4f      	ldr	r2, [pc, #316]	; (8003afc <HAL_GPIO_Init+0x320>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d019      	beq.n	80039f6 <HAL_GPIO_Init+0x21a>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a4e      	ldr	r2, [pc, #312]	; (8003b00 <HAL_GPIO_Init+0x324>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d013      	beq.n	80039f2 <HAL_GPIO_Init+0x216>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a4d      	ldr	r2, [pc, #308]	; (8003b04 <HAL_GPIO_Init+0x328>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00d      	beq.n	80039ee <HAL_GPIO_Init+0x212>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a4c      	ldr	r2, [pc, #304]	; (8003b08 <HAL_GPIO_Init+0x32c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d007      	beq.n	80039ea <HAL_GPIO_Init+0x20e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a4b      	ldr	r2, [pc, #300]	; (8003b0c <HAL_GPIO_Init+0x330>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d101      	bne.n	80039e6 <HAL_GPIO_Init+0x20a>
 80039e2:	2307      	movs	r3, #7
 80039e4:	e00e      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039e6:	2308      	movs	r3, #8
 80039e8:	e00c      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039ea:	2306      	movs	r3, #6
 80039ec:	e00a      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039ee:	2305      	movs	r3, #5
 80039f0:	e008      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039f2:	2304      	movs	r3, #4
 80039f4:	e006      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039f6:	2303      	movs	r3, #3
 80039f8:	e004      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e002      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <HAL_GPIO_Init+0x228>
 8003a02:	2300      	movs	r3, #0
 8003a04:	69fa      	ldr	r2, [r7, #28]
 8003a06:	f002 0203 	and.w	r2, r2, #3
 8003a0a:	0092      	lsls	r2, r2, #2
 8003a0c:	4093      	lsls	r3, r2
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a14:	4935      	ldr	r1, [pc, #212]	; (8003aec <HAL_GPIO_Init+0x310>)
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	089b      	lsrs	r3, r3, #2
 8003a1a:	3302      	adds	r3, #2
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a22:	4b3b      	ldr	r3, [pc, #236]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a46:	4a32      	ldr	r2, [pc, #200]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a4c:	4b30      	ldr	r3, [pc, #192]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	43db      	mvns	r3, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a70:	4a27      	ldr	r2, [pc, #156]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a76:	4b26      	ldr	r3, [pc, #152]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	4013      	ands	r3, r2
 8003a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a9a:	4a1d      	ldr	r2, [pc, #116]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003aa0:	4b1b      	ldr	r3, [pc, #108]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ac4:	4a12      	ldr	r2, [pc, #72]	; (8003b10 <HAL_GPIO_Init+0x334>)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	3301      	adds	r3, #1
 8003ace:	61fb      	str	r3, [r7, #28]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	2b0f      	cmp	r3, #15
 8003ad4:	f67f ae90 	bls.w	80037f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ad8:	bf00      	nop
 8003ada:	bf00      	nop
 8003adc:	3724      	adds	r7, #36	; 0x24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	40013800 	.word	0x40013800
 8003af0:	40020000 	.word	0x40020000
 8003af4:	40020400 	.word	0x40020400
 8003af8:	40020800 	.word	0x40020800
 8003afc:	40020c00 	.word	0x40020c00
 8003b00:	40021000 	.word	0x40021000
 8003b04:	40021400 	.word	0x40021400
 8003b08:	40021800 	.word	0x40021800
 8003b0c:	40021c00 	.word	0x40021c00
 8003b10:	40013c00 	.word	0x40013c00

08003b14 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
 8003b2e:	e0cd      	b.n	8003ccc <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b30:	2201      	movs	r2, #1
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	f040 80bd 	bne.w	8003cc6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003b4c:	4a65      	ldr	r2, [pc, #404]	; (8003ce4 <HAL_GPIO_DeInit+0x1d0>)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	089b      	lsrs	r3, r3, #2
 8003b52:	3302      	adds	r3, #2
 8003b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b58:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f003 0303 	and.w	r3, r3, #3
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	220f      	movs	r2, #15
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a5d      	ldr	r2, [pc, #372]	; (8003ce8 <HAL_GPIO_DeInit+0x1d4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d02b      	beq.n	8003bce <HAL_GPIO_DeInit+0xba>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a5c      	ldr	r2, [pc, #368]	; (8003cec <HAL_GPIO_DeInit+0x1d8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d025      	beq.n	8003bca <HAL_GPIO_DeInit+0xb6>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a5b      	ldr	r2, [pc, #364]	; (8003cf0 <HAL_GPIO_DeInit+0x1dc>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d01f      	beq.n	8003bc6 <HAL_GPIO_DeInit+0xb2>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a5a      	ldr	r2, [pc, #360]	; (8003cf4 <HAL_GPIO_DeInit+0x1e0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d019      	beq.n	8003bc2 <HAL_GPIO_DeInit+0xae>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a59      	ldr	r2, [pc, #356]	; (8003cf8 <HAL_GPIO_DeInit+0x1e4>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d013      	beq.n	8003bbe <HAL_GPIO_DeInit+0xaa>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a58      	ldr	r2, [pc, #352]	; (8003cfc <HAL_GPIO_DeInit+0x1e8>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00d      	beq.n	8003bba <HAL_GPIO_DeInit+0xa6>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a57      	ldr	r2, [pc, #348]	; (8003d00 <HAL_GPIO_DeInit+0x1ec>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d007      	beq.n	8003bb6 <HAL_GPIO_DeInit+0xa2>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a56      	ldr	r2, [pc, #344]	; (8003d04 <HAL_GPIO_DeInit+0x1f0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d101      	bne.n	8003bb2 <HAL_GPIO_DeInit+0x9e>
 8003bae:	2307      	movs	r3, #7
 8003bb0:	e00e      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bb2:	2308      	movs	r3, #8
 8003bb4:	e00c      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bb6:	2306      	movs	r3, #6
 8003bb8:	e00a      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bba:	2305      	movs	r3, #5
 8003bbc:	e008      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bbe:	2304      	movs	r3, #4
 8003bc0:	e006      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e004      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e002      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <HAL_GPIO_DeInit+0xbc>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	f002 0203 	and.w	r2, r2, #3
 8003bd6:	0092      	lsls	r2, r2, #2
 8003bd8:	4093      	lsls	r3, r2
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d132      	bne.n	8003c46 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003be0:	4b49      	ldr	r3, [pc, #292]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	43db      	mvns	r3, r3
 8003be8:	4947      	ldr	r1, [pc, #284]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003bea:	4013      	ands	r3, r2
 8003bec:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003bee:	4b46      	ldr	r3, [pc, #280]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	4944      	ldr	r1, [pc, #272]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003bfc:	4b42      	ldr	r3, [pc, #264]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	43db      	mvns	r3, r3
 8003c04:	4940      	ldr	r1, [pc, #256]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003c06:	4013      	ands	r3, r2
 8003c08:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003c0a:	4b3f      	ldr	r3, [pc, #252]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	43db      	mvns	r3, r3
 8003c12:	493d      	ldr	r1, [pc, #244]	; (8003d08 <HAL_GPIO_DeInit+0x1f4>)
 8003c14:	4013      	ands	r3, r2
 8003c16:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	220f      	movs	r2, #15
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003c28:	4a2e      	ldr	r2, [pc, #184]	; (8003ce4 <HAL_GPIO_DeInit+0x1d0>)
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	089b      	lsrs	r3, r3, #2
 8003c2e:	3302      	adds	r3, #2
 8003c30:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	43da      	mvns	r2, r3
 8003c38:	482a      	ldr	r0, [pc, #168]	; (8003ce4 <HAL_GPIO_DeInit+0x1d0>)
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	089b      	lsrs	r3, r3, #2
 8003c3e:	400a      	ands	r2, r1
 8003c40:	3302      	adds	r3, #2
 8003c42:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	2103      	movs	r1, #3
 8003c50:	fa01 f303 	lsl.w	r3, r1, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	401a      	ands	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	08da      	lsrs	r2, r3, #3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3208      	adds	r2, #8
 8003c64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f003 0307 	and.w	r3, r3, #7
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	220f      	movs	r2, #15
 8003c72:	fa02 f303 	lsl.w	r3, r2, r3
 8003c76:	43db      	mvns	r3, r3
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	08d2      	lsrs	r2, r2, #3
 8003c7c:	4019      	ands	r1, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3208      	adds	r2, #8
 8003c82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68da      	ldr	r2, [r3, #12]
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	2103      	movs	r1, #3
 8003c90:	fa01 f303 	lsl.w	r3, r1, r3
 8003c94:	43db      	mvns	r3, r3
 8003c96:	401a      	ands	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	401a      	ands	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	2103      	movs	r1, #3
 8003cba:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	401a      	ands	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2b0f      	cmp	r3, #15
 8003cd0:	f67f af2e 	bls.w	8003b30 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	371c      	adds	r7, #28
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	40013800 	.word	0x40013800
 8003ce8:	40020000 	.word	0x40020000
 8003cec:	40020400 	.word	0x40020400
 8003cf0:	40020800 	.word	0x40020800
 8003cf4:	40020c00 	.word	0x40020c00
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40021400 	.word	0x40021400
 8003d00:	40021800 	.word	0x40021800
 8003d04:	40021c00 	.word	0x40021c00
 8003d08:	40013c00 	.word	0x40013c00

08003d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	807b      	strh	r3, [r7, #2]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d1c:	787b      	ldrb	r3, [r7, #1]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d22:	887a      	ldrh	r2, [r7, #2]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d28:	e003      	b.n	8003d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d2a:	887b      	ldrh	r3, [r7, #2]
 8003d2c:	041a      	lsls	r2, r3, #16
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	619a      	str	r2, [r3, #24]
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b085      	sub	sp, #20
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
 8003d46:	460b      	mov	r3, r1
 8003d48:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d50:	887a      	ldrh	r2, [r7, #2]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	4013      	ands	r3, r2
 8003d56:	041a      	lsls	r2, r3, #16
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	43d9      	mvns	r1, r3
 8003d5c:	887b      	ldrh	r3, [r7, #2]
 8003d5e:	400b      	ands	r3, r1
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	619a      	str	r2, [r3, #24]
}
 8003d66:	bf00      	nop
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
	...

08003d74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d7e:	4b08      	ldr	r3, [pc, #32]	; (8003da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	88fb      	ldrh	r3, [r7, #6]
 8003d84:	4013      	ands	r3, r2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d006      	beq.n	8003d98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d8a:	4a05      	ldr	r2, [pc, #20]	; (8003da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d8c:	88fb      	ldrh	r3, [r7, #6]
 8003d8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d90:	88fb      	ldrh	r3, [r7, #6]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fd fdb4 	bl	8001900 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d98:	bf00      	nop
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40013c00 	.word	0x40013c00

08003da4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e12b      	b.n	800400e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d106      	bne.n	8003dd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7fe f8f6 	bl	8001fbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2224      	movs	r2, #36	; 0x24
 8003dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0201 	bic.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003df6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e08:	f001 fa0c 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 8003e0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	4a81      	ldr	r2, [pc, #516]	; (8004018 <HAL_I2C_Init+0x274>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d807      	bhi.n	8003e28 <HAL_I2C_Init+0x84>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4a80      	ldr	r2, [pc, #512]	; (800401c <HAL_I2C_Init+0x278>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	bf94      	ite	ls
 8003e20:	2301      	movls	r3, #1
 8003e22:	2300      	movhi	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	e006      	b.n	8003e36 <HAL_I2C_Init+0x92>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4a7d      	ldr	r2, [pc, #500]	; (8004020 <HAL_I2C_Init+0x27c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	bf94      	ite	ls
 8003e30:	2301      	movls	r3, #1
 8003e32:	2300      	movhi	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e0e7      	b.n	800400e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4a78      	ldr	r2, [pc, #480]	; (8004024 <HAL_I2C_Init+0x280>)
 8003e42:	fba2 2303 	umull	r2, r3, r2, r3
 8003e46:	0c9b      	lsrs	r3, r3, #18
 8003e48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	4a6a      	ldr	r2, [pc, #424]	; (8004018 <HAL_I2C_Init+0x274>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d802      	bhi.n	8003e78 <HAL_I2C_Init+0xd4>
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	3301      	adds	r3, #1
 8003e76:	e009      	b.n	8003e8c <HAL_I2C_Init+0xe8>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e7e:	fb02 f303 	mul.w	r3, r2, r3
 8003e82:	4a69      	ldr	r2, [pc, #420]	; (8004028 <HAL_I2C_Init+0x284>)
 8003e84:	fba2 2303 	umull	r2, r3, r2, r3
 8003e88:	099b      	lsrs	r3, r3, #6
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6812      	ldr	r2, [r2, #0]
 8003e90:	430b      	orrs	r3, r1
 8003e92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e9e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	495c      	ldr	r1, [pc, #368]	; (8004018 <HAL_I2C_Init+0x274>)
 8003ea8:	428b      	cmp	r3, r1
 8003eaa:	d819      	bhi.n	8003ee0 <HAL_I2C_Init+0x13c>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	1e59      	subs	r1, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eba:	1c59      	adds	r1, r3, #1
 8003ebc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ec0:	400b      	ands	r3, r1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00a      	beq.n	8003edc <HAL_I2C_Init+0x138>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	1e59      	subs	r1, r3, #1
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eda:	e051      	b.n	8003f80 <HAL_I2C_Init+0x1dc>
 8003edc:	2304      	movs	r3, #4
 8003ede:	e04f      	b.n	8003f80 <HAL_I2C_Init+0x1dc>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d111      	bne.n	8003f0c <HAL_I2C_Init+0x168>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	1e58      	subs	r0, r3, #1
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6859      	ldr	r1, [r3, #4]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	440b      	add	r3, r1
 8003ef6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003efa:	3301      	adds	r3, #1
 8003efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	bf0c      	ite	eq
 8003f04:	2301      	moveq	r3, #1
 8003f06:	2300      	movne	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e012      	b.n	8003f32 <HAL_I2C_Init+0x18e>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	1e58      	subs	r0, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6859      	ldr	r1, [r3, #4]
 8003f14:	460b      	mov	r3, r1
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	0099      	lsls	r1, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_I2C_Init+0x196>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e022      	b.n	8003f80 <HAL_I2C_Init+0x1dc>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10e      	bne.n	8003f60 <HAL_I2C_Init+0x1bc>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	1e58      	subs	r0, r3, #1
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6859      	ldr	r1, [r3, #4]
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	440b      	add	r3, r1
 8003f50:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f54:	3301      	adds	r3, #1
 8003f56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f5e:	e00f      	b.n	8003f80 <HAL_I2C_Init+0x1dc>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	1e58      	subs	r0, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6859      	ldr	r1, [r3, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	0099      	lsls	r1, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f76:	3301      	adds	r3, #1
 8003f78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	6809      	ldr	r1, [r1, #0]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	69da      	ldr	r2, [r3, #28]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003fae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6911      	ldr	r1, [r2, #16]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	68d2      	ldr	r2, [r2, #12]
 8003fba:	4311      	orrs	r1, r2
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6812      	ldr	r2, [r2, #0]
 8003fc0:	430b      	orrs	r3, r1
 8003fc2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f042 0201 	orr.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	000186a0 	.word	0x000186a0
 800401c:	001e847f 	.word	0x001e847f
 8004020:	003d08ff 	.word	0x003d08ff
 8004024:	431bde83 	.word	0x431bde83
 8004028:	10624dd3 	.word	0x10624dd3

0800402c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e128      	b.n	8004290 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a90      	ldr	r2, [pc, #576]	; (8004298 <HAL_I2S_Init+0x26c>)
 8004056:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f7fd fff7 	bl	800204c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2202      	movs	r2, #2
 8004062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004074:	f023 030f 	bic.w	r3, r3, #15
 8004078:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2202      	movs	r2, #2
 8004080:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d060      	beq.n	800414c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d102      	bne.n	8004098 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004092:	2310      	movs	r3, #16
 8004094:	617b      	str	r3, [r7, #20]
 8004096:	e001      	b.n	800409c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004098:	2320      	movs	r3, #32
 800409a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	2b20      	cmp	r3, #32
 80040a2:	d802      	bhi.n	80040aa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80040aa:	2001      	movs	r0, #1
 80040ac:	f001 f9f6 	bl	800549c <HAL_RCCEx_GetPeriphCLKFreq>
 80040b0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040ba:	d125      	bne.n	8004108 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d010      	beq.n	80040e6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80040ce:	4613      	mov	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	461a      	mov	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e0:	3305      	adds	r3, #5
 80040e2:	613b      	str	r3, [r7, #16]
 80040e4:	e01f      	b.n	8004126 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80040f0:	4613      	mov	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4413      	add	r3, r2
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	461a      	mov	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004102:	3305      	adds	r3, #5
 8004104:	613b      	str	r3, [r7, #16]
 8004106:	e00e      	b.n	8004126 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004110:	4613      	mov	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	461a      	mov	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004122:	3305      	adds	r3, #5
 8004124:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	4a5c      	ldr	r2, [pc, #368]	; (800429c <HAL_I2S_Init+0x270>)
 800412a:	fba2 2303 	umull	r2, r3, r2, r3
 800412e:	08db      	lsrs	r3, r3, #3
 8004130:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	085b      	lsrs	r3, r3, #1
 8004142:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	021b      	lsls	r3, r3, #8
 8004148:	61bb      	str	r3, [r7, #24]
 800414a:	e003      	b.n	8004154 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800414c:	2302      	movs	r3, #2
 800414e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d902      	bls.n	8004160 <HAL_I2S_Init+0x134>
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	2bff      	cmp	r3, #255	; 0xff
 800415e:	d907      	bls.n	8004170 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004164:	f043 0210 	orr.w	r2, r3, #16
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e08f      	b.n	8004290 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691a      	ldr	r2, [r3, #16]
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	ea42 0103 	orr.w	r1, r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	69fa      	ldr	r2, [r7, #28]
 8004180:	430a      	orrs	r2, r1
 8004182:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800418e:	f023 030f 	bic.w	r3, r3, #15
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6851      	ldr	r1, [r2, #4]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	6892      	ldr	r2, [r2, #8]
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	68d2      	ldr	r2, [r2, #12]
 80041a0:	4311      	orrs	r1, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6992      	ldr	r2, [r2, #24]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041b2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d161      	bne.n	8004280 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a38      	ldr	r2, [pc, #224]	; (80042a0 <HAL_I2S_Init+0x274>)
 80041c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a37      	ldr	r2, [pc, #220]	; (80042a4 <HAL_I2S_Init+0x278>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d101      	bne.n	80041d0 <HAL_I2S_Init+0x1a4>
 80041cc:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <HAL_I2S_Init+0x27c>)
 80041ce:	e001      	b.n	80041d4 <HAL_I2S_Init+0x1a8>
 80041d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	4932      	ldr	r1, [pc, #200]	; (80042a4 <HAL_I2S_Init+0x278>)
 80041dc:	428a      	cmp	r2, r1
 80041de:	d101      	bne.n	80041e4 <HAL_I2S_Init+0x1b8>
 80041e0:	4a31      	ldr	r2, [pc, #196]	; (80042a8 <HAL_I2S_Init+0x27c>)
 80041e2:	e001      	b.n	80041e8 <HAL_I2S_Init+0x1bc>
 80041e4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80041e8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80041ec:	f023 030f 	bic.w	r3, r3, #15
 80041f0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a2b      	ldr	r2, [pc, #172]	; (80042a4 <HAL_I2S_Init+0x278>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d101      	bne.n	8004200 <HAL_I2S_Init+0x1d4>
 80041fc:	4b2a      	ldr	r3, [pc, #168]	; (80042a8 <HAL_I2S_Init+0x27c>)
 80041fe:	e001      	b.n	8004204 <HAL_I2S_Init+0x1d8>
 8004200:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004204:	2202      	movs	r2, #2
 8004206:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a25      	ldr	r2, [pc, #148]	; (80042a4 <HAL_I2S_Init+0x278>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d101      	bne.n	8004216 <HAL_I2S_Init+0x1ea>
 8004212:	4b25      	ldr	r3, [pc, #148]	; (80042a8 <HAL_I2S_Init+0x27c>)
 8004214:	e001      	b.n	800421a <HAL_I2S_Init+0x1ee>
 8004216:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004226:	d003      	beq.n	8004230 <HAL_I2S_Init+0x204>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d103      	bne.n	8004238 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004230:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	e001      	b.n	800423c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004238:	2300      	movs	r3, #0
 800423a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004246:	4313      	orrs	r3, r2
 8004248:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004250:	4313      	orrs	r3, r2
 8004252:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800425a:	4313      	orrs	r3, r2
 800425c:	b29a      	uxth	r2, r3
 800425e:	897b      	ldrh	r3, [r7, #10]
 8004260:	4313      	orrs	r3, r2
 8004262:	b29b      	uxth	r3, r3
 8004264:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004268:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a0d      	ldr	r2, [pc, #52]	; (80042a4 <HAL_I2S_Init+0x278>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d101      	bne.n	8004278 <HAL_I2S_Init+0x24c>
 8004274:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <HAL_I2S_Init+0x27c>)
 8004276:	e001      	b.n	800427c <HAL_I2S_Init+0x250>
 8004278:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800427c:	897a      	ldrh	r2, [r7, #10]
 800427e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3720      	adds	r7, #32
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	0800437b 	.word	0x0800437b
 800429c:	cccccccd 	.word	0xcccccccd
 80042a0:	08004491 	.word	0x08004491
 80042a4:	40003800 	.word	0x40003800
 80042a8:	40003400 	.word	0x40003400

080042ac <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	881a      	ldrh	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	1c9a      	adds	r2, r3, #2
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10e      	bne.n	8004314 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004304:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7fc fe72 	bl	8000ff8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004314:	bf00      	nop
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432e:	b292      	uxth	r2, r2
 8004330:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004336:	1c9a      	adds	r2, r3, #2
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004340:	b29b      	uxth	r3, r3
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10e      	bne.n	8004372 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004362:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f7ff ff9d 	bl	80042ac <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004372:	bf00      	nop
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b086      	sub	sp, #24
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b04      	cmp	r3, #4
 8004394:	d13a      	bne.n	800440c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f003 0301 	and.w	r3, r3, #1
 800439c:	2b01      	cmp	r3, #1
 800439e:	d109      	bne.n	80043b4 <I2S_IRQHandler+0x3a>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043aa:	2b40      	cmp	r3, #64	; 0x40
 80043ac:	d102      	bne.n	80043b4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7ff ffb4 	bl	800431c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ba:	2b40      	cmp	r3, #64	; 0x40
 80043bc:	d126      	bne.n	800440c <I2S_IRQHandler+0x92>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f003 0320 	and.w	r3, r3, #32
 80043c8:	2b20      	cmp	r3, #32
 80043ca:	d11f      	bne.n	800440c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80043dc:	2300      	movs	r3, #0
 80043de:	613b      	str	r3, [r7, #16]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	613b      	str	r3, [r7, #16]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	613b      	str	r3, [r7, #16]
 80043f0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fe:	f043 0202 	orr.w	r2, r3, #2
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7fc fe10 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b03      	cmp	r3, #3
 8004416:	d136      	bne.n	8004486 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b02      	cmp	r3, #2
 8004420:	d109      	bne.n	8004436 <I2S_IRQHandler+0xbc>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800442c:	2b80      	cmp	r3, #128	; 0x80
 800442e:	d102      	bne.n	8004436 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f7ff ff45 	bl	80042c0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b08      	cmp	r3, #8
 800443e:	d122      	bne.n	8004486 <I2S_IRQHandler+0x10c>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f003 0320 	and.w	r3, r3, #32
 800444a:	2b20      	cmp	r3, #32
 800444c:	d11b      	bne.n	8004486 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800445c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800445e:	2300      	movs	r3, #0
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004478:	f043 0204 	orr.w	r2, r3, #4
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f7fc fdd3 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004486:	bf00      	nop
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
	...

08004490 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a92      	ldr	r2, [pc, #584]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d101      	bne.n	80044ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80044aa:	4b92      	ldr	r3, [pc, #584]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044ac:	e001      	b.n	80044b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80044ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a8b      	ldr	r2, [pc, #556]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d101      	bne.n	80044cc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80044c8:	4b8a      	ldr	r3, [pc, #552]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044ca:	e001      	b.n	80044d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80044cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044dc:	d004      	beq.n	80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f040 8099 	bne.w	800461a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d107      	bne.n	8004502 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f925 	bl	800474c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b01      	cmp	r3, #1
 800450a:	d107      	bne.n	800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f9c8 	bl	80048ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004522:	2b40      	cmp	r3, #64	; 0x40
 8004524:	d13a      	bne.n	800459c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f003 0320 	and.w	r3, r3, #32
 800452c:	2b00      	cmp	r3, #0
 800452e:	d035      	beq.n	800459c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a6e      	ldr	r2, [pc, #440]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d101      	bne.n	800453e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800453a:	4b6e      	ldr	r3, [pc, #440]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800453c:	e001      	b.n	8004542 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800453e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4969      	ldr	r1, [pc, #420]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800454a:	428b      	cmp	r3, r1
 800454c:	d101      	bne.n	8004552 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800454e:	4b69      	ldr	r3, [pc, #420]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004550:	e001      	b.n	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004552:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004556:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800455a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800456a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60fb      	str	r3, [r7, #12]
 8004580:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	f043 0202 	orr.w	r2, r3, #2
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fc fd48 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	f040 80c3 	bne.w	800472e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 80bd 	beq.w	800472e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a49      	ldr	r2, [pc, #292]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d101      	bne.n	80045d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80045ce:	4b49      	ldr	r3, [pc, #292]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80045d0:	e001      	b.n	80045d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80045d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4944      	ldr	r1, [pc, #272]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80045de:	428b      	cmp	r3, r1
 80045e0:	d101      	bne.n	80045e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80045e2:	4b44      	ldr	r3, [pc, #272]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80045e4:	e001      	b.n	80045ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80045e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80045ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80045f0:	2300      	movs	r3, #0
 80045f2:	60bb      	str	r3, [r7, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460a:	f043 0204 	orr.w	r2, r3, #4
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7fc fd0a 	bl	800102c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004618:	e089      	b.n	800472e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b02      	cmp	r3, #2
 8004622:	d107      	bne.n	8004634 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f8be 	bl	80047b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b01      	cmp	r3, #1
 800463c:	d107      	bne.n	800464e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f8fd 	bl	8004848 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004654:	2b40      	cmp	r3, #64	; 0x40
 8004656:	d12f      	bne.n	80046b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f003 0320 	and.w	r3, r3, #32
 800465e:	2b00      	cmp	r3, #0
 8004660:	d02a      	beq.n	80046b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685a      	ldr	r2, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004670:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d101      	bne.n	8004680 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800467c:	4b1d      	ldr	r3, [pc, #116]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800467e:	e001      	b.n	8004684 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004680:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4919      	ldr	r1, [pc, #100]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800468c:	428b      	cmp	r3, r1
 800468e:	d101      	bne.n	8004694 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004690:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004692:	e001      	b.n	8004698 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004694:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004698:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800469c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046aa:	f043 0202 	orr.w	r2, r3, #2
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7fc fcba 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	f003 0308 	and.w	r3, r3, #8
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d136      	bne.n	8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f003 0320 	and.w	r3, r3, #32
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d031      	beq.n	8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a07      	ldr	r2, [pc, #28]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d101      	bne.n	80046da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80046d6:	4b07      	ldr	r3, [pc, #28]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046d8:	e001      	b.n	80046de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80046da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4902      	ldr	r1, [pc, #8]	; (80046f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046e6:	428b      	cmp	r3, r1
 80046e8:	d106      	bne.n	80046f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80046ea:	4b02      	ldr	r3, [pc, #8]	; (80046f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046ec:	e006      	b.n	80046fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80046ee:	bf00      	nop
 80046f0:	40003800 	.word	0x40003800
 80046f4:	40003400 	.word	0x40003400
 80046f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004700:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004710:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471e:	f043 0204 	orr.w	r2, r3, #4
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7fc fc80 	bl	800102c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800472c:	e000      	b.n	8004730 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800472e:	bf00      	nop
}
 8004730:	bf00      	nop
 8004732:	3720      	adds	r7, #32
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	1c99      	adds	r1, r3, #2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6251      	str	r1, [r2, #36]	; 0x24
 800475e:	881a      	ldrh	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800476a:	b29b      	uxth	r3, r3
 800476c:	3b01      	subs	r3, #1
 800476e:	b29a      	uxth	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004778:	b29b      	uxth	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d113      	bne.n	80047a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800478c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004792:	b29b      	uxth	r3, r3
 8004794:	2b00      	cmp	r3, #0
 8004796:	d106      	bne.n	80047a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7ff ffc9 	bl	8004738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047a6:	bf00      	nop
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
	...

080047b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	1c99      	adds	r1, r3, #2
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6251      	str	r1, [r2, #36]	; 0x24
 80047c2:	8819      	ldrh	r1, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1d      	ldr	r2, [pc, #116]	; (8004840 <I2SEx_TxISR_I2SExt+0x90>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d101      	bne.n	80047d2 <I2SEx_TxISR_I2SExt+0x22>
 80047ce:	4b1d      	ldr	r3, [pc, #116]	; (8004844 <I2SEx_TxISR_I2SExt+0x94>)
 80047d0:	e001      	b.n	80047d6 <I2SEx_TxISR_I2SExt+0x26>
 80047d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047d6:	460a      	mov	r2, r1
 80047d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047de:	b29b      	uxth	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d121      	bne.n	8004836 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a12      	ldr	r2, [pc, #72]	; (8004840 <I2SEx_TxISR_I2SExt+0x90>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d101      	bne.n	8004800 <I2SEx_TxISR_I2SExt+0x50>
 80047fc:	4b11      	ldr	r3, [pc, #68]	; (8004844 <I2SEx_TxISR_I2SExt+0x94>)
 80047fe:	e001      	b.n	8004804 <I2SEx_TxISR_I2SExt+0x54>
 8004800:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	490d      	ldr	r1, [pc, #52]	; (8004840 <I2SEx_TxISR_I2SExt+0x90>)
 800480c:	428b      	cmp	r3, r1
 800480e:	d101      	bne.n	8004814 <I2SEx_TxISR_I2SExt+0x64>
 8004810:	4b0c      	ldr	r3, [pc, #48]	; (8004844 <I2SEx_TxISR_I2SExt+0x94>)
 8004812:	e001      	b.n	8004818 <I2SEx_TxISR_I2SExt+0x68>
 8004814:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004818:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800481c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004822:	b29b      	uxth	r3, r3
 8004824:	2b00      	cmp	r3, #0
 8004826:	d106      	bne.n	8004836 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f7ff ff81 	bl	8004738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004836:	bf00      	nop
 8004838:	3708      	adds	r7, #8
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	40003800 	.word	0x40003800
 8004844:	40003400 	.word	0x40003400

08004848 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68d8      	ldr	r0, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485a:	1c99      	adds	r1, r3, #2
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004860:	b282      	uxth	r2, r0
 8004862:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	d113      	bne.n	80048a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800488a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff ff4a 	bl	8004738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a20      	ldr	r2, [pc, #128]	; (800493c <I2SEx_RxISR_I2SExt+0x90>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d101      	bne.n	80048c2 <I2SEx_RxISR_I2SExt+0x16>
 80048be:	4b20      	ldr	r3, [pc, #128]	; (8004940 <I2SEx_RxISR_I2SExt+0x94>)
 80048c0:	e001      	b.n	80048c6 <I2SEx_RxISR_I2SExt+0x1a>
 80048c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048c6:	68d8      	ldr	r0, [r3, #12]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	1c99      	adds	r1, r3, #2
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	62d1      	str	r1, [r2, #44]	; 0x2c
 80048d2:	b282      	uxth	r2, r0
 80048d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048da:	b29b      	uxth	r3, r3
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d121      	bne.n	8004932 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a12      	ldr	r2, [pc, #72]	; (800493c <I2SEx_RxISR_I2SExt+0x90>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d101      	bne.n	80048fc <I2SEx_RxISR_I2SExt+0x50>
 80048f8:	4b11      	ldr	r3, [pc, #68]	; (8004940 <I2SEx_RxISR_I2SExt+0x94>)
 80048fa:	e001      	b.n	8004900 <I2SEx_RxISR_I2SExt+0x54>
 80048fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	490d      	ldr	r1, [pc, #52]	; (800493c <I2SEx_RxISR_I2SExt+0x90>)
 8004908:	428b      	cmp	r3, r1
 800490a:	d101      	bne.n	8004910 <I2SEx_RxISR_I2SExt+0x64>
 800490c:	4b0c      	ldr	r3, [pc, #48]	; (8004940 <I2SEx_RxISR_I2SExt+0x94>)
 800490e:	e001      	b.n	8004914 <I2SEx_RxISR_I2SExt+0x68>
 8004910:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004914:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004918:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491e:	b29b      	uxth	r3, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	d106      	bne.n	8004932 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f7ff ff03 	bl	8004738 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004932:	bf00      	nop
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40003800 	.word	0x40003800
 8004940:	40003400 	.word	0x40003400

08004944 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e267      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d075      	beq.n	8004a4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004962:	4b88      	ldr	r3, [pc, #544]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 030c 	and.w	r3, r3, #12
 800496a:	2b04      	cmp	r3, #4
 800496c:	d00c      	beq.n	8004988 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800496e:	4b85      	ldr	r3, [pc, #532]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004976:	2b08      	cmp	r3, #8
 8004978:	d112      	bne.n	80049a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800497a:	4b82      	ldr	r3, [pc, #520]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004982:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004986:	d10b      	bne.n	80049a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004988:	4b7e      	ldr	r3, [pc, #504]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d05b      	beq.n	8004a4c <HAL_RCC_OscConfig+0x108>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d157      	bne.n	8004a4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e242      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a8:	d106      	bne.n	80049b8 <HAL_RCC_OscConfig+0x74>
 80049aa:	4b76      	ldr	r3, [pc, #472]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a75      	ldr	r2, [pc, #468]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b4:	6013      	str	r3, [r2, #0]
 80049b6:	e01d      	b.n	80049f4 <HAL_RCC_OscConfig+0xb0>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x98>
 80049c2:	4b70      	ldr	r3, [pc, #448]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a6f      	ldr	r2, [pc, #444]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	4b6d      	ldr	r3, [pc, #436]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a6c      	ldr	r2, [pc, #432]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e00b      	b.n	80049f4 <HAL_RCC_OscConfig+0xb0>
 80049dc:	4b69      	ldr	r3, [pc, #420]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a68      	ldr	r2, [pc, #416]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	4b66      	ldr	r3, [pc, #408]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a65      	ldr	r2, [pc, #404]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 80049ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d013      	beq.n	8004a24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fc:	f7fd fffe 	bl	80029fc <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a04:	f7fd fffa 	bl	80029fc <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b64      	cmp	r3, #100	; 0x64
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e207      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a16:	4b5b      	ldr	r3, [pc, #364]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0f0      	beq.n	8004a04 <HAL_RCC_OscConfig+0xc0>
 8004a22:	e014      	b.n	8004a4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a24:	f7fd ffea 	bl	80029fc <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a2c:	f7fd ffe6 	bl	80029fc <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b64      	cmp	r3, #100	; 0x64
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e1f3      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a3e:	4b51      	ldr	r3, [pc, #324]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f0      	bne.n	8004a2c <HAL_RCC_OscConfig+0xe8>
 8004a4a:	e000      	b.n	8004a4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d063      	beq.n	8004b22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a5a:	4b4a      	ldr	r3, [pc, #296]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 030c 	and.w	r3, r3, #12
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00b      	beq.n	8004a7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a66:	4b47      	ldr	r3, [pc, #284]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d11c      	bne.n	8004aac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a72:	4b44      	ldr	r3, [pc, #272]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d116      	bne.n	8004aac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a7e:	4b41      	ldr	r3, [pc, #260]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d005      	beq.n	8004a96 <HAL_RCC_OscConfig+0x152>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e1c7      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a96:	4b3b      	ldr	r3, [pc, #236]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	4937      	ldr	r1, [pc, #220]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aaa:	e03a      	b.n	8004b22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d020      	beq.n	8004af6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab4:	4b34      	ldr	r3, [pc, #208]	; (8004b88 <HAL_RCC_OscConfig+0x244>)
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aba:	f7fd ff9f 	bl	80029fc <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ac2:	f7fd ff9b 	bl	80029fc <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e1a8      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad4:	4b2b      	ldr	r3, [pc, #172]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0f0      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae0:	4b28      	ldr	r3, [pc, #160]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	4925      	ldr	r1, [pc, #148]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	600b      	str	r3, [r1, #0]
 8004af4:	e015      	b.n	8004b22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004af6:	4b24      	ldr	r3, [pc, #144]	; (8004b88 <HAL_RCC_OscConfig+0x244>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afc:	f7fd ff7e 	bl	80029fc <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b04:	f7fd ff7a 	bl	80029fc <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e187      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b16:	4b1b      	ldr	r3, [pc, #108]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f0      	bne.n	8004b04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d036      	beq.n	8004b9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d016      	beq.n	8004b64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b36:	4b15      	ldr	r3, [pc, #84]	; (8004b8c <HAL_RCC_OscConfig+0x248>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3c:	f7fd ff5e 	bl	80029fc <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b44:	f7fd ff5a 	bl	80029fc <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e167      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <HAL_RCC_OscConfig+0x240>)
 8004b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCC_OscConfig+0x200>
 8004b62:	e01b      	b.n	8004b9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b64:	4b09      	ldr	r3, [pc, #36]	; (8004b8c <HAL_RCC_OscConfig+0x248>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b6a:	f7fd ff47 	bl	80029fc <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b70:	e00e      	b.n	8004b90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b72:	f7fd ff43 	bl	80029fc <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d907      	bls.n	8004b90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e150      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
 8004b84:	40023800 	.word	0x40023800
 8004b88:	42470000 	.word	0x42470000
 8004b8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b90:	4b88      	ldr	r3, [pc, #544]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004b92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1ea      	bne.n	8004b72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0304 	and.w	r3, r3, #4
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 8097 	beq.w	8004cd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004baa:	2300      	movs	r3, #0
 8004bac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bae:	4b81      	ldr	r3, [pc, #516]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10f      	bne.n	8004bda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60bb      	str	r3, [r7, #8]
 8004bbe:	4b7d      	ldr	r3, [pc, #500]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	4a7c      	ldr	r2, [pc, #496]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bca:	4b7a      	ldr	r3, [pc, #488]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	60bb      	str	r3, [r7, #8]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bda:	4b77      	ldr	r3, [pc, #476]	; (8004db8 <HAL_RCC_OscConfig+0x474>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d118      	bne.n	8004c18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004be6:	4b74      	ldr	r3, [pc, #464]	; (8004db8 <HAL_RCC_OscConfig+0x474>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a73      	ldr	r2, [pc, #460]	; (8004db8 <HAL_RCC_OscConfig+0x474>)
 8004bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bf2:	f7fd ff03 	bl	80029fc <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf8:	e008      	b.n	8004c0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bfa:	f7fd feff 	bl	80029fc <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d901      	bls.n	8004c0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e10c      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c0c:	4b6a      	ldr	r3, [pc, #424]	; (8004db8 <HAL_RCC_OscConfig+0x474>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0f0      	beq.n	8004bfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d106      	bne.n	8004c2e <HAL_RCC_OscConfig+0x2ea>
 8004c20:	4b64      	ldr	r3, [pc, #400]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c24:	4a63      	ldr	r2, [pc, #396]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c26:	f043 0301 	orr.w	r3, r3, #1
 8004c2a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c2c:	e01c      	b.n	8004c68 <HAL_RCC_OscConfig+0x324>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	2b05      	cmp	r3, #5
 8004c34:	d10c      	bne.n	8004c50 <HAL_RCC_OscConfig+0x30c>
 8004c36:	4b5f      	ldr	r3, [pc, #380]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3a:	4a5e      	ldr	r2, [pc, #376]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c3c:	f043 0304 	orr.w	r3, r3, #4
 8004c40:	6713      	str	r3, [r2, #112]	; 0x70
 8004c42:	4b5c      	ldr	r3, [pc, #368]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c46:	4a5b      	ldr	r2, [pc, #364]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c48:	f043 0301 	orr.w	r3, r3, #1
 8004c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c4e:	e00b      	b.n	8004c68 <HAL_RCC_OscConfig+0x324>
 8004c50:	4b58      	ldr	r3, [pc, #352]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c54:	4a57      	ldr	r2, [pc, #348]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c56:	f023 0301 	bic.w	r3, r3, #1
 8004c5a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c5c:	4b55      	ldr	r3, [pc, #340]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c60:	4a54      	ldr	r2, [pc, #336]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c62:	f023 0304 	bic.w	r3, r3, #4
 8004c66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d015      	beq.n	8004c9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c70:	f7fd fec4 	bl	80029fc <HAL_GetTick>
 8004c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c76:	e00a      	b.n	8004c8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c78:	f7fd fec0 	bl	80029fc <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e0cb      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c8e:	4b49      	ldr	r3, [pc, #292]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d0ee      	beq.n	8004c78 <HAL_RCC_OscConfig+0x334>
 8004c9a:	e014      	b.n	8004cc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c9c:	f7fd feae 	bl	80029fc <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca2:	e00a      	b.n	8004cba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca4:	f7fd feaa 	bl	80029fc <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e0b5      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cba:	4b3e      	ldr	r3, [pc, #248]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1ee      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cc6:	7dfb      	ldrb	r3, [r7, #23]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d105      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ccc:	4b39      	ldr	r3, [pc, #228]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd0:	4a38      	ldr	r2, [pc, #224]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004cd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 80a1 	beq.w	8004e24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ce2:	4b34      	ldr	r3, [pc, #208]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d05c      	beq.n	8004da8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d141      	bne.n	8004d7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf6:	4b31      	ldr	r3, [pc, #196]	; (8004dbc <HAL_RCC_OscConfig+0x478>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfc:	f7fd fe7e 	bl	80029fc <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d04:	f7fd fe7a 	bl	80029fc <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e087      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d16:	4b27      	ldr	r3, [pc, #156]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1f0      	bne.n	8004d04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69da      	ldr	r2, [r3, #28]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d30:	019b      	lsls	r3, r3, #6
 8004d32:	431a      	orrs	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d38:	085b      	lsrs	r3, r3, #1
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	041b      	lsls	r3, r3, #16
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d44:	061b      	lsls	r3, r3, #24
 8004d46:	491b      	ldr	r1, [pc, #108]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d4c:	4b1b      	ldr	r3, [pc, #108]	; (8004dbc <HAL_RCC_OscConfig+0x478>)
 8004d4e:	2201      	movs	r2, #1
 8004d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d52:	f7fd fe53 	bl	80029fc <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d58:	e008      	b.n	8004d6c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d5a:	f7fd fe4f 	bl	80029fc <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d901      	bls.n	8004d6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e05c      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d6c:	4b11      	ldr	r3, [pc, #68]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d0f0      	beq.n	8004d5a <HAL_RCC_OscConfig+0x416>
 8004d78:	e054      	b.n	8004e24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7a:	4b10      	ldr	r3, [pc, #64]	; (8004dbc <HAL_RCC_OscConfig+0x478>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fd fe3c 	bl	80029fc <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d88:	f7fd fe38 	bl	80029fc <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e045      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9a:	4b06      	ldr	r3, [pc, #24]	; (8004db4 <HAL_RCC_OscConfig+0x470>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1f0      	bne.n	8004d88 <HAL_RCC_OscConfig+0x444>
 8004da6:	e03d      	b.n	8004e24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d107      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e038      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
 8004db4:	40023800 	.word	0x40023800
 8004db8:	40007000 	.word	0x40007000
 8004dbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dc0:	4b1b      	ldr	r3, [pc, #108]	; (8004e30 <HAL_RCC_OscConfig+0x4ec>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d028      	beq.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d121      	bne.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d11a      	bne.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004df0:	4013      	ands	r3, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004df6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d111      	bne.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e06:	085b      	lsrs	r3, r3, #1
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d107      	bne.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d001      	beq.n	8004e24 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e000      	b.n	8004e26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3718      	adds	r7, #24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40023800 	.word	0x40023800

08004e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d101      	bne.n	8004e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e0cc      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e48:	4b68      	ldr	r3, [pc, #416]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0307 	and.w	r3, r3, #7
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d90c      	bls.n	8004e70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e56:	4b65      	ldr	r3, [pc, #404]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e5e:	4b63      	ldr	r3, [pc, #396]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d001      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0b8      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d020      	beq.n	8004ebe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d005      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e88:	4b59      	ldr	r3, [pc, #356]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	4a58      	ldr	r2, [pc, #352]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ea0:	4b53      	ldr	r3, [pc, #332]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	4a52      	ldr	r2, [pc, #328]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004eaa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eac:	4b50      	ldr	r3, [pc, #320]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	494d      	ldr	r1, [pc, #308]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d044      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d107      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed2:	4b47      	ldr	r3, [pc, #284]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d119      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e07f      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d003      	beq.n	8004ef2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d107      	bne.n	8004f02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef2:	4b3f      	ldr	r3, [pc, #252]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e06f      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f02:	4b3b      	ldr	r3, [pc, #236]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0302 	and.w	r3, r3, #2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e067      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f12:	4b37      	ldr	r3, [pc, #220]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f023 0203 	bic.w	r2, r3, #3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	4934      	ldr	r1, [pc, #208]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f24:	f7fd fd6a 	bl	80029fc <HAL_GetTick>
 8004f28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f2a:	e00a      	b.n	8004f42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f2c:	f7fd fd66 	bl	80029fc <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e04f      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f42:	4b2b      	ldr	r3, [pc, #172]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 020c 	and.w	r2, r3, #12
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d1eb      	bne.n	8004f2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f54:	4b25      	ldr	r3, [pc, #148]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0307 	and.w	r3, r3, #7
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d20c      	bcs.n	8004f7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f62:	4b22      	ldr	r3, [pc, #136]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f6a:	4b20      	ldr	r3, [pc, #128]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d001      	beq.n	8004f7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e032      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0304 	and.w	r3, r3, #4
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d008      	beq.n	8004f9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f88:	4b19      	ldr	r3, [pc, #100]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	4916      	ldr	r1, [pc, #88]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fa6:	4b12      	ldr	r3, [pc, #72]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	490e      	ldr	r1, [pc, #56]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fba:	f000 f821 	bl	8005000 <HAL_RCC_GetSysClockFreq>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	091b      	lsrs	r3, r3, #4
 8004fc6:	f003 030f 	and.w	r3, r3, #15
 8004fca:	490a      	ldr	r1, [pc, #40]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c0>)
 8004fcc:	5ccb      	ldrb	r3, [r1, r3]
 8004fce:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd2:	4a09      	ldr	r2, [pc, #36]	; (8004ff8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fd6:	4b09      	ldr	r3, [pc, #36]	; (8004ffc <HAL_RCC_ClockConfig+0x1c8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fd fae8 	bl	80025b0 <HAL_InitTick>

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40023c00 	.word	0x40023c00
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	0800d78c 	.word	0x0800d78c
 8004ff8:	20000004 	.word	0x20000004
 8004ffc:	20000008 	.word	0x20000008

08005000 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005004:	b094      	sub	sp, #80	; 0x50
 8005006:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	647b      	str	r3, [r7, #68]	; 0x44
 800500c:	2300      	movs	r3, #0
 800500e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005010:	2300      	movs	r3, #0
 8005012:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005018:	4b79      	ldr	r3, [pc, #484]	; (8005200 <HAL_RCC_GetSysClockFreq+0x200>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f003 030c 	and.w	r3, r3, #12
 8005020:	2b08      	cmp	r3, #8
 8005022:	d00d      	beq.n	8005040 <HAL_RCC_GetSysClockFreq+0x40>
 8005024:	2b08      	cmp	r3, #8
 8005026:	f200 80e1 	bhi.w	80051ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <HAL_RCC_GetSysClockFreq+0x34>
 800502e:	2b04      	cmp	r3, #4
 8005030:	d003      	beq.n	800503a <HAL_RCC_GetSysClockFreq+0x3a>
 8005032:	e0db      	b.n	80051ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005034:	4b73      	ldr	r3, [pc, #460]	; (8005204 <HAL_RCC_GetSysClockFreq+0x204>)
 8005036:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005038:	e0db      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800503a:	4b73      	ldr	r3, [pc, #460]	; (8005208 <HAL_RCC_GetSysClockFreq+0x208>)
 800503c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800503e:	e0d8      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005040:	4b6f      	ldr	r3, [pc, #444]	; (8005200 <HAL_RCC_GetSysClockFreq+0x200>)
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005048:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800504a:	4b6d      	ldr	r3, [pc, #436]	; (8005200 <HAL_RCC_GetSysClockFreq+0x200>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d063      	beq.n	800511e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005056:	4b6a      	ldr	r3, [pc, #424]	; (8005200 <HAL_RCC_GetSysClockFreq+0x200>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	099b      	lsrs	r3, r3, #6
 800505c:	2200      	movs	r2, #0
 800505e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005060:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005068:	633b      	str	r3, [r7, #48]	; 0x30
 800506a:	2300      	movs	r3, #0
 800506c:	637b      	str	r3, [r7, #52]	; 0x34
 800506e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005072:	4622      	mov	r2, r4
 8005074:	462b      	mov	r3, r5
 8005076:	f04f 0000 	mov.w	r0, #0
 800507a:	f04f 0100 	mov.w	r1, #0
 800507e:	0159      	lsls	r1, r3, #5
 8005080:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005084:	0150      	lsls	r0, r2, #5
 8005086:	4602      	mov	r2, r0
 8005088:	460b      	mov	r3, r1
 800508a:	4621      	mov	r1, r4
 800508c:	1a51      	subs	r1, r2, r1
 800508e:	6139      	str	r1, [r7, #16]
 8005090:	4629      	mov	r1, r5
 8005092:	eb63 0301 	sbc.w	r3, r3, r1
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	f04f 0200 	mov.w	r2, #0
 800509c:	f04f 0300 	mov.w	r3, #0
 80050a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050a4:	4659      	mov	r1, fp
 80050a6:	018b      	lsls	r3, r1, #6
 80050a8:	4651      	mov	r1, sl
 80050aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050ae:	4651      	mov	r1, sl
 80050b0:	018a      	lsls	r2, r1, #6
 80050b2:	4651      	mov	r1, sl
 80050b4:	ebb2 0801 	subs.w	r8, r2, r1
 80050b8:	4659      	mov	r1, fp
 80050ba:	eb63 0901 	sbc.w	r9, r3, r1
 80050be:	f04f 0200 	mov.w	r2, #0
 80050c2:	f04f 0300 	mov.w	r3, #0
 80050c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050d2:	4690      	mov	r8, r2
 80050d4:	4699      	mov	r9, r3
 80050d6:	4623      	mov	r3, r4
 80050d8:	eb18 0303 	adds.w	r3, r8, r3
 80050dc:	60bb      	str	r3, [r7, #8]
 80050de:	462b      	mov	r3, r5
 80050e0:	eb49 0303 	adc.w	r3, r9, r3
 80050e4:	60fb      	str	r3, [r7, #12]
 80050e6:	f04f 0200 	mov.w	r2, #0
 80050ea:	f04f 0300 	mov.w	r3, #0
 80050ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80050f2:	4629      	mov	r1, r5
 80050f4:	024b      	lsls	r3, r1, #9
 80050f6:	4621      	mov	r1, r4
 80050f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80050fc:	4621      	mov	r1, r4
 80050fe:	024a      	lsls	r2, r1, #9
 8005100:	4610      	mov	r0, r2
 8005102:	4619      	mov	r1, r3
 8005104:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005106:	2200      	movs	r2, #0
 8005108:	62bb      	str	r3, [r7, #40]	; 0x28
 800510a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800510c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005110:	f7fb fdba 	bl	8000c88 <__aeabi_uldivmod>
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	4613      	mov	r3, r2
 800511a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800511c:	e058      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800511e:	4b38      	ldr	r3, [pc, #224]	; (8005200 <HAL_RCC_GetSysClockFreq+0x200>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	099b      	lsrs	r3, r3, #6
 8005124:	2200      	movs	r2, #0
 8005126:	4618      	mov	r0, r3
 8005128:	4611      	mov	r1, r2
 800512a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800512e:	623b      	str	r3, [r7, #32]
 8005130:	2300      	movs	r3, #0
 8005132:	627b      	str	r3, [r7, #36]	; 0x24
 8005134:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005138:	4642      	mov	r2, r8
 800513a:	464b      	mov	r3, r9
 800513c:	f04f 0000 	mov.w	r0, #0
 8005140:	f04f 0100 	mov.w	r1, #0
 8005144:	0159      	lsls	r1, r3, #5
 8005146:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800514a:	0150      	lsls	r0, r2, #5
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4641      	mov	r1, r8
 8005152:	ebb2 0a01 	subs.w	sl, r2, r1
 8005156:	4649      	mov	r1, r9
 8005158:	eb63 0b01 	sbc.w	fp, r3, r1
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005168:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800516c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005170:	ebb2 040a 	subs.w	r4, r2, sl
 8005174:	eb63 050b 	sbc.w	r5, r3, fp
 8005178:	f04f 0200 	mov.w	r2, #0
 800517c:	f04f 0300 	mov.w	r3, #0
 8005180:	00eb      	lsls	r3, r5, #3
 8005182:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005186:	00e2      	lsls	r2, r4, #3
 8005188:	4614      	mov	r4, r2
 800518a:	461d      	mov	r5, r3
 800518c:	4643      	mov	r3, r8
 800518e:	18e3      	adds	r3, r4, r3
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	464b      	mov	r3, r9
 8005194:	eb45 0303 	adc.w	r3, r5, r3
 8005198:	607b      	str	r3, [r7, #4]
 800519a:	f04f 0200 	mov.w	r2, #0
 800519e:	f04f 0300 	mov.w	r3, #0
 80051a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051a6:	4629      	mov	r1, r5
 80051a8:	028b      	lsls	r3, r1, #10
 80051aa:	4621      	mov	r1, r4
 80051ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051b0:	4621      	mov	r1, r4
 80051b2:	028a      	lsls	r2, r1, #10
 80051b4:	4610      	mov	r0, r2
 80051b6:	4619      	mov	r1, r3
 80051b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051ba:	2200      	movs	r2, #0
 80051bc:	61bb      	str	r3, [r7, #24]
 80051be:	61fa      	str	r2, [r7, #28]
 80051c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051c4:	f7fb fd60 	bl	8000c88 <__aeabi_uldivmod>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4613      	mov	r3, r2
 80051ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051d0:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <HAL_RCC_GetSysClockFreq+0x200>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	0c1b      	lsrs	r3, r3, #16
 80051d6:	f003 0303 	and.w	r3, r3, #3
 80051da:	3301      	adds	r3, #1
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80051e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051ea:	e002      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051ec:	4b05      	ldr	r3, [pc, #20]	; (8005204 <HAL_RCC_GetSysClockFreq+0x204>)
 80051ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3750      	adds	r7, #80	; 0x50
 80051f8:	46bd      	mov	sp, r7
 80051fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800
 8005204:	00f42400 	.word	0x00f42400
 8005208:	007a1200 	.word	0x007a1200

0800520c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005210:	4b03      	ldr	r3, [pc, #12]	; (8005220 <HAL_RCC_GetHCLKFreq+0x14>)
 8005212:	681b      	ldr	r3, [r3, #0]
}
 8005214:	4618      	mov	r0, r3
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000004 	.word	0x20000004

08005224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005228:	f7ff fff0 	bl	800520c <HAL_RCC_GetHCLKFreq>
 800522c:	4602      	mov	r2, r0
 800522e:	4b05      	ldr	r3, [pc, #20]	; (8005244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	0a9b      	lsrs	r3, r3, #10
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	4903      	ldr	r1, [pc, #12]	; (8005248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800523a:	5ccb      	ldrb	r3, [r1, r3]
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005240:	4618      	mov	r0, r3
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40023800 	.word	0x40023800
 8005248:	0800d79c 	.word	0x0800d79c

0800524c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005250:	f7ff ffdc 	bl	800520c <HAL_RCC_GetHCLKFreq>
 8005254:	4602      	mov	r2, r0
 8005256:	4b05      	ldr	r3, [pc, #20]	; (800526c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	0b5b      	lsrs	r3, r3, #13
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	4903      	ldr	r1, [pc, #12]	; (8005270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005262:	5ccb      	ldrb	r3, [r1, r3]
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005268:	4618      	mov	r0, r3
 800526a:	bd80      	pop	{r7, pc}
 800526c:	40023800 	.word	0x40023800
 8005270:	0800d79c 	.word	0x0800d79c

08005274 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	220f      	movs	r2, #15
 8005282:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005284:	4b12      	ldr	r3, [pc, #72]	; (80052d0 <HAL_RCC_GetClockConfig+0x5c>)
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 0203 	and.w	r2, r3, #3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005290:	4b0f      	ldr	r3, [pc, #60]	; (80052d0 <HAL_RCC_GetClockConfig+0x5c>)
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800529c:	4b0c      	ldr	r3, [pc, #48]	; (80052d0 <HAL_RCC_GetClockConfig+0x5c>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80052a8:	4b09      	ldr	r3, [pc, #36]	; (80052d0 <HAL_RCC_GetClockConfig+0x5c>)
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	08db      	lsrs	r3, r3, #3
 80052ae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80052b6:	4b07      	ldr	r3, [pc, #28]	; (80052d4 <HAL_RCC_GetClockConfig+0x60>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0207 	and.w	r2, r3, #7
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	601a      	str	r2, [r3, #0]
}
 80052c2:	bf00      	nop
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40023800 	.word	0x40023800
 80052d4:	40023c00 	.word	0x40023c00

080052d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80052e4:	2300      	movs	r3, #0
 80052e6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0301 	and.w	r3, r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d105      	bne.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d035      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005300:	4b62      	ldr	r3, [pc, #392]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005302:	2200      	movs	r2, #0
 8005304:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005306:	f7fd fb79 	bl	80029fc <HAL_GetTick>
 800530a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800530c:	e008      	b.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800530e:	f7fd fb75 	bl	80029fc <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	2b02      	cmp	r3, #2
 800531a:	d901      	bls.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e0b0      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005320:	4b5b      	ldr	r3, [pc, #364]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1f0      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	019a      	lsls	r2, r3, #6
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	071b      	lsls	r3, r3, #28
 8005338:	4955      	ldr	r1, [pc, #340]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005340:	4b52      	ldr	r3, [pc, #328]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005342:	2201      	movs	r2, #1
 8005344:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005346:	f7fd fb59 	bl	80029fc <HAL_GetTick>
 800534a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800534c:	e008      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800534e:	f7fd fb55 	bl	80029fc <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e090      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005360:	4b4b      	ldr	r3, [pc, #300]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0f0      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 8083 	beq.w	8005480 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800537a:	2300      	movs	r3, #0
 800537c:	60fb      	str	r3, [r7, #12]
 800537e:	4b44      	ldr	r3, [pc, #272]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005382:	4a43      	ldr	r2, [pc, #268]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005388:	6413      	str	r3, [r2, #64]	; 0x40
 800538a:	4b41      	ldr	r3, [pc, #260]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800538c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005396:	4b3f      	ldr	r3, [pc, #252]	; (8005494 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a3e      	ldr	r2, [pc, #248]	; (8005494 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800539c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053a0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053a2:	f7fd fb2b 	bl	80029fc <HAL_GetTick>
 80053a6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053a8:	e008      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80053aa:	f7fd fb27 	bl	80029fc <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d901      	bls.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e062      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053bc:	4b35      	ldr	r3, [pc, #212]	; (8005494 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0f0      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053c8:	4b31      	ldr	r3, [pc, #196]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053d0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d02f      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d028      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053e6:	4b2a      	ldr	r3, [pc, #168]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053f0:	4b29      	ldr	r3, [pc, #164]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80053f2:	2201      	movs	r2, #1
 80053f4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053f6:	4b28      	ldr	r3, [pc, #160]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80053fc:	4a24      	ldr	r2, [pc, #144]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005402:	4b23      	ldr	r3, [pc, #140]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b01      	cmp	r3, #1
 800540c:	d114      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800540e:	f7fd faf5 	bl	80029fc <HAL_GetTick>
 8005412:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005414:	e00a      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005416:	f7fd faf1 	bl	80029fc <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	f241 3288 	movw	r2, #5000	; 0x1388
 8005424:	4293      	cmp	r3, r2
 8005426:	d901      	bls.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e02a      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800542c:	4b18      	ldr	r3, [pc, #96]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	d0ee      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005440:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005444:	d10d      	bne.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005446:	4b12      	ldr	r3, [pc, #72]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005456:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800545a:	490d      	ldr	r1, [pc, #52]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800545c:	4313      	orrs	r3, r2
 800545e:	608b      	str	r3, [r1, #8]
 8005460:	e005      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005462:	4b0b      	ldr	r3, [pc, #44]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	4a0a      	ldr	r2, [pc, #40]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005468:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800546c:	6093      	str	r3, [r2, #8]
 800546e:	4b08      	ldr	r3, [pc, #32]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005470:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800547a:	4905      	ldr	r1, [pc, #20]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800547c:	4313      	orrs	r3, r2
 800547e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	42470068 	.word	0x42470068
 8005490:	40023800 	.word	0x40023800
 8005494:	40007000 	.word	0x40007000
 8005498:	42470e40 	.word	0x42470e40

0800549c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800549c:	b480      	push	{r7}
 800549e:	b087      	sub	sp, #28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80054ac:	2300      	movs	r3, #0
 80054ae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80054b0:	2300      	movs	r3, #0
 80054b2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d13e      	bne.n	8005538 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80054ba:	4b23      	ldr	r3, [pc, #140]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80054c2:	60fb      	str	r3, [r7, #12]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d005      	beq.n	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d12f      	bne.n	8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80054d0:	4b1e      	ldr	r3, [pc, #120]	; (800554c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80054d2:	617b      	str	r3, [r7, #20]
          break;
 80054d4:	e02f      	b.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80054d6:	4b1c      	ldr	r3, [pc, #112]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054e2:	d108      	bne.n	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80054e4:	4b18      	ldr	r3, [pc, #96]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054ec:	4a18      	ldr	r2, [pc, #96]	; (8005550 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80054ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	e007      	b.n	8005506 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80054f6:	4b14      	ldr	r3, [pc, #80]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054fe:	4a15      	ldr	r2, [pc, #84]	; (8005554 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005500:	fbb2 f3f3 	udiv	r3, r2, r3
 8005504:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005506:	4b10      	ldr	r3, [pc, #64]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800550c:	099b      	lsrs	r3, r3, #6
 800550e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	fb02 f303 	mul.w	r3, r2, r3
 8005518:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800551a:	4b0b      	ldr	r3, [pc, #44]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800551c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005520:	0f1b      	lsrs	r3, r3, #28
 8005522:	f003 0307 	and.w	r3, r3, #7
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	fbb2 f3f3 	udiv	r3, r2, r3
 800552c:	617b      	str	r3, [r7, #20]
          break;
 800552e:	e002      	b.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005530:	2300      	movs	r3, #0
 8005532:	617b      	str	r3, [r7, #20]
          break;
 8005534:	bf00      	nop
        }
      }
      break;
 8005536:	bf00      	nop
    }
  }
  return frequency;
 8005538:	697b      	ldr	r3, [r7, #20]
}
 800553a:	4618      	mov	r0, r3
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40023800 	.word	0x40023800
 800554c:	00bb8000 	.word	0x00bb8000
 8005550:	007a1200 	.word	0x007a1200
 8005554:	00f42400 	.word	0x00f42400

08005558 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e07b      	b.n	8005662 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d108      	bne.n	8005584 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800557a:	d009      	beq.n	8005590 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	61da      	str	r2, [r3, #28]
 8005582:	e005      	b.n	8005590 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d106      	bne.n	80055b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7fc fe0c 	bl	80021c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80055d8:	431a      	orrs	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	431a      	orrs	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	431a      	orrs	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005600:	431a      	orrs	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800560a:	431a      	orrs	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a1b      	ldr	r3, [r3, #32]
 8005610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005614:	ea42 0103 	orr.w	r1, r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	430a      	orrs	r2, r1
 8005626:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	f003 0104 	and.w	r1, r3, #4
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005636:	f003 0210 	and.w	r2, r3, #16
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	69da      	ldr	r2, [r3, #28]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005650:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b082      	sub	sp, #8
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e01a      	b.n	80056b2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005692:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7fc fe15 	bl	80022c4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b088      	sub	sp, #32
 80056be:	af00      	add	r7, sp, #0
 80056c0:	60f8      	str	r0, [r7, #12]
 80056c2:	60b9      	str	r1, [r7, #8]
 80056c4:	603b      	str	r3, [r7, #0]
 80056c6:	4613      	mov	r3, r2
 80056c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_SPI_Transmit+0x22>
 80056d8:	2302      	movs	r3, #2
 80056da:	e126      	b.n	800592a <HAL_SPI_Transmit+0x270>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056e4:	f7fd f98a 	bl	80029fc <HAL_GetTick>
 80056e8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80056ea:	88fb      	ldrh	r3, [r7, #6]
 80056ec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d002      	beq.n	8005700 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80056fa:	2302      	movs	r3, #2
 80056fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056fe:	e10b      	b.n	8005918 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d002      	beq.n	800570c <HAL_SPI_Transmit+0x52>
 8005706:	88fb      	ldrh	r3, [r7, #6]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d102      	bne.n	8005712 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005710:	e102      	b.n	8005918 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2203      	movs	r2, #3
 8005716:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	88fa      	ldrh	r2, [r7, #6]
 800572a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	88fa      	ldrh	r2, [r7, #6]
 8005730:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005758:	d10f      	bne.n	800577a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005768:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005778:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005784:	2b40      	cmp	r3, #64	; 0x40
 8005786:	d007      	beq.n	8005798 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005796:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057a0:	d14b      	bne.n	800583a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_SPI_Transmit+0xf6>
 80057aa:	8afb      	ldrh	r3, [r7, #22]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d13e      	bne.n	800582e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b4:	881a      	ldrh	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c0:	1c9a      	adds	r2, r3, #2
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	3b01      	subs	r3, #1
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057d4:	e02b      	b.n	800582e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d112      	bne.n	800580a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e8:	881a      	ldrh	r2, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f4:	1c9a      	adds	r2, r3, #2
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057fe:	b29b      	uxth	r3, r3
 8005800:	3b01      	subs	r3, #1
 8005802:	b29a      	uxth	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	86da      	strh	r2, [r3, #54]	; 0x36
 8005808:	e011      	b.n	800582e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800580a:	f7fd f8f7 	bl	80029fc <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	429a      	cmp	r2, r3
 8005818:	d803      	bhi.n	8005822 <HAL_SPI_Transmit+0x168>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005820:	d102      	bne.n	8005828 <HAL_SPI_Transmit+0x16e>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d102      	bne.n	800582e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800582c:	e074      	b.n	8005918 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005832:	b29b      	uxth	r3, r3
 8005834:	2b00      	cmp	r3, #0
 8005836:	d1ce      	bne.n	80057d6 <HAL_SPI_Transmit+0x11c>
 8005838:	e04c      	b.n	80058d4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d002      	beq.n	8005848 <HAL_SPI_Transmit+0x18e>
 8005842:	8afb      	ldrh	r3, [r7, #22]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d140      	bne.n	80058ca <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	330c      	adds	r3, #12
 8005852:	7812      	ldrb	r2, [r2, #0]
 8005854:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585a:	1c5a      	adds	r2, r3, #1
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005864:	b29b      	uxth	r3, r3
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800586e:	e02c      	b.n	80058ca <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b02      	cmp	r3, #2
 800587c:	d113      	bne.n	80058a6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	330c      	adds	r3, #12
 8005888:	7812      	ldrb	r2, [r2, #0]
 800588a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005890:	1c5a      	adds	r2, r3, #1
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800589a:	b29b      	uxth	r3, r3
 800589c:	3b01      	subs	r3, #1
 800589e:	b29a      	uxth	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80058a4:	e011      	b.n	80058ca <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058a6:	f7fd f8a9 	bl	80029fc <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d803      	bhi.n	80058be <HAL_SPI_Transmit+0x204>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	d102      	bne.n	80058c4 <HAL_SPI_Transmit+0x20a>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d102      	bne.n	80058ca <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80058c8:	e026      	b.n	8005918 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1cd      	bne.n	8005870 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	6839      	ldr	r1, [r7, #0]
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 fbcb 	bl	8006074 <SPI_EndRxTxTransaction>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2220      	movs	r2, #32
 80058e8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10a      	bne.n	8005908 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058f2:	2300      	movs	r3, #0
 80058f4:	613b      	str	r3, [r7, #16]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	613b      	str	r3, [r7, #16]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	613b      	str	r3, [r7, #16]
 8005906:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	77fb      	strb	r3, [r7, #31]
 8005914:	e000      	b.n	8005918 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005916:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005928:	7ffb      	ldrb	r3, [r7, #31]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3720      	adds	r7, #32
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}

08005932 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b088      	sub	sp, #32
 8005936:	af02      	add	r7, sp, #8
 8005938:	60f8      	str	r0, [r7, #12]
 800593a:	60b9      	str	r1, [r7, #8]
 800593c:	603b      	str	r3, [r7, #0]
 800593e:	4613      	mov	r3, r2
 8005940:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005942:	2300      	movs	r3, #0
 8005944:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800594e:	d112      	bne.n	8005976 <HAL_SPI_Receive+0x44>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10e      	bne.n	8005976 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2204      	movs	r2, #4
 800595c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005960:	88fa      	ldrh	r2, [r7, #6]
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	4613      	mov	r3, r2
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f000 f8f1 	bl	8005b54 <HAL_SPI_TransmitReceive>
 8005972:	4603      	mov	r3, r0
 8005974:	e0ea      	b.n	8005b4c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800597c:	2b01      	cmp	r3, #1
 800597e:	d101      	bne.n	8005984 <HAL_SPI_Receive+0x52>
 8005980:	2302      	movs	r3, #2
 8005982:	e0e3      	b.n	8005b4c <HAL_SPI_Receive+0x21a>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800598c:	f7fd f836 	bl	80029fc <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b01      	cmp	r3, #1
 800599c:	d002      	beq.n	80059a4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800599e:	2302      	movs	r3, #2
 80059a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059a2:	e0ca      	b.n	8005b3a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <HAL_SPI_Receive+0x7e>
 80059aa:	88fb      	ldrh	r3, [r7, #6]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d102      	bne.n	80059b6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059b4:	e0c1      	b.n	8005b3a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2204      	movs	r2, #4
 80059ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	88fa      	ldrh	r2, [r7, #6]
 80059ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	88fa      	ldrh	r2, [r7, #6]
 80059d4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059fc:	d10f      	bne.n	8005a1e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a0c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a1c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a28:	2b40      	cmp	r3, #64	; 0x40
 8005a2a:	d007      	beq.n	8005a3c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a3a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d162      	bne.n	8005b0a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a44:	e02e      	b.n	8005aa4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f003 0301 	and.w	r3, r3, #1
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d115      	bne.n	8005a80 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f103 020c 	add.w	r2, r3, #12
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a60:	7812      	ldrb	r2, [r2, #0]
 8005a62:	b2d2      	uxtb	r2, r2
 8005a64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	3b01      	subs	r3, #1
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a7e:	e011      	b.n	8005aa4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a80:	f7fc ffbc 	bl	80029fc <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d803      	bhi.n	8005a98 <HAL_SPI_Receive+0x166>
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a96:	d102      	bne.n	8005a9e <HAL_SPI_Receive+0x16c>
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d102      	bne.n	8005aa4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005aa2:	e04a      	b.n	8005b3a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1cb      	bne.n	8005a46 <HAL_SPI_Receive+0x114>
 8005aae:	e031      	b.n	8005b14 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d113      	bne.n	8005ae6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68da      	ldr	r2, [r3, #12]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	b292      	uxth	r2, r2
 8005aca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad0:	1c9a      	adds	r2, r3, #2
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	3b01      	subs	r3, #1
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ae4:	e011      	b.n	8005b0a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ae6:	f7fc ff89 	bl	80029fc <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d803      	bhi.n	8005afe <HAL_SPI_Receive+0x1cc>
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afc:	d102      	bne.n	8005b04 <HAL_SPI_Receive+0x1d2>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d102      	bne.n	8005b0a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005b08:	e017      	b.n	8005b3a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1cd      	bne.n	8005ab0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	6839      	ldr	r1, [r7, #0]
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 fa45 	bl	8005fa8 <SPI_EndRxTransaction>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2220      	movs	r2, #32
 8005b28:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	75fb      	strb	r3, [r7, #23]
 8005b36:	e000      	b.n	8005b3a <HAL_SPI_Receive+0x208>
  }

error :
 8005b38:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08c      	sub	sp, #48	; 0x30
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
 8005b60:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b62:	2301      	movs	r3, #1
 8005b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d101      	bne.n	8005b7a <HAL_SPI_TransmitReceive+0x26>
 8005b76:	2302      	movs	r3, #2
 8005b78:	e18a      	b.n	8005e90 <HAL_SPI_TransmitReceive+0x33c>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b82:	f7fc ff3b 	bl	80029fc <HAL_GetTick>
 8005b86:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b98:	887b      	ldrh	r3, [r7, #2]
 8005b9a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d00f      	beq.n	8005bc4 <HAL_SPI_TransmitReceive+0x70>
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005baa:	d107      	bne.n	8005bbc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d103      	bne.n	8005bbc <HAL_SPI_TransmitReceive+0x68>
 8005bb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d003      	beq.n	8005bc4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005bc2:	e15b      	b.n	8005e7c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d005      	beq.n	8005bd6 <HAL_SPI_TransmitReceive+0x82>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d002      	beq.n	8005bd6 <HAL_SPI_TransmitReceive+0x82>
 8005bd0:	887b      	ldrh	r3, [r7, #2]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d103      	bne.n	8005bde <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005bdc:	e14e      	b.n	8005e7c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	d003      	beq.n	8005bf2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2205      	movs	r2, #5
 8005bee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	887a      	ldrh	r2, [r7, #2]
 8005c02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	887a      	ldrh	r2, [r7, #2]
 8005c08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	887a      	ldrh	r2, [r7, #2]
 8005c14:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	887a      	ldrh	r2, [r7, #2]
 8005c1a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c32:	2b40      	cmp	r3, #64	; 0x40
 8005c34:	d007      	beq.n	8005c46 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c4e:	d178      	bne.n	8005d42 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <HAL_SPI_TransmitReceive+0x10a>
 8005c58:	8b7b      	ldrh	r3, [r7, #26]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d166      	bne.n	8005d2c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	881a      	ldrh	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6e:	1c9a      	adds	r2, r3, #2
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c82:	e053      	b.n	8005d2c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d11b      	bne.n	8005cca <HAL_SPI_TransmitReceive+0x176>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d016      	beq.n	8005cca <HAL_SPI_TransmitReceive+0x176>
 8005c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d113      	bne.n	8005cca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca6:	881a      	ldrh	r2, [r3, #0]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb2:	1c9a      	adds	r2, r3, #2
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d119      	bne.n	8005d0c <HAL_SPI_TransmitReceive+0x1b8>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d014      	beq.n	8005d0c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68da      	ldr	r2, [r3, #12]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cec:	b292      	uxth	r2, r2
 8005cee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf4:	1c9a      	adds	r2, r3, #2
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	3b01      	subs	r3, #1
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d0c:	f7fc fe76 	bl	80029fc <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d807      	bhi.n	8005d2c <HAL_SPI_TransmitReceive+0x1d8>
 8005d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d22:	d003      	beq.n	8005d2c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d2a:	e0a7      	b.n	8005e7c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1a6      	bne.n	8005c84 <HAL_SPI_TransmitReceive+0x130>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1a1      	bne.n	8005c84 <HAL_SPI_TransmitReceive+0x130>
 8005d40:	e07c      	b.n	8005e3c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <HAL_SPI_TransmitReceive+0x1fc>
 8005d4a:	8b7b      	ldrh	r3, [r7, #26]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d16b      	bne.n	8005e28 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	7812      	ldrb	r2, [r2, #0]
 8005d5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d62:	1c5a      	adds	r2, r3, #1
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d76:	e057      	b.n	8005e28 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d11c      	bne.n	8005dc0 <HAL_SPI_TransmitReceive+0x26c>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d017      	beq.n	8005dc0 <HAL_SPI_TransmitReceive+0x26c>
 8005d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d114      	bne.n	8005dc0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	7812      	ldrb	r2, [r2, #0]
 8005da2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	3b01      	subs	r3, #1
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d119      	bne.n	8005e02 <HAL_SPI_TransmitReceive+0x2ae>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d014      	beq.n	8005e02 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68da      	ldr	r2, [r3, #12]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de2:	b2d2      	uxtb	r2, r2
 8005de4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e02:	f7fc fdfb 	bl	80029fc <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d803      	bhi.n	8005e1a <HAL_SPI_TransmitReceive+0x2c6>
 8005e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e18:	d102      	bne.n	8005e20 <HAL_SPI_TransmitReceive+0x2cc>
 8005e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d103      	bne.n	8005e28 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005e26:	e029      	b.n	8005e7c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1a2      	bne.n	8005d78 <HAL_SPI_TransmitReceive+0x224>
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d19d      	bne.n	8005d78 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 f917 	bl	8006074 <SPI_EndRxTxTransaction>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d006      	beq.n	8005e5a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2220      	movs	r2, #32
 8005e56:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005e58:	e010      	b.n	8005e7c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10b      	bne.n	8005e7a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	617b      	str	r3, [r7, #20]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	e000      	b.n	8005e7c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005e7a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e8c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3730      	adds	r7, #48	; 0x30
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b088      	sub	sp, #32
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	603b      	str	r3, [r7, #0]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ea8:	f7fc fda8 	bl	80029fc <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb0:	1a9b      	subs	r3, r3, r2
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005eb8:	f7fc fda0 	bl	80029fc <HAL_GetTick>
 8005ebc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ebe:	4b39      	ldr	r3, [pc, #228]	; (8005fa4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	015b      	lsls	r3, r3, #5
 8005ec4:	0d1b      	lsrs	r3, r3, #20
 8005ec6:	69fa      	ldr	r2, [r7, #28]
 8005ec8:	fb02 f303 	mul.w	r3, r2, r3
 8005ecc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ece:	e054      	b.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed6:	d050      	beq.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ed8:	f7fc fd90 	bl	80029fc <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	69fa      	ldr	r2, [r7, #28]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d902      	bls.n	8005eee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d13d      	bne.n	8005f6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005efc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f06:	d111      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f10:	d004      	beq.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f1a:	d107      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f34:	d10f      	bne.n	8005f56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e017      	b.n	8005f9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	4013      	ands	r3, r2
 8005f84:	68ba      	ldr	r2, [r7, #8]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	bf0c      	ite	eq
 8005f8a:	2301      	moveq	r3, #1
 8005f8c:	2300      	movne	r3, #0
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	461a      	mov	r2, r3
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d19b      	bne.n	8005ed0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3720      	adds	r7, #32
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000004 	.word	0x20000004

08005fa8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fbc:	d111      	bne.n	8005fe2 <SPI_EndRxTransaction+0x3a>
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fc6:	d004      	beq.n	8005fd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd0:	d107      	bne.n	8005fe2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fe0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fea:	d12a      	bne.n	8006042 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ff4:	d012      	beq.n	800601c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	2180      	movs	r1, #128	; 0x80
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f7ff ff49 	bl	8005e98 <SPI_WaitFlagStateUntilTimeout>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d02d      	beq.n	8006068 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006010:	f043 0220 	orr.w	r2, r3, #32
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e026      	b.n	800606a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	2200      	movs	r2, #0
 8006024:	2101      	movs	r1, #1
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f7ff ff36 	bl	8005e98 <SPI_WaitFlagStateUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d01a      	beq.n	8006068 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006036:	f043 0220 	orr.w	r2, r3, #32
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e013      	b.n	800606a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	9300      	str	r3, [sp, #0]
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	2200      	movs	r2, #0
 800604a:	2101      	movs	r1, #1
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	f7ff ff23 	bl	8005e98 <SPI_WaitFlagStateUntilTimeout>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d007      	beq.n	8006068 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605c:	f043 0220 	orr.w	r2, r3, #32
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006064:	2303      	movs	r3, #3
 8006066:	e000      	b.n	800606a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
	...

08006074 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b088      	sub	sp, #32
 8006078:	af02      	add	r7, sp, #8
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006080:	4b1b      	ldr	r3, [pc, #108]	; (80060f0 <SPI_EndRxTxTransaction+0x7c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a1b      	ldr	r2, [pc, #108]	; (80060f4 <SPI_EndRxTxTransaction+0x80>)
 8006086:	fba2 2303 	umull	r2, r3, r2, r3
 800608a:	0d5b      	lsrs	r3, r3, #21
 800608c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006090:	fb02 f303 	mul.w	r3, r2, r3
 8006094:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800609e:	d112      	bne.n	80060c6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2200      	movs	r2, #0
 80060a8:	2180      	movs	r1, #128	; 0x80
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7ff fef4 	bl	8005e98 <SPI_WaitFlagStateUntilTimeout>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d016      	beq.n	80060e4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ba:	f043 0220 	orr.w	r2, r3, #32
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e00f      	b.n	80060e6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00a      	beq.n	80060e2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060dc:	2b80      	cmp	r3, #128	; 0x80
 80060de:	d0f2      	beq.n	80060c6 <SPI_EndRxTxTransaction+0x52>
 80060e0:	e000      	b.n	80060e4 <SPI_EndRxTxTransaction+0x70>
        break;
 80060e2:	bf00      	nop
  }

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	20000004 	.word	0x20000004
 80060f4:	165e9f81 	.word	0x165e9f81

080060f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d101      	bne.n	800610a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e041      	b.n	800618e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d106      	bne.n	8006124 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f839 	bl	8006196 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	3304      	adds	r3, #4
 8006134:	4619      	mov	r1, r3
 8006136:	4610      	mov	r0, r2
 8006138:	f000 faea 	bl	8006710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3708      	adds	r7, #8
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
	...

080061ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d001      	beq.n	80061c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e04e      	b.n	8006262 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2202      	movs	r2, #2
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0201 	orr.w	r2, r2, #1
 80061da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a23      	ldr	r2, [pc, #140]	; (8006270 <HAL_TIM_Base_Start_IT+0xc4>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d022      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ee:	d01d      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a1f      	ldr	r2, [pc, #124]	; (8006274 <HAL_TIM_Base_Start_IT+0xc8>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d018      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1e      	ldr	r2, [pc, #120]	; (8006278 <HAL_TIM_Base_Start_IT+0xcc>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d013      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a1c      	ldr	r2, [pc, #112]	; (800627c <HAL_TIM_Base_Start_IT+0xd0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d00e      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a1b      	ldr	r2, [pc, #108]	; (8006280 <HAL_TIM_Base_Start_IT+0xd4>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d009      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a19      	ldr	r2, [pc, #100]	; (8006284 <HAL_TIM_Base_Start_IT+0xd8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d004      	beq.n	800622c <HAL_TIM_Base_Start_IT+0x80>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a18      	ldr	r2, [pc, #96]	; (8006288 <HAL_TIM_Base_Start_IT+0xdc>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d111      	bne.n	8006250 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b06      	cmp	r3, #6
 800623c:	d010      	beq.n	8006260 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f042 0201 	orr.w	r2, r2, #1
 800624c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624e:	e007      	b.n	8006260 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0201 	orr.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	40010000 	.word	0x40010000
 8006274:	40000400 	.word	0x40000400
 8006278:	40000800 	.word	0x40000800
 800627c:	40000c00 	.word	0x40000c00
 8006280:	40010400 	.word	0x40010400
 8006284:	40014000 	.word	0x40014000
 8006288:	40001800 	.word	0x40001800

0800628c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e041      	b.n	8006322 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d106      	bne.n	80062b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7fc f838 	bl	8002328 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	3304      	adds	r3, #4
 80062c8:	4619      	mov	r1, r3
 80062ca:	4610      	mov	r0, r2
 80062cc:	f000 fa20 	bl	8006710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b082      	sub	sp, #8
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	f003 0302 	and.w	r3, r3, #2
 800633c:	2b02      	cmp	r3, #2
 800633e:	d122      	bne.n	8006386 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	2b02      	cmp	r3, #2
 800634c:	d11b      	bne.n	8006386 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f06f 0202 	mvn.w	r2, #2
 8006356:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	f003 0303 	and.w	r3, r3, #3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d003      	beq.n	8006374 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 f9b1 	bl	80066d4 <HAL_TIM_IC_CaptureCallback>
 8006372:	e005      	b.n	8006380 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 f9a3 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f9b4 	bl	80066e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	2b04      	cmp	r3, #4
 8006392:	d122      	bne.n	80063da <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f003 0304 	and.w	r3, r3, #4
 800639e:	2b04      	cmp	r3, #4
 80063a0:	d11b      	bne.n	80063da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f06f 0204 	mvn.w	r2, #4
 80063aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2202      	movs	r2, #2
 80063b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f987 	bl	80066d4 <HAL_TIM_IC_CaptureCallback>
 80063c6:	e005      	b.n	80063d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f979 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 f98a 	bl	80066e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b08      	cmp	r3, #8
 80063e6:	d122      	bne.n	800642e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f003 0308 	and.w	r3, r3, #8
 80063f2:	2b08      	cmp	r3, #8
 80063f4:	d11b      	bne.n	800642e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f06f 0208 	mvn.w	r2, #8
 80063fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2204      	movs	r2, #4
 8006404:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	f003 0303 	and.w	r3, r3, #3
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 f95d 	bl	80066d4 <HAL_TIM_IC_CaptureCallback>
 800641a:	e005      	b.n	8006428 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 f94f 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f960 	bl	80066e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f003 0310 	and.w	r3, r3, #16
 8006438:	2b10      	cmp	r3, #16
 800643a:	d122      	bne.n	8006482 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	f003 0310 	and.w	r3, r3, #16
 8006446:	2b10      	cmp	r3, #16
 8006448:	d11b      	bne.n	8006482 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f06f 0210 	mvn.w	r2, #16
 8006452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2208      	movs	r2, #8
 8006458:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f933 	bl	80066d4 <HAL_TIM_IC_CaptureCallback>
 800646e:	e005      	b.n	800647c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f925 	bl	80066c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f936 	bl	80066e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b01      	cmp	r3, #1
 800648e:	d10e      	bne.n	80064ae <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b01      	cmp	r3, #1
 800649c:	d107      	bne.n	80064ae <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f06f 0201 	mvn.w	r2, #1
 80064a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7fb fa79 	bl	80019a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b8:	2b80      	cmp	r3, #128	; 0x80
 80064ba:	d10e      	bne.n	80064da <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c6:	2b80      	cmp	r3, #128	; 0x80
 80064c8:	d107      	bne.n	80064da <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 fbf1 	bl	8006cbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064e4:	2b40      	cmp	r3, #64	; 0x40
 80064e6:	d10e      	bne.n	8006506 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f2:	2b40      	cmp	r3, #64	; 0x40
 80064f4:	d107      	bne.n	8006506 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 f8fb 	bl	80066fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	f003 0320 	and.w	r3, r3, #32
 8006510:	2b20      	cmp	r3, #32
 8006512:	d10e      	bne.n	8006532 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f003 0320 	and.w	r3, r3, #32
 800651e:	2b20      	cmp	r3, #32
 8006520:	d107      	bne.n	8006532 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f06f 0220 	mvn.w	r2, #32
 800652a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fbbb 	bl	8006ca8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006532:	bf00      	nop
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
	...

0800653c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006552:	2b01      	cmp	r3, #1
 8006554:	d101      	bne.n	800655a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006556:	2302      	movs	r3, #2
 8006558:	e0ae      	b.n	80066b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b0c      	cmp	r3, #12
 8006566:	f200 809f 	bhi.w	80066a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800656a:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800656c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006570:	080065a5 	.word	0x080065a5
 8006574:	080066a9 	.word	0x080066a9
 8006578:	080066a9 	.word	0x080066a9
 800657c:	080066a9 	.word	0x080066a9
 8006580:	080065e5 	.word	0x080065e5
 8006584:	080066a9 	.word	0x080066a9
 8006588:	080066a9 	.word	0x080066a9
 800658c:	080066a9 	.word	0x080066a9
 8006590:	08006627 	.word	0x08006627
 8006594:	080066a9 	.word	0x080066a9
 8006598:	080066a9 	.word	0x080066a9
 800659c:	080066a9 	.word	0x080066a9
 80065a0:	08006667 	.word	0x08006667
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 f950 	bl	8006850 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699a      	ldr	r2, [r3, #24]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0208 	orr.w	r2, r2, #8
 80065be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699a      	ldr	r2, [r3, #24]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f022 0204 	bic.w	r2, r2, #4
 80065ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6999      	ldr	r1, [r3, #24]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	619a      	str	r2, [r3, #24]
      break;
 80065e2:	e064      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 f9a0 	bl	8006930 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699a      	ldr	r2, [r3, #24]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	699a      	ldr	r2, [r3, #24]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800660e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6999      	ldr	r1, [r3, #24]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	021a      	lsls	r2, r3, #8
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	619a      	str	r2, [r3, #24]
      break;
 8006624:	e043      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	4618      	mov	r0, r3
 800662e:	f000 f9f5 	bl	8006a1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69da      	ldr	r2, [r3, #28]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0208 	orr.w	r2, r2, #8
 8006640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69da      	ldr	r2, [r3, #28]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0204 	bic.w	r2, r2, #4
 8006650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69d9      	ldr	r1, [r3, #28]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	61da      	str	r2, [r3, #28]
      break;
 8006664:	e023      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68b9      	ldr	r1, [r7, #8]
 800666c:	4618      	mov	r0, r3
 800666e:	f000 fa49 	bl	8006b04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69da      	ldr	r2, [r3, #28]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69da      	ldr	r2, [r3, #28]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69d9      	ldr	r1, [r3, #28]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	021a      	lsls	r2, r3, #8
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	61da      	str	r2, [r3, #28]
      break;
 80066a6:	e002      	b.n	80066ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	75fb      	strb	r3, [r7, #23]
      break;
 80066ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066f0:	bf00      	nop
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006704:	bf00      	nop
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a40      	ldr	r2, [pc, #256]	; (8006824 <TIM_Base_SetConfig+0x114>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d013      	beq.n	8006750 <TIM_Base_SetConfig+0x40>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800672e:	d00f      	beq.n	8006750 <TIM_Base_SetConfig+0x40>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a3d      	ldr	r2, [pc, #244]	; (8006828 <TIM_Base_SetConfig+0x118>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d00b      	beq.n	8006750 <TIM_Base_SetConfig+0x40>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a3c      	ldr	r2, [pc, #240]	; (800682c <TIM_Base_SetConfig+0x11c>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d007      	beq.n	8006750 <TIM_Base_SetConfig+0x40>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a3b      	ldr	r2, [pc, #236]	; (8006830 <TIM_Base_SetConfig+0x120>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d003      	beq.n	8006750 <TIM_Base_SetConfig+0x40>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a3a      	ldr	r2, [pc, #232]	; (8006834 <TIM_Base_SetConfig+0x124>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d108      	bne.n	8006762 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a2f      	ldr	r2, [pc, #188]	; (8006824 <TIM_Base_SetConfig+0x114>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d02b      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006770:	d027      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a2c      	ldr	r2, [pc, #176]	; (8006828 <TIM_Base_SetConfig+0x118>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d023      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a2b      	ldr	r2, [pc, #172]	; (800682c <TIM_Base_SetConfig+0x11c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d01f      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a2a      	ldr	r2, [pc, #168]	; (8006830 <TIM_Base_SetConfig+0x120>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d01b      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a29      	ldr	r2, [pc, #164]	; (8006834 <TIM_Base_SetConfig+0x124>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d017      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a28      	ldr	r2, [pc, #160]	; (8006838 <TIM_Base_SetConfig+0x128>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d013      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a27      	ldr	r2, [pc, #156]	; (800683c <TIM_Base_SetConfig+0x12c>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00f      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a26      	ldr	r2, [pc, #152]	; (8006840 <TIM_Base_SetConfig+0x130>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d00b      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a25      	ldr	r2, [pc, #148]	; (8006844 <TIM_Base_SetConfig+0x134>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d007      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a24      	ldr	r2, [pc, #144]	; (8006848 <TIM_Base_SetConfig+0x138>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d003      	beq.n	80067c2 <TIM_Base_SetConfig+0xb2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a23      	ldr	r2, [pc, #140]	; (800684c <TIM_Base_SetConfig+0x13c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d108      	bne.n	80067d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	4313      	orrs	r3, r2
 80067e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	689a      	ldr	r2, [r3, #8]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a0a      	ldr	r2, [pc, #40]	; (8006824 <TIM_Base_SetConfig+0x114>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d003      	beq.n	8006808 <TIM_Base_SetConfig+0xf8>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a0c      	ldr	r2, [pc, #48]	; (8006834 <TIM_Base_SetConfig+0x124>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d103      	bne.n	8006810 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	691a      	ldr	r2, [r3, #16]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	615a      	str	r2, [r3, #20]
}
 8006816:	bf00      	nop
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	40010000 	.word	0x40010000
 8006828:	40000400 	.word	0x40000400
 800682c:	40000800 	.word	0x40000800
 8006830:	40000c00 	.word	0x40000c00
 8006834:	40010400 	.word	0x40010400
 8006838:	40014000 	.word	0x40014000
 800683c:	40014400 	.word	0x40014400
 8006840:	40014800 	.word	0x40014800
 8006844:	40001800 	.word	0x40001800
 8006848:	40001c00 	.word	0x40001c00
 800684c:	40002000 	.word	0x40002000

08006850 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006850:	b480      	push	{r7}
 8006852:	b087      	sub	sp, #28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	f023 0201 	bic.w	r2, r3, #1
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800687e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 0303 	bic.w	r3, r3, #3
 8006886:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	4313      	orrs	r3, r2
 8006890:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	f023 0302 	bic.w	r3, r3, #2
 8006898:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a20      	ldr	r2, [pc, #128]	; (8006928 <TIM_OC1_SetConfig+0xd8>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_OC1_SetConfig+0x64>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a1f      	ldr	r2, [pc, #124]	; (800692c <TIM_OC1_SetConfig+0xdc>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d10c      	bne.n	80068ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f023 0308 	bic.w	r3, r3, #8
 80068ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f023 0304 	bic.w	r3, r3, #4
 80068cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a15      	ldr	r2, [pc, #84]	; (8006928 <TIM_OC1_SetConfig+0xd8>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d003      	beq.n	80068de <TIM_OC1_SetConfig+0x8e>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a14      	ldr	r2, [pc, #80]	; (800692c <TIM_OC1_SetConfig+0xdc>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d111      	bne.n	8006902 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	4313      	orrs	r3, r2
 8006900:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	685a      	ldr	r2, [r3, #4]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	621a      	str	r2, [r3, #32]
}
 800691c:	bf00      	nop
 800691e:	371c      	adds	r7, #28
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	40010000 	.word	0x40010000
 800692c:	40010400 	.word	0x40010400

08006930 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	f023 0210 	bic.w	r2, r3, #16
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800695e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006966:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	021b      	lsls	r3, r3, #8
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	4313      	orrs	r3, r2
 8006972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f023 0320 	bic.w	r3, r3, #32
 800697a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	011b      	lsls	r3, r3, #4
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	4313      	orrs	r3, r2
 8006986:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a22      	ldr	r2, [pc, #136]	; (8006a14 <TIM_OC2_SetConfig+0xe4>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d003      	beq.n	8006998 <TIM_OC2_SetConfig+0x68>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a21      	ldr	r2, [pc, #132]	; (8006a18 <TIM_OC2_SetConfig+0xe8>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d10d      	bne.n	80069b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800699e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	011b      	lsls	r3, r3, #4
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a17      	ldr	r2, [pc, #92]	; (8006a14 <TIM_OC2_SetConfig+0xe4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d003      	beq.n	80069c4 <TIM_OC2_SetConfig+0x94>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a16      	ldr	r2, [pc, #88]	; (8006a18 <TIM_OC2_SetConfig+0xe8>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d113      	bne.n	80069ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4313      	orrs	r3, r2
 80069de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	693a      	ldr	r2, [r7, #16]
 80069f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	621a      	str	r2, [r3, #32]
}
 8006a06:	bf00      	nop
 8006a08:	371c      	adds	r7, #28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40010000 	.word	0x40010000
 8006a18:	40010400 	.word	0x40010400

08006a1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b087      	sub	sp, #28
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a1b      	ldr	r3, [r3, #32]
 8006a2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 0303 	bic.w	r3, r3, #3
 8006a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	021b      	lsls	r3, r3, #8
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a21      	ldr	r2, [pc, #132]	; (8006afc <TIM_OC3_SetConfig+0xe0>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d003      	beq.n	8006a82 <TIM_OC3_SetConfig+0x66>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a20      	ldr	r2, [pc, #128]	; (8006b00 <TIM_OC3_SetConfig+0xe4>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d10d      	bne.n	8006a9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	021b      	lsls	r3, r3, #8
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a16      	ldr	r2, [pc, #88]	; (8006afc <TIM_OC3_SetConfig+0xe0>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d003      	beq.n	8006aae <TIM_OC3_SetConfig+0x92>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a15      	ldr	r2, [pc, #84]	; (8006b00 <TIM_OC3_SetConfig+0xe4>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d113      	bne.n	8006ad6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	011b      	lsls	r3, r3, #4
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	011b      	lsls	r3, r3, #4
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	621a      	str	r2, [r3, #32]
}
 8006af0:	bf00      	nop
 8006af2:	371c      	adds	r7, #28
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr
 8006afc:	40010000 	.word	0x40010000
 8006b00:	40010400 	.word	0x40010400

08006b04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b087      	sub	sp, #28
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	021b      	lsls	r3, r3, #8
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	031b      	lsls	r3, r3, #12
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a12      	ldr	r2, [pc, #72]	; (8006ba8 <TIM_OC4_SetConfig+0xa4>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d003      	beq.n	8006b6c <TIM_OC4_SetConfig+0x68>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a11      	ldr	r2, [pc, #68]	; (8006bac <TIM_OC4_SetConfig+0xa8>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d109      	bne.n	8006b80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	695b      	ldr	r3, [r3, #20]
 8006b78:	019b      	lsls	r3, r3, #6
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	621a      	str	r2, [r3, #32]
}
 8006b9a:	bf00      	nop
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40010000 	.word	0x40010000
 8006bac:	40010400 	.word	0x40010400

08006bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d101      	bne.n	8006bc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	e05a      	b.n	8006c7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2202      	movs	r2, #2
 8006bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a21      	ldr	r2, [pc, #132]	; (8006c8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d022      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c14:	d01d      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a1d      	ldr	r2, [pc, #116]	; (8006c90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d018      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a1b      	ldr	r2, [pc, #108]	; (8006c94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d013      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a1a      	ldr	r2, [pc, #104]	; (8006c98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d00e      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a18      	ldr	r2, [pc, #96]	; (8006c9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d009      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a17      	ldr	r2, [pc, #92]	; (8006ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d004      	beq.n	8006c52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a15      	ldr	r2, [pc, #84]	; (8006ca4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d10c      	bne.n	8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	40010000 	.word	0x40010000
 8006c90:	40000400 	.word	0x40000400
 8006c94:	40000800 	.word	0x40000800
 8006c98:	40000c00 	.word	0x40000c00
 8006c9c:	40010400 	.word	0x40010400
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40001800 	.word	0x40001800

08006ca8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d101      	bne.n	8006ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e03f      	b.n	8006d62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d106      	bne.n	8006cfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7fb fb6e 	bl	80023d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2224      	movs	r2, #36	; 0x24
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68da      	ldr	r2, [r3, #12]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fd7b 	bl	8007810 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	691a      	ldr	r2, [r3, #16]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	695a      	ldr	r2, [r3, #20]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68da      	ldr	r2, [r3, #12]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2220      	movs	r2, #32
 8006d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}

08006d6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d6a:	b580      	push	{r7, lr}
 8006d6c:	b08a      	sub	sp, #40	; 0x28
 8006d6e:	af02      	add	r7, sp, #8
 8006d70:	60f8      	str	r0, [r7, #12]
 8006d72:	60b9      	str	r1, [r7, #8]
 8006d74:	603b      	str	r3, [r7, #0]
 8006d76:	4613      	mov	r3, r2
 8006d78:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	2b20      	cmp	r3, #32
 8006d88:	d17c      	bne.n	8006e84 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d002      	beq.n	8006d96 <HAL_UART_Transmit+0x2c>
 8006d90:	88fb      	ldrh	r3, [r7, #6]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e075      	b.n	8006e86 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d101      	bne.n	8006da8 <HAL_UART_Transmit+0x3e>
 8006da4:	2302      	movs	r3, #2
 8006da6:	e06e      	b.n	8006e86 <HAL_UART_Transmit+0x11c>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2221      	movs	r2, #33	; 0x21
 8006dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006dbe:	f7fb fe1d 	bl	80029fc <HAL_GetTick>
 8006dc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	88fa      	ldrh	r2, [r7, #6]
 8006dc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	88fa      	ldrh	r2, [r7, #6]
 8006dce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dd8:	d108      	bne.n	8006dec <HAL_UART_Transmit+0x82>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d104      	bne.n	8006dec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006de2:	2300      	movs	r3, #0
 8006de4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	61bb      	str	r3, [r7, #24]
 8006dea:	e003      	b.n	8006df4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006df0:	2300      	movs	r3, #0
 8006df2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006dfc:	e02a      	b.n	8006e54 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	2200      	movs	r2, #0
 8006e06:	2180      	movs	r1, #128	; 0x80
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 faf9 	bl	8007400 <UART_WaitOnFlagUntilTimeout>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e036      	b.n	8006e86 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10b      	bne.n	8006e36 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	881b      	ldrh	r3, [r3, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	3302      	adds	r3, #2
 8006e32:	61bb      	str	r3, [r7, #24]
 8006e34:	e007      	b.n	8006e46 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	781a      	ldrb	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	3301      	adds	r3, #1
 8006e44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1cf      	bne.n	8006dfe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	2200      	movs	r2, #0
 8006e66:	2140      	movs	r1, #64	; 0x40
 8006e68:	68f8      	ldr	r0, [r7, #12]
 8006e6a:	f000 fac9 	bl	8007400 <UART_WaitOnFlagUntilTimeout>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e006      	b.n	8006e86 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2220      	movs	r2, #32
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006e80:	2300      	movs	r3, #0
 8006e82:	e000      	b.n	8006e86 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006e84:	2302      	movs	r3, #2
  }
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3720      	adds	r7, #32
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b0ba      	sub	sp, #232	; 0xe8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ec6:	f003 030f 	and.w	r3, r3, #15
 8006eca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006ece:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10f      	bne.n	8006ef6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eda:	f003 0320 	and.w	r3, r3, #32
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d009      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x66>
 8006ee2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee6:	f003 0320 	and.w	r3, r3, #32
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d003      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fbd3 	bl	800769a <UART_Receive_IT>
      return;
 8006ef4:	e256      	b.n	80073a4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ef6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 80de 	beq.w	80070bc <HAL_UART_IRQHandler+0x22c>
 8006f00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d106      	bne.n	8006f1a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f10:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 80d1 	beq.w	80070bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00b      	beq.n	8006f3e <HAL_UART_IRQHandler+0xae>
 8006f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d005      	beq.n	8006f3e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f36:	f043 0201 	orr.w	r2, r3, #1
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f42:	f003 0304 	and.w	r3, r3, #4
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00b      	beq.n	8006f62 <HAL_UART_IRQHandler+0xd2>
 8006f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d005      	beq.n	8006f62 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5a:	f043 0202 	orr.w	r2, r3, #2
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d00b      	beq.n	8006f86 <HAL_UART_IRQHandler+0xf6>
 8006f6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d005      	beq.n	8006f86 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7e:	f043 0204 	orr.w	r2, r3, #4
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f8a:	f003 0308 	and.w	r3, r3, #8
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d011      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x126>
 8006f92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f96:	f003 0320 	and.w	r3, r3, #32
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d105      	bne.n	8006faa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d005      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fae:	f043 0208 	orr.w	r2, r3, #8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f000 81ed 	beq.w	800739a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fc4:	f003 0320 	and.w	r3, r3, #32
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d008      	beq.n	8006fde <HAL_UART_IRQHandler+0x14e>
 8006fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fd0:	f003 0320 	and.w	r3, r3, #32
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d002      	beq.n	8006fde <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 fb5e 	bl	800769a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe8:	2b40      	cmp	r3, #64	; 0x40
 8006fea:	bf0c      	ite	eq
 8006fec:	2301      	moveq	r3, #1
 8006fee:	2300      	movne	r3, #0
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffa:	f003 0308 	and.w	r3, r3, #8
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d103      	bne.n	800700a <HAL_UART_IRQHandler+0x17a>
 8007002:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007006:	2b00      	cmp	r3, #0
 8007008:	d04f      	beq.n	80070aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fa66 	bl	80074dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800701a:	2b40      	cmp	r3, #64	; 0x40
 800701c:	d141      	bne.n	80070a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3314      	adds	r3, #20
 8007024:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800702c:	e853 3f00 	ldrex	r3, [r3]
 8007030:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007034:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007038:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800703c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3314      	adds	r3, #20
 8007046:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800704a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800704e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007052:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007056:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800705a:	e841 2300 	strex	r3, r2, [r1]
 800705e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007062:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1d9      	bne.n	800701e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706e:	2b00      	cmp	r3, #0
 8007070:	d013      	beq.n	800709a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007076:	4a7d      	ldr	r2, [pc, #500]	; (800726c <HAL_UART_IRQHandler+0x3dc>)
 8007078:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707e:	4618      	mov	r0, r3
 8007080:	f7fc f94e 	bl	8003320 <HAL_DMA_Abort_IT>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d016      	beq.n	80070b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007094:	4610      	mov	r0, r2
 8007096:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007098:	e00e      	b.n	80070b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f99a 	bl	80073d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a0:	e00a      	b.n	80070b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f996 	bl	80073d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a8:	e006      	b.n	80070b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f992 	bl	80073d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80070b6:	e170      	b.n	800739a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b8:	bf00      	nop
    return;
 80070ba:	e16e      	b.n	800739a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	f040 814a 	bne.w	800735a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ca:	f003 0310 	and.w	r3, r3, #16
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	f000 8143 	beq.w	800735a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80070d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 813c 	beq.w	800735a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070e2:	2300      	movs	r3, #0
 80070e4:	60bb      	str	r3, [r7, #8]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	60bb      	str	r3, [r7, #8]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	60bb      	str	r3, [r7, #8]
 80070f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007102:	2b40      	cmp	r3, #64	; 0x40
 8007104:	f040 80b4 	bne.w	8007270 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007114:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007118:	2b00      	cmp	r3, #0
 800711a:	f000 8140 	beq.w	800739e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007126:	429a      	cmp	r2, r3
 8007128:	f080 8139 	bcs.w	800739e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007132:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800713e:	f000 8088 	beq.w	8007252 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007150:	e853 3f00 	ldrex	r3, [r3]
 8007154:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007158:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800715c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007160:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	330c      	adds	r3, #12
 800716a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800716e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007172:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007176:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800717a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800717e:	e841 2300 	strex	r3, r2, [r1]
 8007182:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007186:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1d9      	bne.n	8007142 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3314      	adds	r3, #20
 8007194:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007198:	e853 3f00 	ldrex	r3, [r3]
 800719c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800719e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80071a0:	f023 0301 	bic.w	r3, r3, #1
 80071a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	3314      	adds	r3, #20
 80071ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80071b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80071b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80071ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80071be:	e841 2300 	strex	r3, r2, [r1]
 80071c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80071c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1e1      	bne.n	800718e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3314      	adds	r3, #20
 80071d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071d4:	e853 3f00 	ldrex	r3, [r3]
 80071d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	3314      	adds	r3, #20
 80071ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071f6:	e841 2300 	strex	r3, r2, [r1]
 80071fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d1e3      	bne.n	80071ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	330c      	adds	r3, #12
 8007216:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007218:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800721a:	e853 3f00 	ldrex	r3, [r3]
 800721e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007220:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007222:	f023 0310 	bic.w	r3, r3, #16
 8007226:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	330c      	adds	r3, #12
 8007230:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007234:	65ba      	str	r2, [r7, #88]	; 0x58
 8007236:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007238:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800723a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800723c:	e841 2300 	strex	r3, r2, [r1]
 8007240:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007242:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1e3      	bne.n	8007210 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724c:	4618      	mov	r0, r3
 800724e:	f7fb fff7 	bl	8003240 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800725a:	b29b      	uxth	r3, r3
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	b29b      	uxth	r3, r3
 8007260:	4619      	mov	r1, r3
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f8c0 	bl	80073e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007268:	e099      	b.n	800739e <HAL_UART_IRQHandler+0x50e>
 800726a:	bf00      	nop
 800726c:	080075a3 	.word	0x080075a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007278:	b29b      	uxth	r3, r3
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 808b 	beq.w	80073a2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800728c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 8086 	beq.w	80073a2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	330c      	adds	r3, #12
 800729c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a0:	e853 3f00 	ldrex	r3, [r3]
 80072a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80072a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	330c      	adds	r3, #12
 80072b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80072ba:	647a      	str	r2, [r7, #68]	; 0x44
 80072bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072c2:	e841 2300 	strex	r3, r2, [r1]
 80072c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1e3      	bne.n	8007296 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3314      	adds	r3, #20
 80072d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d8:	e853 3f00 	ldrex	r3, [r3]
 80072dc:	623b      	str	r3, [r7, #32]
   return(result);
 80072de:	6a3b      	ldr	r3, [r7, #32]
 80072e0:	f023 0301 	bic.w	r3, r3, #1
 80072e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3314      	adds	r3, #20
 80072ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072f2:	633a      	str	r2, [r7, #48]	; 0x30
 80072f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072fa:	e841 2300 	strex	r3, r2, [r1]
 80072fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1e3      	bne.n	80072ce <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2220      	movs	r2, #32
 800730a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	330c      	adds	r3, #12
 800731a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	e853 3f00 	ldrex	r3, [r3]
 8007322:	60fb      	str	r3, [r7, #12]
   return(result);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f023 0310 	bic.w	r3, r3, #16
 800732a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	330c      	adds	r3, #12
 8007334:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007338:	61fa      	str	r2, [r7, #28]
 800733a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733c:	69b9      	ldr	r1, [r7, #24]
 800733e:	69fa      	ldr	r2, [r7, #28]
 8007340:	e841 2300 	strex	r3, r2, [r1]
 8007344:	617b      	str	r3, [r7, #20]
   return(result);
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1e3      	bne.n	8007314 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800734c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007350:	4619      	mov	r1, r3
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f848 	bl	80073e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007358:	e023      	b.n	80073a2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800735a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800735e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007362:	2b00      	cmp	r3, #0
 8007364:	d009      	beq.n	800737a <HAL_UART_IRQHandler+0x4ea>
 8007366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800736a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736e:	2b00      	cmp	r3, #0
 8007370:	d003      	beq.n	800737a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 f929 	bl	80075ca <UART_Transmit_IT>
    return;
 8007378:	e014      	b.n	80073a4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800737a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800737e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00e      	beq.n	80073a4 <HAL_UART_IRQHandler+0x514>
 8007386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800738a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800738e:	2b00      	cmp	r3, #0
 8007390:	d008      	beq.n	80073a4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f969 	bl	800766a <UART_EndTransmit_IT>
    return;
 8007398:	e004      	b.n	80073a4 <HAL_UART_IRQHandler+0x514>
    return;
 800739a:	bf00      	nop
 800739c:	e002      	b.n	80073a4 <HAL_UART_IRQHandler+0x514>
      return;
 800739e:	bf00      	nop
 80073a0:	e000      	b.n	80073a4 <HAL_UART_IRQHandler+0x514>
      return;
 80073a2:	bf00      	nop
  }
}
 80073a4:	37e8      	adds	r7, #232	; 0xe8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop

080073ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073f4:	bf00      	nop
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b090      	sub	sp, #64	; 0x40
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	603b      	str	r3, [r7, #0]
 800740c:	4613      	mov	r3, r2
 800740e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007410:	e050      	b.n	80074b4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007418:	d04c      	beq.n	80074b4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800741a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800741c:	2b00      	cmp	r3, #0
 800741e:	d007      	beq.n	8007430 <UART_WaitOnFlagUntilTimeout+0x30>
 8007420:	f7fb faec 	bl	80029fc <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800742c:	429a      	cmp	r2, r3
 800742e:	d241      	bcs.n	80074b4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	330c      	adds	r3, #12
 8007436:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743a:	e853 3f00 	ldrex	r3, [r3]
 800743e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007442:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	330c      	adds	r3, #12
 800744e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007450:	637a      	str	r2, [r7, #52]	; 0x34
 8007452:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007454:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007456:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007458:	e841 2300 	strex	r3, r2, [r1]
 800745c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800745e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1e5      	bne.n	8007430 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3314      	adds	r3, #20
 800746a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	e853 3f00 	ldrex	r3, [r3]
 8007472:	613b      	str	r3, [r7, #16]
   return(result);
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	f023 0301 	bic.w	r3, r3, #1
 800747a:	63bb      	str	r3, [r7, #56]	; 0x38
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	3314      	adds	r3, #20
 8007482:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007484:	623a      	str	r2, [r7, #32]
 8007486:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007488:	69f9      	ldr	r1, [r7, #28]
 800748a:	6a3a      	ldr	r2, [r7, #32]
 800748c:	e841 2300 	strex	r3, r2, [r1]
 8007490:	61bb      	str	r3, [r7, #24]
   return(result);
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d1e5      	bne.n	8007464 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2220      	movs	r2, #32
 800749c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e00f      	b.n	80074d4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	4013      	ands	r3, r2
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	bf0c      	ite	eq
 80074c4:	2301      	moveq	r3, #1
 80074c6:	2300      	movne	r3, #0
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	461a      	mov	r2, r3
 80074cc:	79fb      	ldrb	r3, [r7, #7]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d09f      	beq.n	8007412 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3740      	adds	r7, #64	; 0x40
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074dc:	b480      	push	{r7}
 80074de:	b095      	sub	sp, #84	; 0x54
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	330c      	adds	r3, #12
 80074ea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ee:	e853 3f00 	ldrex	r3, [r3]
 80074f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80074f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	330c      	adds	r3, #12
 8007502:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007504:	643a      	str	r2, [r7, #64]	; 0x40
 8007506:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007508:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800750a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800750c:	e841 2300 	strex	r3, r2, [r1]
 8007510:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1e5      	bne.n	80074e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3314      	adds	r3, #20
 800751e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	e853 3f00 	ldrex	r3, [r3]
 8007526:	61fb      	str	r3, [r7, #28]
   return(result);
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	f023 0301 	bic.w	r3, r3, #1
 800752e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	3314      	adds	r3, #20
 8007536:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007538:	62fa      	str	r2, [r7, #44]	; 0x2c
 800753a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800753e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007540:	e841 2300 	strex	r3, r2, [r1]
 8007544:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007548:	2b00      	cmp	r3, #0
 800754a:	d1e5      	bne.n	8007518 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007550:	2b01      	cmp	r3, #1
 8007552:	d119      	bne.n	8007588 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	330c      	adds	r3, #12
 800755a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	60bb      	str	r3, [r7, #8]
   return(result);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f023 0310 	bic.w	r3, r3, #16
 800756a:	647b      	str	r3, [r7, #68]	; 0x44
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	330c      	adds	r3, #12
 8007572:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007574:	61ba      	str	r2, [r7, #24]
 8007576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007578:	6979      	ldr	r1, [r7, #20]
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	e841 2300 	strex	r3, r2, [r1]
 8007580:	613b      	str	r3, [r7, #16]
   return(result);
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e5      	bne.n	8007554 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007596:	bf00      	nop
 8007598:	3754      	adds	r7, #84	; 0x54
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b084      	sub	sp, #16
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f7ff ff09 	bl	80073d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c2:	bf00      	nop
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b085      	sub	sp, #20
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	2b21      	cmp	r3, #33	; 0x21
 80075dc:	d13e      	bne.n	800765c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075e6:	d114      	bne.n	8007612 <UART_Transmit_IT+0x48>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	691b      	ldr	r3, [r3, #16]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d110      	bne.n	8007612 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6a1b      	ldr	r3, [r3, #32]
 80075f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	881b      	ldrh	r3, [r3, #0]
 80075fa:	461a      	mov	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007604:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	1c9a      	adds	r2, r3, #2
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	621a      	str	r2, [r3, #32]
 8007610:	e008      	b.n	8007624 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	1c59      	adds	r1, r3, #1
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	6211      	str	r1, [r2, #32]
 800761c:	781a      	ldrb	r2, [r3, #0]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007628:	b29b      	uxth	r3, r3
 800762a:	3b01      	subs	r3, #1
 800762c:	b29b      	uxth	r3, r3
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	4619      	mov	r1, r3
 8007632:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10f      	bne.n	8007658 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68da      	ldr	r2, [r3, #12]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007646:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68da      	ldr	r2, [r3, #12]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007656:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	e000      	b.n	800765e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800765c:	2302      	movs	r3, #2
  }
}
 800765e:	4618      	mov	r0, r3
 8007660:	3714      	adds	r7, #20
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b082      	sub	sp, #8
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007680:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2220      	movs	r2, #32
 8007686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7ff fe8e 	bl	80073ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b08c      	sub	sp, #48	; 0x30
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b22      	cmp	r3, #34	; 0x22
 80076ac:	f040 80ab 	bne.w	8007806 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076b8:	d117      	bne.n	80076ea <UART_Receive_IT+0x50>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d113      	bne.n	80076ea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80076c2:	2300      	movs	r3, #0
 80076c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ca:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076d8:	b29a      	uxth	r2, r3
 80076da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076dc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e2:	1c9a      	adds	r2, r3, #2
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	629a      	str	r2, [r3, #40]	; 0x28
 80076e8:	e026      	b.n	8007738 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80076f0:	2300      	movs	r3, #0
 80076f2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076fc:	d007      	beq.n	800770e <UART_Receive_IT+0x74>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d10a      	bne.n	800771c <UART_Receive_IT+0x82>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d106      	bne.n	800771c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	b2da      	uxtb	r2, r3
 8007716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	e008      	b.n	800772e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	b2db      	uxtb	r3, r3
 8007724:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007728:	b2da      	uxtb	r2, r3
 800772a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800772c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007732:	1c5a      	adds	r2, r3, #1
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800773c:	b29b      	uxth	r3, r3
 800773e:	3b01      	subs	r3, #1
 8007740:	b29b      	uxth	r3, r3
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	4619      	mov	r1, r3
 8007746:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007748:	2b00      	cmp	r3, #0
 800774a:	d15a      	bne.n	8007802 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68da      	ldr	r2, [r3, #12]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f022 0220 	bic.w	r2, r2, #32
 800775a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68da      	ldr	r2, [r3, #12]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800776a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	695a      	ldr	r2, [r3, #20]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f022 0201 	bic.w	r2, r2, #1
 800777a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2220      	movs	r2, #32
 8007780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007788:	2b01      	cmp	r3, #1
 800778a:	d135      	bne.n	80077f8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	330c      	adds	r3, #12
 8007798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	e853 3f00 	ldrex	r3, [r3]
 80077a0:	613b      	str	r3, [r7, #16]
   return(result);
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	f023 0310 	bic.w	r3, r3, #16
 80077a8:	627b      	str	r3, [r7, #36]	; 0x24
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	330c      	adds	r3, #12
 80077b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077b2:	623a      	str	r2, [r7, #32]
 80077b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b6:	69f9      	ldr	r1, [r7, #28]
 80077b8:	6a3a      	ldr	r2, [r7, #32]
 80077ba:	e841 2300 	strex	r3, r2, [r1]
 80077be:	61bb      	str	r3, [r7, #24]
   return(result);
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d1e5      	bne.n	8007792 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0310 	and.w	r3, r3, #16
 80077d0:	2b10      	cmp	r3, #16
 80077d2:	d10a      	bne.n	80077ea <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60fb      	str	r3, [r7, #12]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077ee:	4619      	mov	r1, r3
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7ff fdf9 	bl	80073e8 <HAL_UARTEx_RxEventCallback>
 80077f6:	e002      	b.n	80077fe <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7ff fde1 	bl	80073c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80077fe:	2300      	movs	r3, #0
 8007800:	e002      	b.n	8007808 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	e000      	b.n	8007808 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007806:	2302      	movs	r3, #2
  }
}
 8007808:	4618      	mov	r0, r3
 800780a:	3730      	adds	r7, #48	; 0x30
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007814:	b0c0      	sub	sp, #256	; 0x100
 8007816:	af00      	add	r7, sp, #0
 8007818:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800781c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800782c:	68d9      	ldr	r1, [r3, #12]
 800782e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	ea40 0301 	orr.w	r3, r0, r1
 8007838:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800783a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007844:	691b      	ldr	r3, [r3, #16]
 8007846:	431a      	orrs	r2, r3
 8007848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800784c:	695b      	ldr	r3, [r3, #20]
 800784e:	431a      	orrs	r2, r3
 8007850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007854:	69db      	ldr	r3, [r3, #28]
 8007856:	4313      	orrs	r3, r2
 8007858:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800785c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007868:	f021 010c 	bic.w	r1, r1, #12
 800786c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007876:	430b      	orrs	r3, r1
 8007878:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800787a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800788a:	6999      	ldr	r1, [r3, #24]
 800788c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	ea40 0301 	orr.w	r3, r0, r1
 8007896:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	4b8f      	ldr	r3, [pc, #572]	; (8007adc <UART_SetConfig+0x2cc>)
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d005      	beq.n	80078b0 <UART_SetConfig+0xa0>
 80078a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	4b8d      	ldr	r3, [pc, #564]	; (8007ae0 <UART_SetConfig+0x2d0>)
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d104      	bne.n	80078ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80078b0:	f7fd fccc 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 80078b4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80078b8:	e003      	b.n	80078c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078ba:	f7fd fcb3 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 80078be:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078c6:	69db      	ldr	r3, [r3, #28]
 80078c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078cc:	f040 810c 	bne.w	8007ae8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80078d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078d4:	2200      	movs	r2, #0
 80078d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80078da:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80078de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80078e2:	4622      	mov	r2, r4
 80078e4:	462b      	mov	r3, r5
 80078e6:	1891      	adds	r1, r2, r2
 80078e8:	65b9      	str	r1, [r7, #88]	; 0x58
 80078ea:	415b      	adcs	r3, r3
 80078ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80078ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80078f2:	4621      	mov	r1, r4
 80078f4:	eb12 0801 	adds.w	r8, r2, r1
 80078f8:	4629      	mov	r1, r5
 80078fa:	eb43 0901 	adc.w	r9, r3, r1
 80078fe:	f04f 0200 	mov.w	r2, #0
 8007902:	f04f 0300 	mov.w	r3, #0
 8007906:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800790a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800790e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007912:	4690      	mov	r8, r2
 8007914:	4699      	mov	r9, r3
 8007916:	4623      	mov	r3, r4
 8007918:	eb18 0303 	adds.w	r3, r8, r3
 800791c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007920:	462b      	mov	r3, r5
 8007922:	eb49 0303 	adc.w	r3, r9, r3
 8007926:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800792a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007936:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800793a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800793e:	460b      	mov	r3, r1
 8007940:	18db      	adds	r3, r3, r3
 8007942:	653b      	str	r3, [r7, #80]	; 0x50
 8007944:	4613      	mov	r3, r2
 8007946:	eb42 0303 	adc.w	r3, r2, r3
 800794a:	657b      	str	r3, [r7, #84]	; 0x54
 800794c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007950:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007954:	f7f9 f998 	bl	8000c88 <__aeabi_uldivmod>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	4b61      	ldr	r3, [pc, #388]	; (8007ae4 <UART_SetConfig+0x2d4>)
 800795e:	fba3 2302 	umull	r2, r3, r3, r2
 8007962:	095b      	lsrs	r3, r3, #5
 8007964:	011c      	lsls	r4, r3, #4
 8007966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800796a:	2200      	movs	r2, #0
 800796c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007970:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007974:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007978:	4642      	mov	r2, r8
 800797a:	464b      	mov	r3, r9
 800797c:	1891      	adds	r1, r2, r2
 800797e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007980:	415b      	adcs	r3, r3
 8007982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007984:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007988:	4641      	mov	r1, r8
 800798a:	eb12 0a01 	adds.w	sl, r2, r1
 800798e:	4649      	mov	r1, r9
 8007990:	eb43 0b01 	adc.w	fp, r3, r1
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	f04f 0300 	mov.w	r3, #0
 800799c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80079a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80079a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079a8:	4692      	mov	sl, r2
 80079aa:	469b      	mov	fp, r3
 80079ac:	4643      	mov	r3, r8
 80079ae:	eb1a 0303 	adds.w	r3, sl, r3
 80079b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80079b6:	464b      	mov	r3, r9
 80079b8:	eb4b 0303 	adc.w	r3, fp, r3
 80079bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80079c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80079cc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80079d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80079d4:	460b      	mov	r3, r1
 80079d6:	18db      	adds	r3, r3, r3
 80079d8:	643b      	str	r3, [r7, #64]	; 0x40
 80079da:	4613      	mov	r3, r2
 80079dc:	eb42 0303 	adc.w	r3, r2, r3
 80079e0:	647b      	str	r3, [r7, #68]	; 0x44
 80079e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80079e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80079ea:	f7f9 f94d 	bl	8000c88 <__aeabi_uldivmod>
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	4611      	mov	r1, r2
 80079f4:	4b3b      	ldr	r3, [pc, #236]	; (8007ae4 <UART_SetConfig+0x2d4>)
 80079f6:	fba3 2301 	umull	r2, r3, r3, r1
 80079fa:	095b      	lsrs	r3, r3, #5
 80079fc:	2264      	movs	r2, #100	; 0x64
 80079fe:	fb02 f303 	mul.w	r3, r2, r3
 8007a02:	1acb      	subs	r3, r1, r3
 8007a04:	00db      	lsls	r3, r3, #3
 8007a06:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007a0a:	4b36      	ldr	r3, [pc, #216]	; (8007ae4 <UART_SetConfig+0x2d4>)
 8007a0c:	fba3 2302 	umull	r2, r3, r3, r2
 8007a10:	095b      	lsrs	r3, r3, #5
 8007a12:	005b      	lsls	r3, r3, #1
 8007a14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007a18:	441c      	add	r4, r3
 8007a1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a24:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007a28:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007a2c:	4642      	mov	r2, r8
 8007a2e:	464b      	mov	r3, r9
 8007a30:	1891      	adds	r1, r2, r2
 8007a32:	63b9      	str	r1, [r7, #56]	; 0x38
 8007a34:	415b      	adcs	r3, r3
 8007a36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007a3c:	4641      	mov	r1, r8
 8007a3e:	1851      	adds	r1, r2, r1
 8007a40:	6339      	str	r1, [r7, #48]	; 0x30
 8007a42:	4649      	mov	r1, r9
 8007a44:	414b      	adcs	r3, r1
 8007a46:	637b      	str	r3, [r7, #52]	; 0x34
 8007a48:	f04f 0200 	mov.w	r2, #0
 8007a4c:	f04f 0300 	mov.w	r3, #0
 8007a50:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007a54:	4659      	mov	r1, fp
 8007a56:	00cb      	lsls	r3, r1, #3
 8007a58:	4651      	mov	r1, sl
 8007a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a5e:	4651      	mov	r1, sl
 8007a60:	00ca      	lsls	r2, r1, #3
 8007a62:	4610      	mov	r0, r2
 8007a64:	4619      	mov	r1, r3
 8007a66:	4603      	mov	r3, r0
 8007a68:	4642      	mov	r2, r8
 8007a6a:	189b      	adds	r3, r3, r2
 8007a6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a70:	464b      	mov	r3, r9
 8007a72:	460a      	mov	r2, r1
 8007a74:	eb42 0303 	adc.w	r3, r2, r3
 8007a78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007a88:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007a8c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007a90:	460b      	mov	r3, r1
 8007a92:	18db      	adds	r3, r3, r3
 8007a94:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a96:	4613      	mov	r3, r2
 8007a98:	eb42 0303 	adc.w	r3, r2, r3
 8007a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007aa2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007aa6:	f7f9 f8ef 	bl	8000c88 <__aeabi_uldivmod>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	4b0d      	ldr	r3, [pc, #52]	; (8007ae4 <UART_SetConfig+0x2d4>)
 8007ab0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ab4:	095b      	lsrs	r3, r3, #5
 8007ab6:	2164      	movs	r1, #100	; 0x64
 8007ab8:	fb01 f303 	mul.w	r3, r1, r3
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	00db      	lsls	r3, r3, #3
 8007ac0:	3332      	adds	r3, #50	; 0x32
 8007ac2:	4a08      	ldr	r2, [pc, #32]	; (8007ae4 <UART_SetConfig+0x2d4>)
 8007ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac8:	095b      	lsrs	r3, r3, #5
 8007aca:	f003 0207 	and.w	r2, r3, #7
 8007ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4422      	add	r2, r4
 8007ad6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ad8:	e105      	b.n	8007ce6 <UART_SetConfig+0x4d6>
 8007ada:	bf00      	nop
 8007adc:	40011000 	.word	0x40011000
 8007ae0:	40011400 	.word	0x40011400
 8007ae4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ae8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007aec:	2200      	movs	r2, #0
 8007aee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007af2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007af6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007afa:	4642      	mov	r2, r8
 8007afc:	464b      	mov	r3, r9
 8007afe:	1891      	adds	r1, r2, r2
 8007b00:	6239      	str	r1, [r7, #32]
 8007b02:	415b      	adcs	r3, r3
 8007b04:	627b      	str	r3, [r7, #36]	; 0x24
 8007b06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b0a:	4641      	mov	r1, r8
 8007b0c:	1854      	adds	r4, r2, r1
 8007b0e:	4649      	mov	r1, r9
 8007b10:	eb43 0501 	adc.w	r5, r3, r1
 8007b14:	f04f 0200 	mov.w	r2, #0
 8007b18:	f04f 0300 	mov.w	r3, #0
 8007b1c:	00eb      	lsls	r3, r5, #3
 8007b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b22:	00e2      	lsls	r2, r4, #3
 8007b24:	4614      	mov	r4, r2
 8007b26:	461d      	mov	r5, r3
 8007b28:	4643      	mov	r3, r8
 8007b2a:	18e3      	adds	r3, r4, r3
 8007b2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007b30:	464b      	mov	r3, r9
 8007b32:	eb45 0303 	adc.w	r3, r5, r3
 8007b36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007b46:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007b4a:	f04f 0200 	mov.w	r2, #0
 8007b4e:	f04f 0300 	mov.w	r3, #0
 8007b52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007b56:	4629      	mov	r1, r5
 8007b58:	008b      	lsls	r3, r1, #2
 8007b5a:	4621      	mov	r1, r4
 8007b5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b60:	4621      	mov	r1, r4
 8007b62:	008a      	lsls	r2, r1, #2
 8007b64:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007b68:	f7f9 f88e 	bl	8000c88 <__aeabi_uldivmod>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	4b60      	ldr	r3, [pc, #384]	; (8007cf4 <UART_SetConfig+0x4e4>)
 8007b72:	fba3 2302 	umull	r2, r3, r3, r2
 8007b76:	095b      	lsrs	r3, r3, #5
 8007b78:	011c      	lsls	r4, r3, #4
 8007b7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007b84:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007b88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007b8c:	4642      	mov	r2, r8
 8007b8e:	464b      	mov	r3, r9
 8007b90:	1891      	adds	r1, r2, r2
 8007b92:	61b9      	str	r1, [r7, #24]
 8007b94:	415b      	adcs	r3, r3
 8007b96:	61fb      	str	r3, [r7, #28]
 8007b98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b9c:	4641      	mov	r1, r8
 8007b9e:	1851      	adds	r1, r2, r1
 8007ba0:	6139      	str	r1, [r7, #16]
 8007ba2:	4649      	mov	r1, r9
 8007ba4:	414b      	adcs	r3, r1
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	f04f 0200 	mov.w	r2, #0
 8007bac:	f04f 0300 	mov.w	r3, #0
 8007bb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bb4:	4659      	mov	r1, fp
 8007bb6:	00cb      	lsls	r3, r1, #3
 8007bb8:	4651      	mov	r1, sl
 8007bba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bbe:	4651      	mov	r1, sl
 8007bc0:	00ca      	lsls	r2, r1, #3
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	4619      	mov	r1, r3
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	4642      	mov	r2, r8
 8007bca:	189b      	adds	r3, r3, r2
 8007bcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007bd0:	464b      	mov	r3, r9
 8007bd2:	460a      	mov	r2, r1
 8007bd4:	eb42 0303 	adc.w	r3, r2, r3
 8007bd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007be6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007be8:	f04f 0200 	mov.w	r2, #0
 8007bec:	f04f 0300 	mov.w	r3, #0
 8007bf0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007bf4:	4649      	mov	r1, r9
 8007bf6:	008b      	lsls	r3, r1, #2
 8007bf8:	4641      	mov	r1, r8
 8007bfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bfe:	4641      	mov	r1, r8
 8007c00:	008a      	lsls	r2, r1, #2
 8007c02:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007c06:	f7f9 f83f 	bl	8000c88 <__aeabi_uldivmod>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	4b39      	ldr	r3, [pc, #228]	; (8007cf4 <UART_SetConfig+0x4e4>)
 8007c10:	fba3 1302 	umull	r1, r3, r3, r2
 8007c14:	095b      	lsrs	r3, r3, #5
 8007c16:	2164      	movs	r1, #100	; 0x64
 8007c18:	fb01 f303 	mul.w	r3, r1, r3
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	011b      	lsls	r3, r3, #4
 8007c20:	3332      	adds	r3, #50	; 0x32
 8007c22:	4a34      	ldr	r2, [pc, #208]	; (8007cf4 <UART_SetConfig+0x4e4>)
 8007c24:	fba2 2303 	umull	r2, r3, r2, r3
 8007c28:	095b      	lsrs	r3, r3, #5
 8007c2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c2e:	441c      	add	r4, r3
 8007c30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c34:	2200      	movs	r2, #0
 8007c36:	673b      	str	r3, [r7, #112]	; 0x70
 8007c38:	677a      	str	r2, [r7, #116]	; 0x74
 8007c3a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007c3e:	4642      	mov	r2, r8
 8007c40:	464b      	mov	r3, r9
 8007c42:	1891      	adds	r1, r2, r2
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	415b      	adcs	r3, r3
 8007c48:	60fb      	str	r3, [r7, #12]
 8007c4a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c4e:	4641      	mov	r1, r8
 8007c50:	1851      	adds	r1, r2, r1
 8007c52:	6039      	str	r1, [r7, #0]
 8007c54:	4649      	mov	r1, r9
 8007c56:	414b      	adcs	r3, r1
 8007c58:	607b      	str	r3, [r7, #4]
 8007c5a:	f04f 0200 	mov.w	r2, #0
 8007c5e:	f04f 0300 	mov.w	r3, #0
 8007c62:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007c66:	4659      	mov	r1, fp
 8007c68:	00cb      	lsls	r3, r1, #3
 8007c6a:	4651      	mov	r1, sl
 8007c6c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c70:	4651      	mov	r1, sl
 8007c72:	00ca      	lsls	r2, r1, #3
 8007c74:	4610      	mov	r0, r2
 8007c76:	4619      	mov	r1, r3
 8007c78:	4603      	mov	r3, r0
 8007c7a:	4642      	mov	r2, r8
 8007c7c:	189b      	adds	r3, r3, r2
 8007c7e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c80:	464b      	mov	r3, r9
 8007c82:	460a      	mov	r2, r1
 8007c84:	eb42 0303 	adc.w	r3, r2, r3
 8007c88:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	663b      	str	r3, [r7, #96]	; 0x60
 8007c94:	667a      	str	r2, [r7, #100]	; 0x64
 8007c96:	f04f 0200 	mov.w	r2, #0
 8007c9a:	f04f 0300 	mov.w	r3, #0
 8007c9e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007ca2:	4649      	mov	r1, r9
 8007ca4:	008b      	lsls	r3, r1, #2
 8007ca6:	4641      	mov	r1, r8
 8007ca8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007cac:	4641      	mov	r1, r8
 8007cae:	008a      	lsls	r2, r1, #2
 8007cb0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007cb4:	f7f8 ffe8 	bl	8000c88 <__aeabi_uldivmod>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4b0d      	ldr	r3, [pc, #52]	; (8007cf4 <UART_SetConfig+0x4e4>)
 8007cbe:	fba3 1302 	umull	r1, r3, r3, r2
 8007cc2:	095b      	lsrs	r3, r3, #5
 8007cc4:	2164      	movs	r1, #100	; 0x64
 8007cc6:	fb01 f303 	mul.w	r3, r1, r3
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	011b      	lsls	r3, r3, #4
 8007cce:	3332      	adds	r3, #50	; 0x32
 8007cd0:	4a08      	ldr	r2, [pc, #32]	; (8007cf4 <UART_SetConfig+0x4e4>)
 8007cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd6:	095b      	lsrs	r3, r3, #5
 8007cd8:	f003 020f 	and.w	r2, r3, #15
 8007cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4422      	add	r2, r4
 8007ce4:	609a      	str	r2, [r3, #8]
}
 8007ce6:	bf00      	nop
 8007ce8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007cec:	46bd      	mov	sp, r7
 8007cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cf2:	bf00      	nop
 8007cf4:	51eb851f 	.word	0x51eb851f

08007cf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b08a      	sub	sp, #40	; 0x28
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d00:	2300      	movs	r3, #0
 8007d02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d04:	f000 fb6c 	bl	80083e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d08:	4b58      	ldr	r3, [pc, #352]	; (8007e6c <pvPortMalloc+0x174>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007d10:	f000 f8b6 	bl	8007e80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007d14:	4b56      	ldr	r3, [pc, #344]	; (8007e70 <pvPortMalloc+0x178>)
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f040 808e 	bne.w	8007e3e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d01d      	beq.n	8007d64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007d28:	2208      	movs	r2, #8
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f003 0307 	and.w	r3, r3, #7
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d014      	beq.n	8007d64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f023 0307 	bic.w	r3, r3, #7
 8007d40:	3308      	adds	r3, #8
 8007d42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00a      	beq.n	8007d64 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d52:	f383 8811 	msr	BASEPRI, r3
 8007d56:	f3bf 8f6f 	isb	sy
 8007d5a:	f3bf 8f4f 	dsb	sy
 8007d5e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007d60:	bf00      	nop
 8007d62:	e7fe      	b.n	8007d62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d069      	beq.n	8007e3e <pvPortMalloc+0x146>
 8007d6a:	4b42      	ldr	r3, [pc, #264]	; (8007e74 <pvPortMalloc+0x17c>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d864      	bhi.n	8007e3e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d74:	4b40      	ldr	r3, [pc, #256]	; (8007e78 <pvPortMalloc+0x180>)
 8007d76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d78:	4b3f      	ldr	r3, [pc, #252]	; (8007e78 <pvPortMalloc+0x180>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d7e:	e004      	b.n	8007d8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d903      	bls.n	8007d9c <pvPortMalloc+0xa4>
 8007d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d1f1      	bne.n	8007d80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d9c:	4b33      	ldr	r3, [pc, #204]	; (8007e6c <pvPortMalloc+0x174>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d04b      	beq.n	8007e3e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007da6:	6a3b      	ldr	r3, [r7, #32]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2208      	movs	r2, #8
 8007dac:	4413      	add	r3, r2
 8007dae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dba:	685a      	ldr	r2, [r3, #4]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	1ad2      	subs	r2, r2, r3
 8007dc0:	2308      	movs	r3, #8
 8007dc2:	005b      	lsls	r3, r3, #1
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d91f      	bls.n	8007e08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4413      	add	r3, r2
 8007dce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	f003 0307 	and.w	r3, r3, #7
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00a      	beq.n	8007df0 <pvPortMalloc+0xf8>
	__asm volatile
 8007dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dde:	f383 8811 	msr	BASEPRI, r3
 8007de2:	f3bf 8f6f 	isb	sy
 8007de6:	f3bf 8f4f 	dsb	sy
 8007dea:	613b      	str	r3, [r7, #16]
}
 8007dec:	bf00      	nop
 8007dee:	e7fe      	b.n	8007dee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df2:	685a      	ldr	r2, [r3, #4]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	1ad2      	subs	r2, r2, r3
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e02:	69b8      	ldr	r0, [r7, #24]
 8007e04:	f000 f89e 	bl	8007f44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e08:	4b1a      	ldr	r3, [pc, #104]	; (8007e74 <pvPortMalloc+0x17c>)
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	4a18      	ldr	r2, [pc, #96]	; (8007e74 <pvPortMalloc+0x17c>)
 8007e14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007e16:	4b17      	ldr	r3, [pc, #92]	; (8007e74 <pvPortMalloc+0x17c>)
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	4b18      	ldr	r3, [pc, #96]	; (8007e7c <pvPortMalloc+0x184>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d203      	bcs.n	8007e2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007e22:	4b14      	ldr	r3, [pc, #80]	; (8007e74 <pvPortMalloc+0x17c>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a15      	ldr	r2, [pc, #84]	; (8007e7c <pvPortMalloc+0x184>)
 8007e28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e2c:	685a      	ldr	r2, [r3, #4]
 8007e2e:	4b10      	ldr	r3, [pc, #64]	; (8007e70 <pvPortMalloc+0x178>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	431a      	orrs	r2, r3
 8007e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007e3e:	f000 fadd 	bl	80083fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	f003 0307 	and.w	r3, r3, #7
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d00a      	beq.n	8007e62 <pvPortMalloc+0x16a>
	__asm volatile
 8007e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e50:	f383 8811 	msr	BASEPRI, r3
 8007e54:	f3bf 8f6f 	isb	sy
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	60fb      	str	r3, [r7, #12]
}
 8007e5e:	bf00      	nop
 8007e60:	e7fe      	b.n	8007e60 <pvPortMalloc+0x168>
	return pvReturn;
 8007e62:	69fb      	ldr	r3, [r7, #28]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3728      	adds	r7, #40	; 0x28
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	200141e0 	.word	0x200141e0
 8007e70:	200141ec 	.word	0x200141ec
 8007e74:	200141e4 	.word	0x200141e4
 8007e78:	200141d8 	.word	0x200141d8
 8007e7c:	200141e8 	.word	0x200141e8

08007e80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007e86:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8007e8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007e8c:	4b27      	ldr	r3, [pc, #156]	; (8007f2c <prvHeapInit+0xac>)
 8007e8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f003 0307 	and.w	r3, r3, #7
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00c      	beq.n	8007eb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3307      	adds	r3, #7
 8007e9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f023 0307 	bic.w	r3, r3, #7
 8007ea6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	4a1f      	ldr	r2, [pc, #124]	; (8007f2c <prvHeapInit+0xac>)
 8007eb0:	4413      	add	r3, r2
 8007eb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007eb8:	4a1d      	ldr	r2, [pc, #116]	; (8007f30 <prvHeapInit+0xb0>)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007ebe:	4b1c      	ldr	r3, [pc, #112]	; (8007f30 <prvHeapInit+0xb0>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	4413      	add	r3, r2
 8007eca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ecc:	2208      	movs	r2, #8
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	1a9b      	subs	r3, r3, r2
 8007ed2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f023 0307 	bic.w	r3, r3, #7
 8007eda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4a15      	ldr	r2, [pc, #84]	; (8007f34 <prvHeapInit+0xb4>)
 8007ee0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ee2:	4b14      	ldr	r3, [pc, #80]	; (8007f34 <prvHeapInit+0xb4>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007eea:	4b12      	ldr	r3, [pc, #72]	; (8007f34 <prvHeapInit+0xb4>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	1ad2      	subs	r2, r2, r3
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f00:	4b0c      	ldr	r3, [pc, #48]	; (8007f34 <prvHeapInit+0xb4>)
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	4a0a      	ldr	r2, [pc, #40]	; (8007f38 <prvHeapInit+0xb8>)
 8007f0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	4a09      	ldr	r2, [pc, #36]	; (8007f3c <prvHeapInit+0xbc>)
 8007f16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f18:	4b09      	ldr	r3, [pc, #36]	; (8007f40 <prvHeapInit+0xc0>)
 8007f1a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007f1e:	601a      	str	r2, [r3, #0]
}
 8007f20:	bf00      	nop
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	200015d8 	.word	0x200015d8
 8007f30:	200141d8 	.word	0x200141d8
 8007f34:	200141e0 	.word	0x200141e0
 8007f38:	200141e8 	.word	0x200141e8
 8007f3c:	200141e4 	.word	0x200141e4
 8007f40:	200141ec 	.word	0x200141ec

08007f44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007f44:	b480      	push	{r7}
 8007f46:	b085      	sub	sp, #20
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007f4c:	4b28      	ldr	r3, [pc, #160]	; (8007ff0 <prvInsertBlockIntoFreeList+0xac>)
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	e002      	b.n	8007f58 <prvInsertBlockIntoFreeList+0x14>
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	60fb      	str	r3, [r7, #12]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d8f7      	bhi.n	8007f52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	68ba      	ldr	r2, [r7, #8]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d108      	bne.n	8007f86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	685a      	ldr	r2, [r3, #4]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	441a      	add	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	441a      	add	r2, r3
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d118      	bne.n	8007fcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	4b15      	ldr	r3, [pc, #84]	; (8007ff4 <prvInsertBlockIntoFreeList+0xb0>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d00d      	beq.n	8007fc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	685a      	ldr	r2, [r3, #4]
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	441a      	add	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	601a      	str	r2, [r3, #0]
 8007fc0:	e008      	b.n	8007fd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007fc2:	4b0c      	ldr	r3, [pc, #48]	; (8007ff4 <prvInsertBlockIntoFreeList+0xb0>)
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	601a      	str	r2, [r3, #0]
 8007fca:	e003      	b.n	8007fd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007fd4:	68fa      	ldr	r2, [r7, #12]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d002      	beq.n	8007fe2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fe2:	bf00      	nop
 8007fe4:	3714      	adds	r7, #20
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop
 8007ff0:	200141d8 	.word	0x200141d8
 8007ff4:	200141e0 	.word	0x200141e0

08007ff8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f103 0208 	add.w	r2, r3, #8
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f04f 32ff 	mov.w	r2, #4294967295
 8008010:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f103 0208 	add.w	r2, r3, #8
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f103 0208 	add.w	r2, r3, #8
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	689a      	ldr	r2, [r3, #8]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	683a      	ldr	r2, [r7, #0]
 800805c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	683a      	ldr	r2, [r7, #0]
 8008062:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	1c5a      	adds	r2, r3, #1
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	601a      	str	r2, [r3, #0]
}
 8008074:	bf00      	nop
 8008076:	3714      	adds	r7, #20
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	687a      	ldr	r2, [r7, #4]
 8008094:	6892      	ldr	r2, [r2, #8]
 8008096:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	6852      	ldr	r2, [r2, #4]
 80080a0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d103      	bne.n	80080b4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	689a      	ldr	r2, [r3, #8]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	1e5a      	subs	r2, r3, #1
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3714      	adds	r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b084      	sub	sp, #16
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10a      	bne.n	80080fe <xQueueGenericReset+0x2a>
	__asm volatile
 80080e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ec:	f383 8811 	msr	BASEPRI, r3
 80080f0:	f3bf 8f6f 	isb	sy
 80080f4:	f3bf 8f4f 	dsb	sy
 80080f8:	60bb      	str	r3, [r7, #8]
}
 80080fa:	bf00      	nop
 80080fc:	e7fe      	b.n	80080fc <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80080fe:	f000 fbc3 	bl	8008888 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800810a:	68f9      	ldr	r1, [r7, #12]
 800810c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800810e:	fb01 f303 	mul.w	r3, r1, r3
 8008112:	441a      	add	r2, r3
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2200      	movs	r2, #0
 800811c:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800812e:	3b01      	subs	r3, #1
 8008130:	68f9      	ldr	r1, [r7, #12]
 8008132:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008134:	fb01 f303 	mul.w	r3, r1, r3
 8008138:	441a      	add	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	22ff      	movs	r2, #255	; 0xff
 8008142:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	22ff      	movs	r2, #255	; 0xff
 800814a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d114      	bne.n	800817e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d01a      	beq.n	8008192 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	3310      	adds	r3, #16
 8008160:	4618      	mov	r0, r3
 8008162:	f000 fafb 	bl	800875c <xTaskRemoveFromEventList>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d012      	beq.n	8008192 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800816c:	4b0c      	ldr	r3, [pc, #48]	; (80081a0 <xQueueGenericReset+0xcc>)
 800816e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	f3bf 8f4f 	dsb	sy
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	e009      	b.n	8008192 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	3310      	adds	r3, #16
 8008182:	4618      	mov	r0, r3
 8008184:	f7ff ff38 	bl	8007ff8 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	3324      	adds	r3, #36	; 0x24
 800818c:	4618      	mov	r0, r3
 800818e:	f7ff ff33 	bl	8007ff8 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8008192:	f000 fba9 	bl	80088e8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8008196:	2301      	movs	r3, #1
}
 8008198:	4618      	mov	r0, r3
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	e000ed04 	.word	0xe000ed04

080081a4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b08c      	sub	sp, #48	; 0x30
 80081a8:	af02      	add	r7, sp, #8
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	4613      	mov	r3, r2
 80081b0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d10a      	bne.n	80081ce <xQueueGenericCreate+0x2a>
	__asm volatile
 80081b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081bc:	f383 8811 	msr	BASEPRI, r3
 80081c0:	f3bf 8f6f 	isb	sy
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	61bb      	str	r3, [r7, #24]
}
 80081ca:	bf00      	nop
 80081cc:	e7fe      	b.n	80081cc <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	68ba      	ldr	r2, [r7, #8]
 80081d2:	fb02 f303 	mul.w	r3, r2, r3
 80081d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d006      	beq.n	80081ec <xQueueGenericCreate+0x48>
 80081de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d101      	bne.n	80081f0 <xQueueGenericCreate+0x4c>
 80081ec:	2301      	movs	r3, #1
 80081ee:	e000      	b.n	80081f2 <xQueueGenericCreate+0x4e>
 80081f0:	2300      	movs	r3, #0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d10a      	bne.n	800820c <xQueueGenericCreate+0x68>
	__asm volatile
 80081f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fa:	f383 8811 	msr	BASEPRI, r3
 80081fe:	f3bf 8f6f 	isb	sy
 8008202:	f3bf 8f4f 	dsb	sy
 8008206:	617b      	str	r3, [r7, #20]
}
 8008208:	bf00      	nop
 800820a:	e7fe      	b.n	800820a <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800820c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8008212:	d90a      	bls.n	800822a <xQueueGenericCreate+0x86>
	__asm volatile
 8008214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008218:	f383 8811 	msr	BASEPRI, r3
 800821c:	f3bf 8f6f 	isb	sy
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	613b      	str	r3, [r7, #16]
}
 8008226:	bf00      	nop
 8008228:	e7fe      	b.n	8008228 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800822a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822c:	3350      	adds	r3, #80	; 0x50
 800822e:	4618      	mov	r0, r3
 8008230:	f7ff fd62 	bl	8007cf8 <pvPortMalloc>
 8008234:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8008236:	6a3b      	ldr	r3, [r7, #32]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d00d      	beq.n	8008258 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	3350      	adds	r3, #80	; 0x50
 8008244:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008246:	79fa      	ldrb	r2, [r7, #7]
 8008248:	6a3b      	ldr	r3, [r7, #32]
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	4613      	mov	r3, r2
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	68b9      	ldr	r1, [r7, #8]
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 f805 	bl	8008262 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8008258:	6a3b      	ldr	r3, [r7, #32]
    }
 800825a:	4618      	mov	r0, r3
 800825c:	3728      	adds	r7, #40	; 0x28
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b084      	sub	sp, #16
 8008266:	af00      	add	r7, sp, #0
 8008268:	60f8      	str	r0, [r7, #12]
 800826a:	60b9      	str	r1, [r7, #8]
 800826c:	607a      	str	r2, [r7, #4]
 800826e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d103      	bne.n	800827e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	69ba      	ldr	r2, [r7, #24]
 800827a:	601a      	str	r2, [r3, #0]
 800827c:	e002      	b.n	8008284 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	68ba      	ldr	r2, [r7, #8]
 800828e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008290:	2101      	movs	r1, #1
 8008292:	69b8      	ldr	r0, [r7, #24]
 8008294:	f7ff ff1e 	bl	80080d4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	78fa      	ldrb	r2, [r7, #3]
 800829c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80082a0:	bf00      	nop
 80082a2:	3710      	adds	r7, #16
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08e      	sub	sp, #56	; 0x38
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 80082b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10a      	bne.n	80082d2 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80082bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	623b      	str	r3, [r7, #32]
}
 80082ce:	bf00      	nop
 80082d0:	e7fe      	b.n	80082d0 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80082d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00a      	beq.n	80082f0 <xQueueGiveFromISR+0x48>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	61fb      	str	r3, [r7, #28]
}
 80082ec:	bf00      	nop
 80082ee:	e7fe      	b.n	80082ee <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80082f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d103      	bne.n	8008300 <xQueueGiveFromISR+0x58>
 80082f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d101      	bne.n	8008304 <xQueueGiveFromISR+0x5c>
 8008300:	2301      	movs	r3, #1
 8008302:	e000      	b.n	8008306 <xQueueGiveFromISR+0x5e>
 8008304:	2300      	movs	r3, #0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d10a      	bne.n	8008320 <xQueueGiveFromISR+0x78>
	__asm volatile
 800830a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	61bb      	str	r3, [r7, #24]
}
 800831c:	bf00      	nop
 800831e:	e7fe      	b.n	800831e <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008320:	f000 fb64 	bl	80089ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008324:	f3ef 8211 	mrs	r2, BASEPRI
 8008328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800832c:	f383 8811 	msr	BASEPRI, r3
 8008330:	f3bf 8f6f 	isb	sy
 8008334:	f3bf 8f4f 	dsb	sy
 8008338:	617a      	str	r2, [r7, #20]
 800833a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800833c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800833e:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008344:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8008346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800834a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800834c:	429a      	cmp	r2, r3
 800834e:	d23a      	bcs.n	80083c6 <xQueueGiveFromISR+0x11e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8008350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008352:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008356:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800835a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835c:	1c5a      	adds	r2, r3, #1
 800835e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008360:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8008362:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800836a:	d112      	bne.n	8008392 <xQueueGiveFromISR+0xea>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800836c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800836e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008370:	2b00      	cmp	r3, #0
 8008372:	d025      	beq.n	80083c0 <xQueueGiveFromISR+0x118>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008376:	3324      	adds	r3, #36	; 0x24
 8008378:	4618      	mov	r0, r3
 800837a:	f000 f9ef 	bl	800875c <xTaskRemoveFromEventList>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d01d      	beq.n	80083c0 <xQueueGiveFromISR+0x118>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d01a      	beq.n	80083c0 <xQueueGiveFromISR+0x118>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	2201      	movs	r2, #1
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	e016      	b.n	80083c0 <xQueueGiveFromISR+0x118>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8008392:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008396:	2b7f      	cmp	r3, #127	; 0x7f
 8008398:	d10a      	bne.n	80083b0 <xQueueGiveFromISR+0x108>
	__asm volatile
 800839a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839e:	f383 8811 	msr	BASEPRI, r3
 80083a2:	f3bf 8f6f 	isb	sy
 80083a6:	f3bf 8f4f 	dsb	sy
 80083aa:	60fb      	str	r3, [r7, #12]
}
 80083ac:	bf00      	nop
 80083ae:	e7fe      	b.n	80083ae <xQueueGiveFromISR+0x106>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80083b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80083b4:	3301      	adds	r3, #1
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	b25a      	sxtb	r2, r3
 80083ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80083c0:	2301      	movs	r3, #1
 80083c2:	637b      	str	r3, [r7, #52]	; 0x34
 80083c4:	e001      	b.n	80083ca <xQueueGiveFromISR+0x122>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80083c6:	2300      	movs	r3, #0
 80083c8:	637b      	str	r3, [r7, #52]	; 0x34
 80083ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083cc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80083d4:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80083d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3738      	adds	r7, #56	; 0x38
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80083e0:	b480      	push	{r7}
 80083e2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80083e4:	4b04      	ldr	r3, [pc, #16]	; (80083f8 <vTaskSuspendAll+0x18>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3301      	adds	r3, #1
 80083ea:	4a03      	ldr	r2, [pc, #12]	; (80083f8 <vTaskSuspendAll+0x18>)
 80083ec:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80083ee:	bf00      	nop
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	20014358 	.word	0x20014358

080083fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008402:	2300      	movs	r3, #0
 8008404:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008406:	2300      	movs	r3, #0
 8008408:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800840a:	4b41      	ldr	r3, [pc, #260]	; (8008510 <xTaskResumeAll+0x114>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d10a      	bne.n	8008428 <xTaskResumeAll+0x2c>
	__asm volatile
 8008412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	603b      	str	r3, [r7, #0]
}
 8008424:	bf00      	nop
 8008426:	e7fe      	b.n	8008426 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008428:	f000 fa2e 	bl	8008888 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800842c:	4b38      	ldr	r3, [pc, #224]	; (8008510 <xTaskResumeAll+0x114>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	3b01      	subs	r3, #1
 8008432:	4a37      	ldr	r2, [pc, #220]	; (8008510 <xTaskResumeAll+0x114>)
 8008434:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008436:	4b36      	ldr	r3, [pc, #216]	; (8008510 <xTaskResumeAll+0x114>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d161      	bne.n	8008502 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800843e:	4b35      	ldr	r3, [pc, #212]	; (8008514 <xTaskResumeAll+0x118>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d05d      	beq.n	8008502 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008446:	e02e      	b.n	80084a6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008448:	4b33      	ldr	r3, [pc, #204]	; (8008518 <xTaskResumeAll+0x11c>)
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	3318      	adds	r3, #24
 8008454:	4618      	mov	r0, r3
 8008456:	f7ff fe13 	bl	8008080 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	3304      	adds	r3, #4
 800845e:	4618      	mov	r0, r3
 8008460:	f7ff fe0e 	bl	8008080 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008468:	2201      	movs	r2, #1
 800846a:	409a      	lsls	r2, r3
 800846c:	4b2b      	ldr	r3, [pc, #172]	; (800851c <xTaskResumeAll+0x120>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4313      	orrs	r3, r2
 8008472:	4a2a      	ldr	r2, [pc, #168]	; (800851c <xTaskResumeAll+0x120>)
 8008474:	6013      	str	r3, [r2, #0]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800847a:	4613      	mov	r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	4413      	add	r3, r2
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	4a27      	ldr	r2, [pc, #156]	; (8008520 <xTaskResumeAll+0x124>)
 8008484:	441a      	add	r2, r3
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	3304      	adds	r3, #4
 800848a:	4619      	mov	r1, r3
 800848c:	4610      	mov	r0, r2
 800848e:	f7ff fdd3 	bl	8008038 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008496:	4b23      	ldr	r3, [pc, #140]	; (8008524 <xTaskResumeAll+0x128>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800849c:	429a      	cmp	r2, r3
 800849e:	d302      	bcc.n	80084a6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80084a0:	4b21      	ldr	r3, [pc, #132]	; (8008528 <xTaskResumeAll+0x12c>)
 80084a2:	2201      	movs	r2, #1
 80084a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80084a6:	4b1c      	ldr	r3, [pc, #112]	; (8008518 <xTaskResumeAll+0x11c>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1cc      	bne.n	8008448 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d001      	beq.n	80084b8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80084b4:	f000 f9b4 	bl	8008820 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80084b8:	4b1c      	ldr	r3, [pc, #112]	; (800852c <xTaskResumeAll+0x130>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d010      	beq.n	80084e6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80084c4:	f000 f836 	bl	8008534 <xTaskIncrementTick>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d002      	beq.n	80084d4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80084ce:	4b16      	ldr	r3, [pc, #88]	; (8008528 <xTaskResumeAll+0x12c>)
 80084d0:	2201      	movs	r2, #1
 80084d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	3b01      	subs	r3, #1
 80084d8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1f1      	bne.n	80084c4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80084e0:	4b12      	ldr	r3, [pc, #72]	; (800852c <xTaskResumeAll+0x130>)
 80084e2:	2200      	movs	r2, #0
 80084e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80084e6:	4b10      	ldr	r3, [pc, #64]	; (8008528 <xTaskResumeAll+0x12c>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d009      	beq.n	8008502 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80084ee:	2301      	movs	r3, #1
 80084f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80084f2:	4b0f      	ldr	r3, [pc, #60]	; (8008530 <xTaskResumeAll+0x134>)
 80084f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084f8:	601a      	str	r2, [r3, #0]
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008502:	f000 f9f1 	bl	80088e8 <vPortExitCritical>

	return xAlreadyYielded;
 8008506:	68bb      	ldr	r3, [r7, #8]
}
 8008508:	4618      	mov	r0, r3
 800850a:	3710      	adds	r7, #16
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}
 8008510:	20014358 	.word	0x20014358
 8008514:	2001433c 	.word	0x2001433c
 8008518:	20014328 	.word	0x20014328
 800851c:	20014344 	.word	0x20014344
 8008520:	200141f4 	.word	0x200141f4
 8008524:	200141f0 	.word	0x200141f0
 8008528:	2001434c 	.word	0x2001434c
 800852c:	20014348 	.word	0x20014348
 8008530:	e000ed04 	.word	0xe000ed04

08008534 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800853e:	4b4e      	ldr	r3, [pc, #312]	; (8008678 <xTaskIncrementTick+0x144>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	f040 8088 	bne.w	8008658 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008548:	4b4c      	ldr	r3, [pc, #304]	; (800867c <xTaskIncrementTick+0x148>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	3301      	adds	r3, #1
 800854e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008550:	4a4a      	ldr	r2, [pc, #296]	; (800867c <xTaskIncrementTick+0x148>)
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d120      	bne.n	800859e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800855c:	4b48      	ldr	r3, [pc, #288]	; (8008680 <xTaskIncrementTick+0x14c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00a      	beq.n	800857c <xTaskIncrementTick+0x48>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	603b      	str	r3, [r7, #0]
}
 8008578:	bf00      	nop
 800857a:	e7fe      	b.n	800857a <xTaskIncrementTick+0x46>
 800857c:	4b40      	ldr	r3, [pc, #256]	; (8008680 <xTaskIncrementTick+0x14c>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	60fb      	str	r3, [r7, #12]
 8008582:	4b40      	ldr	r3, [pc, #256]	; (8008684 <xTaskIncrementTick+0x150>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a3e      	ldr	r2, [pc, #248]	; (8008680 <xTaskIncrementTick+0x14c>)
 8008588:	6013      	str	r3, [r2, #0]
 800858a:	4a3e      	ldr	r2, [pc, #248]	; (8008684 <xTaskIncrementTick+0x150>)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6013      	str	r3, [r2, #0]
 8008590:	4b3d      	ldr	r3, [pc, #244]	; (8008688 <xTaskIncrementTick+0x154>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	3301      	adds	r3, #1
 8008596:	4a3c      	ldr	r2, [pc, #240]	; (8008688 <xTaskIncrementTick+0x154>)
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	f000 f941 	bl	8008820 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800859e:	4b3b      	ldr	r3, [pc, #236]	; (800868c <xTaskIncrementTick+0x158>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	693a      	ldr	r2, [r7, #16]
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d348      	bcc.n	800863a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085a8:	4b35      	ldr	r3, [pc, #212]	; (8008680 <xTaskIncrementTick+0x14c>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d104      	bne.n	80085bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085b2:	4b36      	ldr	r3, [pc, #216]	; (800868c <xTaskIncrementTick+0x158>)
 80085b4:	f04f 32ff 	mov.w	r2, #4294967295
 80085b8:	601a      	str	r2, [r3, #0]
					break;
 80085ba:	e03e      	b.n	800863a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085bc:	4b30      	ldr	r3, [pc, #192]	; (8008680 <xTaskIncrementTick+0x14c>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d203      	bcs.n	80085dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085d4:	4a2d      	ldr	r2, [pc, #180]	; (800868c <xTaskIncrementTick+0x158>)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80085da:	e02e      	b.n	800863a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	3304      	adds	r3, #4
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7ff fd4d 	bl	8008080 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d004      	beq.n	80085f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	3318      	adds	r3, #24
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7ff fd44 	bl	8008080 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085fc:	2201      	movs	r2, #1
 80085fe:	409a      	lsls	r2, r3
 8008600:	4b23      	ldr	r3, [pc, #140]	; (8008690 <xTaskIncrementTick+0x15c>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4313      	orrs	r3, r2
 8008606:	4a22      	ldr	r2, [pc, #136]	; (8008690 <xTaskIncrementTick+0x15c>)
 8008608:	6013      	str	r3, [r2, #0]
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800860e:	4613      	mov	r3, r2
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	4413      	add	r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4a1f      	ldr	r2, [pc, #124]	; (8008694 <xTaskIncrementTick+0x160>)
 8008618:	441a      	add	r2, r3
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	3304      	adds	r3, #4
 800861e:	4619      	mov	r1, r3
 8008620:	4610      	mov	r0, r2
 8008622:	f7ff fd09 	bl	8008038 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800862a:	4b1b      	ldr	r3, [pc, #108]	; (8008698 <xTaskIncrementTick+0x164>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008630:	429a      	cmp	r2, r3
 8008632:	d3b9      	bcc.n	80085a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008634:	2301      	movs	r3, #1
 8008636:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008638:	e7b6      	b.n	80085a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800863a:	4b17      	ldr	r3, [pc, #92]	; (8008698 <xTaskIncrementTick+0x164>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008640:	4914      	ldr	r1, [pc, #80]	; (8008694 <xTaskIncrementTick+0x160>)
 8008642:	4613      	mov	r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	4413      	add	r3, r2
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	440b      	add	r3, r1
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d907      	bls.n	8008662 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8008652:	2301      	movs	r3, #1
 8008654:	617b      	str	r3, [r7, #20]
 8008656:	e004      	b.n	8008662 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008658:	4b10      	ldr	r3, [pc, #64]	; (800869c <xTaskIncrementTick+0x168>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	3301      	adds	r3, #1
 800865e:	4a0f      	ldr	r2, [pc, #60]	; (800869c <xTaskIncrementTick+0x168>)
 8008660:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008662:	4b0f      	ldr	r3, [pc, #60]	; (80086a0 <xTaskIncrementTick+0x16c>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d001      	beq.n	800866e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800866a:	2301      	movs	r3, #1
 800866c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800866e:	697b      	ldr	r3, [r7, #20]
}
 8008670:	4618      	mov	r0, r3
 8008672:	3718      	adds	r7, #24
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}
 8008678:	20014358 	.word	0x20014358
 800867c:	20014340 	.word	0x20014340
 8008680:	20014320 	.word	0x20014320
 8008684:	20014324 	.word	0x20014324
 8008688:	20014350 	.word	0x20014350
 800868c:	20014354 	.word	0x20014354
 8008690:	20014344 	.word	0x20014344
 8008694:	200141f4 	.word	0x200141f4
 8008698:	200141f0 	.word	0x200141f0
 800869c:	20014348 	.word	0x20014348
 80086a0:	2001434c 	.word	0x2001434c

080086a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80086a4:	b480      	push	{r7}
 80086a6:	b087      	sub	sp, #28
 80086a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80086aa:	4b27      	ldr	r3, [pc, #156]	; (8008748 <vTaskSwitchContext+0xa4>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d003      	beq.n	80086ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80086b2:	4b26      	ldr	r3, [pc, #152]	; (800874c <vTaskSwitchContext+0xa8>)
 80086b4:	2201      	movs	r2, #1
 80086b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80086b8:	e03f      	b.n	800873a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80086ba:	4b24      	ldr	r3, [pc, #144]	; (800874c <vTaskSwitchContext+0xa8>)
 80086bc:	2200      	movs	r2, #0
 80086be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086c0:	4b23      	ldr	r3, [pc, #140]	; (8008750 <vTaskSwitchContext+0xac>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	fab3 f383 	clz	r3, r3
 80086cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80086ce:	7afb      	ldrb	r3, [r7, #11]
 80086d0:	f1c3 031f 	rsb	r3, r3, #31
 80086d4:	617b      	str	r3, [r7, #20]
 80086d6:	491f      	ldr	r1, [pc, #124]	; (8008754 <vTaskSwitchContext+0xb0>)
 80086d8:	697a      	ldr	r2, [r7, #20]
 80086da:	4613      	mov	r3, r2
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	4413      	add	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	440b      	add	r3, r1
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10a      	bne.n	8008700 <vTaskSwitchContext+0x5c>
	__asm volatile
 80086ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ee:	f383 8811 	msr	BASEPRI, r3
 80086f2:	f3bf 8f6f 	isb	sy
 80086f6:	f3bf 8f4f 	dsb	sy
 80086fa:	607b      	str	r3, [r7, #4]
}
 80086fc:	bf00      	nop
 80086fe:	e7fe      	b.n	80086fe <vTaskSwitchContext+0x5a>
 8008700:	697a      	ldr	r2, [r7, #20]
 8008702:	4613      	mov	r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4a12      	ldr	r2, [pc, #72]	; (8008754 <vTaskSwitchContext+0xb0>)
 800870c:	4413      	add	r3, r2
 800870e:	613b      	str	r3, [r7, #16]
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	605a      	str	r2, [r3, #4]
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	3308      	adds	r3, #8
 8008722:	429a      	cmp	r2, r3
 8008724:	d104      	bne.n	8008730 <vTaskSwitchContext+0x8c>
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	685a      	ldr	r2, [r3, #4]
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	605a      	str	r2, [r3, #4]
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	4a08      	ldr	r2, [pc, #32]	; (8008758 <vTaskSwitchContext+0xb4>)
 8008738:	6013      	str	r3, [r2, #0]
}
 800873a:	bf00      	nop
 800873c:	371c      	adds	r7, #28
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr
 8008746:	bf00      	nop
 8008748:	20014358 	.word	0x20014358
 800874c:	2001434c 	.word	0x2001434c
 8008750:	20014344 	.word	0x20014344
 8008754:	200141f4 	.word	0x200141f4
 8008758:	200141f0 	.word	0x200141f0

0800875c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b086      	sub	sp, #24
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10a      	bne.n	8008788 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	60fb      	str	r3, [r7, #12]
}
 8008784:	bf00      	nop
 8008786:	e7fe      	b.n	8008786 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	3318      	adds	r3, #24
 800878c:	4618      	mov	r0, r3
 800878e:	f7ff fc77 	bl	8008080 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008792:	4b1d      	ldr	r3, [pc, #116]	; (8008808 <xTaskRemoveFromEventList+0xac>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d11c      	bne.n	80087d4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	3304      	adds	r3, #4
 800879e:	4618      	mov	r0, r3
 80087a0:	f7ff fc6e 	bl	8008080 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087a8:	2201      	movs	r2, #1
 80087aa:	409a      	lsls	r2, r3
 80087ac:	4b17      	ldr	r3, [pc, #92]	; (800880c <xTaskRemoveFromEventList+0xb0>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	4a16      	ldr	r2, [pc, #88]	; (800880c <xTaskRemoveFromEventList+0xb0>)
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	4a13      	ldr	r2, [pc, #76]	; (8008810 <xTaskRemoveFromEventList+0xb4>)
 80087c4:	441a      	add	r2, r3
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	3304      	adds	r3, #4
 80087ca:	4619      	mov	r1, r3
 80087cc:	4610      	mov	r0, r2
 80087ce:	f7ff fc33 	bl	8008038 <vListInsertEnd>
 80087d2:	e005      	b.n	80087e0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	3318      	adds	r3, #24
 80087d8:	4619      	mov	r1, r3
 80087da:	480e      	ldr	r0, [pc, #56]	; (8008814 <xTaskRemoveFromEventList+0xb8>)
 80087dc:	f7ff fc2c 	bl	8008038 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087e4:	4b0c      	ldr	r3, [pc, #48]	; (8008818 <xTaskRemoveFromEventList+0xbc>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d905      	bls.n	80087fa <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80087ee:	2301      	movs	r3, #1
 80087f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80087f2:	4b0a      	ldr	r3, [pc, #40]	; (800881c <xTaskRemoveFromEventList+0xc0>)
 80087f4:	2201      	movs	r2, #1
 80087f6:	601a      	str	r2, [r3, #0]
 80087f8:	e001      	b.n	80087fe <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80087fa:	2300      	movs	r3, #0
 80087fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80087fe:	697b      	ldr	r3, [r7, #20]
}
 8008800:	4618      	mov	r0, r3
 8008802:	3718      	adds	r7, #24
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	20014358 	.word	0x20014358
 800880c:	20014344 	.word	0x20014344
 8008810:	200141f4 	.word	0x200141f4
 8008814:	20014328 	.word	0x20014328
 8008818:	200141f0 	.word	0x200141f0
 800881c:	2001434c 	.word	0x2001434c

08008820 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008826:	4b0c      	ldr	r3, [pc, #48]	; (8008858 <prvResetNextTaskUnblockTime+0x38>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d104      	bne.n	800883a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008830:	4b0a      	ldr	r3, [pc, #40]	; (800885c <prvResetNextTaskUnblockTime+0x3c>)
 8008832:	f04f 32ff 	mov.w	r2, #4294967295
 8008836:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008838:	e008      	b.n	800884c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800883a:	4b07      	ldr	r3, [pc, #28]	; (8008858 <prvResetNextTaskUnblockTime+0x38>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	4a04      	ldr	r2, [pc, #16]	; (800885c <prvResetNextTaskUnblockTime+0x3c>)
 800884a:	6013      	str	r3, [r2, #0]
}
 800884c:	bf00      	nop
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	20014320 	.word	0x20014320
 800885c:	20014354 	.word	0x20014354

08008860 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008860:	4b07      	ldr	r3, [pc, #28]	; (8008880 <pxCurrentTCBConst2>)
 8008862:	6819      	ldr	r1, [r3, #0]
 8008864:	6808      	ldr	r0, [r1, #0]
 8008866:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800886a:	f380 8809 	msr	PSP, r0
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f04f 0000 	mov.w	r0, #0
 8008876:	f380 8811 	msr	BASEPRI, r0
 800887a:	4770      	bx	lr
 800887c:	f3af 8000 	nop.w

08008880 <pxCurrentTCBConst2>:
 8008880:	200141f0 	.word	0x200141f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008884:	bf00      	nop
 8008886:	bf00      	nop

08008888 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
	__asm volatile
 800888e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008892:	f383 8811 	msr	BASEPRI, r3
 8008896:	f3bf 8f6f 	isb	sy
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	607b      	str	r3, [r7, #4]
}
 80088a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088a2:	4b0f      	ldr	r3, [pc, #60]	; (80088e0 <vPortEnterCritical+0x58>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3301      	adds	r3, #1
 80088a8:	4a0d      	ldr	r2, [pc, #52]	; (80088e0 <vPortEnterCritical+0x58>)
 80088aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088ac:	4b0c      	ldr	r3, [pc, #48]	; (80088e0 <vPortEnterCritical+0x58>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d10f      	bne.n	80088d4 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088b4:	4b0b      	ldr	r3, [pc, #44]	; (80088e4 <vPortEnterCritical+0x5c>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00a      	beq.n	80088d4 <vPortEnterCritical+0x4c>
	__asm volatile
 80088be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c2:	f383 8811 	msr	BASEPRI, r3
 80088c6:	f3bf 8f6f 	isb	sy
 80088ca:	f3bf 8f4f 	dsb	sy
 80088ce:	603b      	str	r3, [r7, #0]
}
 80088d0:	bf00      	nop
 80088d2:	e7fe      	b.n	80088d2 <vPortEnterCritical+0x4a>
	}
}
 80088d4:	bf00      	nop
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr
 80088e0:	20000010 	.word	0x20000010
 80088e4:	e000ed04 	.word	0xe000ed04

080088e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80088ee:	4b12      	ldr	r3, [pc, #72]	; (8008938 <vPortExitCritical+0x50>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d10a      	bne.n	800890c <vPortExitCritical+0x24>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	607b      	str	r3, [r7, #4]
}
 8008908:	bf00      	nop
 800890a:	e7fe      	b.n	800890a <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800890c:	4b0a      	ldr	r3, [pc, #40]	; (8008938 <vPortExitCritical+0x50>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	3b01      	subs	r3, #1
 8008912:	4a09      	ldr	r2, [pc, #36]	; (8008938 <vPortExitCritical+0x50>)
 8008914:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008916:	4b08      	ldr	r3, [pc, #32]	; (8008938 <vPortExitCritical+0x50>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d105      	bne.n	800892a <vPortExitCritical+0x42>
 800891e:	2300      	movs	r3, #0
 8008920:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	f383 8811 	msr	BASEPRI, r3
}
 8008928:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800892a:	bf00      	nop
 800892c:	370c      	adds	r7, #12
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	20000010 	.word	0x20000010
 800893c:	00000000 	.word	0x00000000

08008940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008940:	f3ef 8009 	mrs	r0, PSP
 8008944:	f3bf 8f6f 	isb	sy
 8008948:	4b15      	ldr	r3, [pc, #84]	; (80089a0 <pxCurrentTCBConst>)
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	f01e 0f10 	tst.w	lr, #16
 8008950:	bf08      	it	eq
 8008952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895a:	6010      	str	r0, [r2, #0]
 800895c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008960:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008964:	f380 8811 	msr	BASEPRI, r0
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	f3bf 8f6f 	isb	sy
 8008970:	f7ff fe98 	bl	80086a4 <vTaskSwitchContext>
 8008974:	f04f 0000 	mov.w	r0, #0
 8008978:	f380 8811 	msr	BASEPRI, r0
 800897c:	bc09      	pop	{r0, r3}
 800897e:	6819      	ldr	r1, [r3, #0]
 8008980:	6808      	ldr	r0, [r1, #0]
 8008982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008986:	f01e 0f10 	tst.w	lr, #16
 800898a:	bf08      	it	eq
 800898c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008990:	f380 8809 	msr	PSP, r0
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	f3af 8000 	nop.w

080089a0 <pxCurrentTCBConst>:
 80089a0:	200141f0 	.word	0x200141f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089a4:	bf00      	nop
 80089a6:	bf00      	nop

080089a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	607b      	str	r3, [r7, #4]
}
 80089c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80089c2:	f7ff fdb7 	bl	8008534 <xTaskIncrementTick>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d003      	beq.n	80089d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80089cc:	4b06      	ldr	r3, [pc, #24]	; (80089e8 <SysTick_Handler+0x40>)
 80089ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	2300      	movs	r3, #0
 80089d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	f383 8811 	msr	BASEPRI, r3
}
 80089de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80089e0:	bf00      	nop
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	e000ed04 	.word	0xe000ed04

080089ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80089ec:	b480      	push	{r7}
 80089ee:	b085      	sub	sp, #20
 80089f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80089f2:	f3ef 8305 	mrs	r3, IPSR
 80089f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b0f      	cmp	r3, #15
 80089fc:	d914      	bls.n	8008a28 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80089fe:	4a17      	ldr	r2, [pc, #92]	; (8008a5c <vPortValidateInterruptPriority+0x70>)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	4413      	add	r3, r2
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008a08:	4b15      	ldr	r3, [pc, #84]	; (8008a60 <vPortValidateInterruptPriority+0x74>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	7afa      	ldrb	r2, [r7, #11]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d20a      	bcs.n	8008a28 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a16:	f383 8811 	msr	BASEPRI, r3
 8008a1a:	f3bf 8f6f 	isb	sy
 8008a1e:	f3bf 8f4f 	dsb	sy
 8008a22:	607b      	str	r3, [r7, #4]
}
 8008a24:	bf00      	nop
 8008a26:	e7fe      	b.n	8008a26 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008a28:	4b0e      	ldr	r3, [pc, #56]	; (8008a64 <vPortValidateInterruptPriority+0x78>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008a30:	4b0d      	ldr	r3, [pc, #52]	; (8008a68 <vPortValidateInterruptPriority+0x7c>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d90a      	bls.n	8008a4e <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a3c:	f383 8811 	msr	BASEPRI, r3
 8008a40:	f3bf 8f6f 	isb	sy
 8008a44:	f3bf 8f4f 	dsb	sy
 8008a48:	603b      	str	r3, [r7, #0]
}
 8008a4a:	bf00      	nop
 8008a4c:	e7fe      	b.n	8008a4c <vPortValidateInterruptPriority+0x60>
	}
 8008a4e:	bf00      	nop
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop
 8008a5c:	e000e3f0 	.word	0xe000e3f0
 8008a60:	2001435c 	.word	0x2001435c
 8008a64:	e000ed0c 	.word	0xe000ed0c
 8008a68:	20014360 	.word	0x20014360

08008a6c <__errno>:
 8008a6c:	4b01      	ldr	r3, [pc, #4]	; (8008a74 <__errno+0x8>)
 8008a6e:	6818      	ldr	r0, [r3, #0]
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	20000014 	.word	0x20000014

08008a78 <__libc_init_array>:
 8008a78:	b570      	push	{r4, r5, r6, lr}
 8008a7a:	4d0d      	ldr	r5, [pc, #52]	; (8008ab0 <__libc_init_array+0x38>)
 8008a7c:	4c0d      	ldr	r4, [pc, #52]	; (8008ab4 <__libc_init_array+0x3c>)
 8008a7e:	1b64      	subs	r4, r4, r5
 8008a80:	10a4      	asrs	r4, r4, #2
 8008a82:	2600      	movs	r6, #0
 8008a84:	42a6      	cmp	r6, r4
 8008a86:	d109      	bne.n	8008a9c <__libc_init_array+0x24>
 8008a88:	4d0b      	ldr	r5, [pc, #44]	; (8008ab8 <__libc_init_array+0x40>)
 8008a8a:	4c0c      	ldr	r4, [pc, #48]	; (8008abc <__libc_init_array+0x44>)
 8008a8c:	f004 fc90 	bl	800d3b0 <_init>
 8008a90:	1b64      	subs	r4, r4, r5
 8008a92:	10a4      	asrs	r4, r4, #2
 8008a94:	2600      	movs	r6, #0
 8008a96:	42a6      	cmp	r6, r4
 8008a98:	d105      	bne.n	8008aa6 <__libc_init_array+0x2e>
 8008a9a:	bd70      	pop	{r4, r5, r6, pc}
 8008a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aa0:	4798      	blx	r3
 8008aa2:	3601      	adds	r6, #1
 8008aa4:	e7ee      	b.n	8008a84 <__libc_init_array+0xc>
 8008aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aaa:	4798      	blx	r3
 8008aac:	3601      	adds	r6, #1
 8008aae:	e7f2      	b.n	8008a96 <__libc_init_array+0x1e>
 8008ab0:	0800dc64 	.word	0x0800dc64
 8008ab4:	0800dc64 	.word	0x0800dc64
 8008ab8:	0800dc64 	.word	0x0800dc64
 8008abc:	0800dc68 	.word	0x0800dc68

08008ac0 <malloc>:
 8008ac0:	4b02      	ldr	r3, [pc, #8]	; (8008acc <malloc+0xc>)
 8008ac2:	4601      	mov	r1, r0
 8008ac4:	6818      	ldr	r0, [r3, #0]
 8008ac6:	f000 b885 	b.w	8008bd4 <_malloc_r>
 8008aca:	bf00      	nop
 8008acc:	20000014 	.word	0x20000014

08008ad0 <memcpy>:
 8008ad0:	440a      	add	r2, r1
 8008ad2:	4291      	cmp	r1, r2
 8008ad4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ad8:	d100      	bne.n	8008adc <memcpy+0xc>
 8008ada:	4770      	bx	lr
 8008adc:	b510      	push	{r4, lr}
 8008ade:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ae2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ae6:	4291      	cmp	r1, r2
 8008ae8:	d1f9      	bne.n	8008ade <memcpy+0xe>
 8008aea:	bd10      	pop	{r4, pc}

08008aec <memset>:
 8008aec:	4402      	add	r2, r0
 8008aee:	4603      	mov	r3, r0
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d100      	bne.n	8008af6 <memset+0xa>
 8008af4:	4770      	bx	lr
 8008af6:	f803 1b01 	strb.w	r1, [r3], #1
 8008afa:	e7f9      	b.n	8008af0 <memset+0x4>

08008afc <_free_r>:
 8008afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008afe:	2900      	cmp	r1, #0
 8008b00:	d044      	beq.n	8008b8c <_free_r+0x90>
 8008b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b06:	9001      	str	r0, [sp, #4]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f1a1 0404 	sub.w	r4, r1, #4
 8008b0e:	bfb8      	it	lt
 8008b10:	18e4      	addlt	r4, r4, r3
 8008b12:	f003 fb9f 	bl	800c254 <__malloc_lock>
 8008b16:	4a1e      	ldr	r2, [pc, #120]	; (8008b90 <_free_r+0x94>)
 8008b18:	9801      	ldr	r0, [sp, #4]
 8008b1a:	6813      	ldr	r3, [r2, #0]
 8008b1c:	b933      	cbnz	r3, 8008b2c <_free_r+0x30>
 8008b1e:	6063      	str	r3, [r4, #4]
 8008b20:	6014      	str	r4, [r2, #0]
 8008b22:	b003      	add	sp, #12
 8008b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b28:	f003 bb9a 	b.w	800c260 <__malloc_unlock>
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	d908      	bls.n	8008b42 <_free_r+0x46>
 8008b30:	6825      	ldr	r5, [r4, #0]
 8008b32:	1961      	adds	r1, r4, r5
 8008b34:	428b      	cmp	r3, r1
 8008b36:	bf01      	itttt	eq
 8008b38:	6819      	ldreq	r1, [r3, #0]
 8008b3a:	685b      	ldreq	r3, [r3, #4]
 8008b3c:	1949      	addeq	r1, r1, r5
 8008b3e:	6021      	streq	r1, [r4, #0]
 8008b40:	e7ed      	b.n	8008b1e <_free_r+0x22>
 8008b42:	461a      	mov	r2, r3
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	b10b      	cbz	r3, 8008b4c <_free_r+0x50>
 8008b48:	42a3      	cmp	r3, r4
 8008b4a:	d9fa      	bls.n	8008b42 <_free_r+0x46>
 8008b4c:	6811      	ldr	r1, [r2, #0]
 8008b4e:	1855      	adds	r5, r2, r1
 8008b50:	42a5      	cmp	r5, r4
 8008b52:	d10b      	bne.n	8008b6c <_free_r+0x70>
 8008b54:	6824      	ldr	r4, [r4, #0]
 8008b56:	4421      	add	r1, r4
 8008b58:	1854      	adds	r4, r2, r1
 8008b5a:	42a3      	cmp	r3, r4
 8008b5c:	6011      	str	r1, [r2, #0]
 8008b5e:	d1e0      	bne.n	8008b22 <_free_r+0x26>
 8008b60:	681c      	ldr	r4, [r3, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	6053      	str	r3, [r2, #4]
 8008b66:	4421      	add	r1, r4
 8008b68:	6011      	str	r1, [r2, #0]
 8008b6a:	e7da      	b.n	8008b22 <_free_r+0x26>
 8008b6c:	d902      	bls.n	8008b74 <_free_r+0x78>
 8008b6e:	230c      	movs	r3, #12
 8008b70:	6003      	str	r3, [r0, #0]
 8008b72:	e7d6      	b.n	8008b22 <_free_r+0x26>
 8008b74:	6825      	ldr	r5, [r4, #0]
 8008b76:	1961      	adds	r1, r4, r5
 8008b78:	428b      	cmp	r3, r1
 8008b7a:	bf04      	itt	eq
 8008b7c:	6819      	ldreq	r1, [r3, #0]
 8008b7e:	685b      	ldreq	r3, [r3, #4]
 8008b80:	6063      	str	r3, [r4, #4]
 8008b82:	bf04      	itt	eq
 8008b84:	1949      	addeq	r1, r1, r5
 8008b86:	6021      	streq	r1, [r4, #0]
 8008b88:	6054      	str	r4, [r2, #4]
 8008b8a:	e7ca      	b.n	8008b22 <_free_r+0x26>
 8008b8c:	b003      	add	sp, #12
 8008b8e:	bd30      	pop	{r4, r5, pc}
 8008b90:	20014364 	.word	0x20014364

08008b94 <sbrk_aligned>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	4e0e      	ldr	r6, [pc, #56]	; (8008bd0 <sbrk_aligned+0x3c>)
 8008b98:	460c      	mov	r4, r1
 8008b9a:	6831      	ldr	r1, [r6, #0]
 8008b9c:	4605      	mov	r5, r0
 8008b9e:	b911      	cbnz	r1, 8008ba6 <sbrk_aligned+0x12>
 8008ba0:	f000 ff06 	bl	80099b0 <_sbrk_r>
 8008ba4:	6030      	str	r0, [r6, #0]
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	4628      	mov	r0, r5
 8008baa:	f000 ff01 	bl	80099b0 <_sbrk_r>
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	d00a      	beq.n	8008bc8 <sbrk_aligned+0x34>
 8008bb2:	1cc4      	adds	r4, r0, #3
 8008bb4:	f024 0403 	bic.w	r4, r4, #3
 8008bb8:	42a0      	cmp	r0, r4
 8008bba:	d007      	beq.n	8008bcc <sbrk_aligned+0x38>
 8008bbc:	1a21      	subs	r1, r4, r0
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	f000 fef6 	bl	80099b0 <_sbrk_r>
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	d101      	bne.n	8008bcc <sbrk_aligned+0x38>
 8008bc8:	f04f 34ff 	mov.w	r4, #4294967295
 8008bcc:	4620      	mov	r0, r4
 8008bce:	bd70      	pop	{r4, r5, r6, pc}
 8008bd0:	20014368 	.word	0x20014368

08008bd4 <_malloc_r>:
 8008bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd8:	1ccd      	adds	r5, r1, #3
 8008bda:	f025 0503 	bic.w	r5, r5, #3
 8008bde:	3508      	adds	r5, #8
 8008be0:	2d0c      	cmp	r5, #12
 8008be2:	bf38      	it	cc
 8008be4:	250c      	movcc	r5, #12
 8008be6:	2d00      	cmp	r5, #0
 8008be8:	4607      	mov	r7, r0
 8008bea:	db01      	blt.n	8008bf0 <_malloc_r+0x1c>
 8008bec:	42a9      	cmp	r1, r5
 8008bee:	d905      	bls.n	8008bfc <_malloc_r+0x28>
 8008bf0:	230c      	movs	r3, #12
 8008bf2:	603b      	str	r3, [r7, #0]
 8008bf4:	2600      	movs	r6, #0
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bfc:	4e2e      	ldr	r6, [pc, #184]	; (8008cb8 <_malloc_r+0xe4>)
 8008bfe:	f003 fb29 	bl	800c254 <__malloc_lock>
 8008c02:	6833      	ldr	r3, [r6, #0]
 8008c04:	461c      	mov	r4, r3
 8008c06:	bb34      	cbnz	r4, 8008c56 <_malloc_r+0x82>
 8008c08:	4629      	mov	r1, r5
 8008c0a:	4638      	mov	r0, r7
 8008c0c:	f7ff ffc2 	bl	8008b94 <sbrk_aligned>
 8008c10:	1c43      	adds	r3, r0, #1
 8008c12:	4604      	mov	r4, r0
 8008c14:	d14d      	bne.n	8008cb2 <_malloc_r+0xde>
 8008c16:	6834      	ldr	r4, [r6, #0]
 8008c18:	4626      	mov	r6, r4
 8008c1a:	2e00      	cmp	r6, #0
 8008c1c:	d140      	bne.n	8008ca0 <_malloc_r+0xcc>
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	4631      	mov	r1, r6
 8008c22:	4638      	mov	r0, r7
 8008c24:	eb04 0803 	add.w	r8, r4, r3
 8008c28:	f000 fec2 	bl	80099b0 <_sbrk_r>
 8008c2c:	4580      	cmp	r8, r0
 8008c2e:	d13a      	bne.n	8008ca6 <_malloc_r+0xd2>
 8008c30:	6821      	ldr	r1, [r4, #0]
 8008c32:	3503      	adds	r5, #3
 8008c34:	1a6d      	subs	r5, r5, r1
 8008c36:	f025 0503 	bic.w	r5, r5, #3
 8008c3a:	3508      	adds	r5, #8
 8008c3c:	2d0c      	cmp	r5, #12
 8008c3e:	bf38      	it	cc
 8008c40:	250c      	movcc	r5, #12
 8008c42:	4629      	mov	r1, r5
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff ffa5 	bl	8008b94 <sbrk_aligned>
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d02b      	beq.n	8008ca6 <_malloc_r+0xd2>
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	442b      	add	r3, r5
 8008c52:	6023      	str	r3, [r4, #0]
 8008c54:	e00e      	b.n	8008c74 <_malloc_r+0xa0>
 8008c56:	6822      	ldr	r2, [r4, #0]
 8008c58:	1b52      	subs	r2, r2, r5
 8008c5a:	d41e      	bmi.n	8008c9a <_malloc_r+0xc6>
 8008c5c:	2a0b      	cmp	r2, #11
 8008c5e:	d916      	bls.n	8008c8e <_malloc_r+0xba>
 8008c60:	1961      	adds	r1, r4, r5
 8008c62:	42a3      	cmp	r3, r4
 8008c64:	6025      	str	r5, [r4, #0]
 8008c66:	bf18      	it	ne
 8008c68:	6059      	strne	r1, [r3, #4]
 8008c6a:	6863      	ldr	r3, [r4, #4]
 8008c6c:	bf08      	it	eq
 8008c6e:	6031      	streq	r1, [r6, #0]
 8008c70:	5162      	str	r2, [r4, r5]
 8008c72:	604b      	str	r3, [r1, #4]
 8008c74:	4638      	mov	r0, r7
 8008c76:	f104 060b 	add.w	r6, r4, #11
 8008c7a:	f003 faf1 	bl	800c260 <__malloc_unlock>
 8008c7e:	f026 0607 	bic.w	r6, r6, #7
 8008c82:	1d23      	adds	r3, r4, #4
 8008c84:	1af2      	subs	r2, r6, r3
 8008c86:	d0b6      	beq.n	8008bf6 <_malloc_r+0x22>
 8008c88:	1b9b      	subs	r3, r3, r6
 8008c8a:	50a3      	str	r3, [r4, r2]
 8008c8c:	e7b3      	b.n	8008bf6 <_malloc_r+0x22>
 8008c8e:	6862      	ldr	r2, [r4, #4]
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	bf0c      	ite	eq
 8008c94:	6032      	streq	r2, [r6, #0]
 8008c96:	605a      	strne	r2, [r3, #4]
 8008c98:	e7ec      	b.n	8008c74 <_malloc_r+0xa0>
 8008c9a:	4623      	mov	r3, r4
 8008c9c:	6864      	ldr	r4, [r4, #4]
 8008c9e:	e7b2      	b.n	8008c06 <_malloc_r+0x32>
 8008ca0:	4634      	mov	r4, r6
 8008ca2:	6876      	ldr	r6, [r6, #4]
 8008ca4:	e7b9      	b.n	8008c1a <_malloc_r+0x46>
 8008ca6:	230c      	movs	r3, #12
 8008ca8:	603b      	str	r3, [r7, #0]
 8008caa:	4638      	mov	r0, r7
 8008cac:	f003 fad8 	bl	800c260 <__malloc_unlock>
 8008cb0:	e7a1      	b.n	8008bf6 <_malloc_r+0x22>
 8008cb2:	6025      	str	r5, [r4, #0]
 8008cb4:	e7de      	b.n	8008c74 <_malloc_r+0xa0>
 8008cb6:	bf00      	nop
 8008cb8:	20014364 	.word	0x20014364

08008cbc <__cvt>:
 8008cbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc0:	ec55 4b10 	vmov	r4, r5, d0
 8008cc4:	2d00      	cmp	r5, #0
 8008cc6:	460e      	mov	r6, r1
 8008cc8:	4619      	mov	r1, r3
 8008cca:	462b      	mov	r3, r5
 8008ccc:	bfbb      	ittet	lt
 8008cce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008cd2:	461d      	movlt	r5, r3
 8008cd4:	2300      	movge	r3, #0
 8008cd6:	232d      	movlt	r3, #45	; 0x2d
 8008cd8:	700b      	strb	r3, [r1, #0]
 8008cda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cdc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008ce0:	4691      	mov	r9, r2
 8008ce2:	f023 0820 	bic.w	r8, r3, #32
 8008ce6:	bfbc      	itt	lt
 8008ce8:	4622      	movlt	r2, r4
 8008cea:	4614      	movlt	r4, r2
 8008cec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008cf0:	d005      	beq.n	8008cfe <__cvt+0x42>
 8008cf2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008cf6:	d100      	bne.n	8008cfa <__cvt+0x3e>
 8008cf8:	3601      	adds	r6, #1
 8008cfa:	2102      	movs	r1, #2
 8008cfc:	e000      	b.n	8008d00 <__cvt+0x44>
 8008cfe:	2103      	movs	r1, #3
 8008d00:	ab03      	add	r3, sp, #12
 8008d02:	9301      	str	r3, [sp, #4]
 8008d04:	ab02      	add	r3, sp, #8
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	ec45 4b10 	vmov	d0, r4, r5
 8008d0c:	4653      	mov	r3, sl
 8008d0e:	4632      	mov	r2, r6
 8008d10:	f001 fefa 	bl	800ab08 <_dtoa_r>
 8008d14:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008d18:	4607      	mov	r7, r0
 8008d1a:	d102      	bne.n	8008d22 <__cvt+0x66>
 8008d1c:	f019 0f01 	tst.w	r9, #1
 8008d20:	d022      	beq.n	8008d68 <__cvt+0xac>
 8008d22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008d26:	eb07 0906 	add.w	r9, r7, r6
 8008d2a:	d110      	bne.n	8008d4e <__cvt+0x92>
 8008d2c:	783b      	ldrb	r3, [r7, #0]
 8008d2e:	2b30      	cmp	r3, #48	; 0x30
 8008d30:	d10a      	bne.n	8008d48 <__cvt+0x8c>
 8008d32:	2200      	movs	r2, #0
 8008d34:	2300      	movs	r3, #0
 8008d36:	4620      	mov	r0, r4
 8008d38:	4629      	mov	r1, r5
 8008d3a:	f7f7 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d3e:	b918      	cbnz	r0, 8008d48 <__cvt+0x8c>
 8008d40:	f1c6 0601 	rsb	r6, r6, #1
 8008d44:	f8ca 6000 	str.w	r6, [sl]
 8008d48:	f8da 3000 	ldr.w	r3, [sl]
 8008d4c:	4499      	add	r9, r3
 8008d4e:	2200      	movs	r2, #0
 8008d50:	2300      	movs	r3, #0
 8008d52:	4620      	mov	r0, r4
 8008d54:	4629      	mov	r1, r5
 8008d56:	f7f7 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d5a:	b108      	cbz	r0, 8008d60 <__cvt+0xa4>
 8008d5c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d60:	2230      	movs	r2, #48	; 0x30
 8008d62:	9b03      	ldr	r3, [sp, #12]
 8008d64:	454b      	cmp	r3, r9
 8008d66:	d307      	bcc.n	8008d78 <__cvt+0xbc>
 8008d68:	9b03      	ldr	r3, [sp, #12]
 8008d6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d6c:	1bdb      	subs	r3, r3, r7
 8008d6e:	4638      	mov	r0, r7
 8008d70:	6013      	str	r3, [r2, #0]
 8008d72:	b004      	add	sp, #16
 8008d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d78:	1c59      	adds	r1, r3, #1
 8008d7a:	9103      	str	r1, [sp, #12]
 8008d7c:	701a      	strb	r2, [r3, #0]
 8008d7e:	e7f0      	b.n	8008d62 <__cvt+0xa6>

08008d80 <__exponent>:
 8008d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d82:	4603      	mov	r3, r0
 8008d84:	2900      	cmp	r1, #0
 8008d86:	bfb8      	it	lt
 8008d88:	4249      	neglt	r1, r1
 8008d8a:	f803 2b02 	strb.w	r2, [r3], #2
 8008d8e:	bfb4      	ite	lt
 8008d90:	222d      	movlt	r2, #45	; 0x2d
 8008d92:	222b      	movge	r2, #43	; 0x2b
 8008d94:	2909      	cmp	r1, #9
 8008d96:	7042      	strb	r2, [r0, #1]
 8008d98:	dd2a      	ble.n	8008df0 <__exponent+0x70>
 8008d9a:	f10d 0407 	add.w	r4, sp, #7
 8008d9e:	46a4      	mov	ip, r4
 8008da0:	270a      	movs	r7, #10
 8008da2:	46a6      	mov	lr, r4
 8008da4:	460a      	mov	r2, r1
 8008da6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008daa:	fb07 1516 	mls	r5, r7, r6, r1
 8008dae:	3530      	adds	r5, #48	; 0x30
 8008db0:	2a63      	cmp	r2, #99	; 0x63
 8008db2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008db6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008dba:	4631      	mov	r1, r6
 8008dbc:	dcf1      	bgt.n	8008da2 <__exponent+0x22>
 8008dbe:	3130      	adds	r1, #48	; 0x30
 8008dc0:	f1ae 0502 	sub.w	r5, lr, #2
 8008dc4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008dc8:	1c44      	adds	r4, r0, #1
 8008dca:	4629      	mov	r1, r5
 8008dcc:	4561      	cmp	r1, ip
 8008dce:	d30a      	bcc.n	8008de6 <__exponent+0x66>
 8008dd0:	f10d 0209 	add.w	r2, sp, #9
 8008dd4:	eba2 020e 	sub.w	r2, r2, lr
 8008dd8:	4565      	cmp	r5, ip
 8008dda:	bf88      	it	hi
 8008ddc:	2200      	movhi	r2, #0
 8008dde:	4413      	add	r3, r2
 8008de0:	1a18      	subs	r0, r3, r0
 8008de2:	b003      	add	sp, #12
 8008de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dea:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008dee:	e7ed      	b.n	8008dcc <__exponent+0x4c>
 8008df0:	2330      	movs	r3, #48	; 0x30
 8008df2:	3130      	adds	r1, #48	; 0x30
 8008df4:	7083      	strb	r3, [r0, #2]
 8008df6:	70c1      	strb	r1, [r0, #3]
 8008df8:	1d03      	adds	r3, r0, #4
 8008dfa:	e7f1      	b.n	8008de0 <__exponent+0x60>

08008dfc <_printf_float>:
 8008dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e00:	ed2d 8b02 	vpush	{d8}
 8008e04:	b08d      	sub	sp, #52	; 0x34
 8008e06:	460c      	mov	r4, r1
 8008e08:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008e0c:	4616      	mov	r6, r2
 8008e0e:	461f      	mov	r7, r3
 8008e10:	4605      	mov	r5, r0
 8008e12:	f003 f98d 	bl	800c130 <_localeconv_r>
 8008e16:	f8d0 a000 	ldr.w	sl, [r0]
 8008e1a:	4650      	mov	r0, sl
 8008e1c:	f7f7 f9d8 	bl	80001d0 <strlen>
 8008e20:	2300      	movs	r3, #0
 8008e22:	930a      	str	r3, [sp, #40]	; 0x28
 8008e24:	6823      	ldr	r3, [r4, #0]
 8008e26:	9305      	str	r3, [sp, #20]
 8008e28:	f8d8 3000 	ldr.w	r3, [r8]
 8008e2c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008e30:	3307      	adds	r3, #7
 8008e32:	f023 0307 	bic.w	r3, r3, #7
 8008e36:	f103 0208 	add.w	r2, r3, #8
 8008e3a:	f8c8 2000 	str.w	r2, [r8]
 8008e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e42:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008e46:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008e4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e4e:	9307      	str	r3, [sp, #28]
 8008e50:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e54:	ee08 0a10 	vmov	s16, r0
 8008e58:	4b9f      	ldr	r3, [pc, #636]	; (80090d8 <_printf_float+0x2dc>)
 8008e5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e62:	f7f7 fe63 	bl	8000b2c <__aeabi_dcmpun>
 8008e66:	bb88      	cbnz	r0, 8008ecc <_printf_float+0xd0>
 8008e68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e6c:	4b9a      	ldr	r3, [pc, #616]	; (80090d8 <_printf_float+0x2dc>)
 8008e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e72:	f7f7 fe3d 	bl	8000af0 <__aeabi_dcmple>
 8008e76:	bb48      	cbnz	r0, 8008ecc <_printf_float+0xd0>
 8008e78:	2200      	movs	r2, #0
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	4640      	mov	r0, r8
 8008e7e:	4649      	mov	r1, r9
 8008e80:	f7f7 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8008e84:	b110      	cbz	r0, 8008e8c <_printf_float+0x90>
 8008e86:	232d      	movs	r3, #45	; 0x2d
 8008e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e8c:	4b93      	ldr	r3, [pc, #588]	; (80090dc <_printf_float+0x2e0>)
 8008e8e:	4894      	ldr	r0, [pc, #592]	; (80090e0 <_printf_float+0x2e4>)
 8008e90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008e94:	bf94      	ite	ls
 8008e96:	4698      	movls	r8, r3
 8008e98:	4680      	movhi	r8, r0
 8008e9a:	2303      	movs	r3, #3
 8008e9c:	6123      	str	r3, [r4, #16]
 8008e9e:	9b05      	ldr	r3, [sp, #20]
 8008ea0:	f023 0204 	bic.w	r2, r3, #4
 8008ea4:	6022      	str	r2, [r4, #0]
 8008ea6:	f04f 0900 	mov.w	r9, #0
 8008eaa:	9700      	str	r7, [sp, #0]
 8008eac:	4633      	mov	r3, r6
 8008eae:	aa0b      	add	r2, sp, #44	; 0x2c
 8008eb0:	4621      	mov	r1, r4
 8008eb2:	4628      	mov	r0, r5
 8008eb4:	f000 f9d8 	bl	8009268 <_printf_common>
 8008eb8:	3001      	adds	r0, #1
 8008eba:	f040 8090 	bne.w	8008fde <_printf_float+0x1e2>
 8008ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec2:	b00d      	add	sp, #52	; 0x34
 8008ec4:	ecbd 8b02 	vpop	{d8}
 8008ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ecc:	4642      	mov	r2, r8
 8008ece:	464b      	mov	r3, r9
 8008ed0:	4640      	mov	r0, r8
 8008ed2:	4649      	mov	r1, r9
 8008ed4:	f7f7 fe2a 	bl	8000b2c <__aeabi_dcmpun>
 8008ed8:	b140      	cbz	r0, 8008eec <_printf_float+0xf0>
 8008eda:	464b      	mov	r3, r9
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	bfbc      	itt	lt
 8008ee0:	232d      	movlt	r3, #45	; 0x2d
 8008ee2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008ee6:	487f      	ldr	r0, [pc, #508]	; (80090e4 <_printf_float+0x2e8>)
 8008ee8:	4b7f      	ldr	r3, [pc, #508]	; (80090e8 <_printf_float+0x2ec>)
 8008eea:	e7d1      	b.n	8008e90 <_printf_float+0x94>
 8008eec:	6863      	ldr	r3, [r4, #4]
 8008eee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008ef2:	9206      	str	r2, [sp, #24]
 8008ef4:	1c5a      	adds	r2, r3, #1
 8008ef6:	d13f      	bne.n	8008f78 <_printf_float+0x17c>
 8008ef8:	2306      	movs	r3, #6
 8008efa:	6063      	str	r3, [r4, #4]
 8008efc:	9b05      	ldr	r3, [sp, #20]
 8008efe:	6861      	ldr	r1, [r4, #4]
 8008f00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008f04:	2300      	movs	r3, #0
 8008f06:	9303      	str	r3, [sp, #12]
 8008f08:	ab0a      	add	r3, sp, #40	; 0x28
 8008f0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008f0e:	ab09      	add	r3, sp, #36	; 0x24
 8008f10:	ec49 8b10 	vmov	d0, r8, r9
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	6022      	str	r2, [r4, #0]
 8008f18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	f7ff fecd 	bl	8008cbc <__cvt>
 8008f22:	9b06      	ldr	r3, [sp, #24]
 8008f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f26:	2b47      	cmp	r3, #71	; 0x47
 8008f28:	4680      	mov	r8, r0
 8008f2a:	d108      	bne.n	8008f3e <_printf_float+0x142>
 8008f2c:	1cc8      	adds	r0, r1, #3
 8008f2e:	db02      	blt.n	8008f36 <_printf_float+0x13a>
 8008f30:	6863      	ldr	r3, [r4, #4]
 8008f32:	4299      	cmp	r1, r3
 8008f34:	dd41      	ble.n	8008fba <_printf_float+0x1be>
 8008f36:	f1ab 0b02 	sub.w	fp, fp, #2
 8008f3a:	fa5f fb8b 	uxtb.w	fp, fp
 8008f3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f42:	d820      	bhi.n	8008f86 <_printf_float+0x18a>
 8008f44:	3901      	subs	r1, #1
 8008f46:	465a      	mov	r2, fp
 8008f48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f4c:	9109      	str	r1, [sp, #36]	; 0x24
 8008f4e:	f7ff ff17 	bl	8008d80 <__exponent>
 8008f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f54:	1813      	adds	r3, r2, r0
 8008f56:	2a01      	cmp	r2, #1
 8008f58:	4681      	mov	r9, r0
 8008f5a:	6123      	str	r3, [r4, #16]
 8008f5c:	dc02      	bgt.n	8008f64 <_printf_float+0x168>
 8008f5e:	6822      	ldr	r2, [r4, #0]
 8008f60:	07d2      	lsls	r2, r2, #31
 8008f62:	d501      	bpl.n	8008f68 <_printf_float+0x16c>
 8008f64:	3301      	adds	r3, #1
 8008f66:	6123      	str	r3, [r4, #16]
 8008f68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d09c      	beq.n	8008eaa <_printf_float+0xae>
 8008f70:	232d      	movs	r3, #45	; 0x2d
 8008f72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f76:	e798      	b.n	8008eaa <_printf_float+0xae>
 8008f78:	9a06      	ldr	r2, [sp, #24]
 8008f7a:	2a47      	cmp	r2, #71	; 0x47
 8008f7c:	d1be      	bne.n	8008efc <_printf_float+0x100>
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1bc      	bne.n	8008efc <_printf_float+0x100>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e7b9      	b.n	8008efa <_printf_float+0xfe>
 8008f86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f8a:	d118      	bne.n	8008fbe <_printf_float+0x1c2>
 8008f8c:	2900      	cmp	r1, #0
 8008f8e:	6863      	ldr	r3, [r4, #4]
 8008f90:	dd0b      	ble.n	8008faa <_printf_float+0x1ae>
 8008f92:	6121      	str	r1, [r4, #16]
 8008f94:	b913      	cbnz	r3, 8008f9c <_printf_float+0x1a0>
 8008f96:	6822      	ldr	r2, [r4, #0]
 8008f98:	07d0      	lsls	r0, r2, #31
 8008f9a:	d502      	bpl.n	8008fa2 <_printf_float+0x1a6>
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	440b      	add	r3, r1
 8008fa0:	6123      	str	r3, [r4, #16]
 8008fa2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008fa4:	f04f 0900 	mov.w	r9, #0
 8008fa8:	e7de      	b.n	8008f68 <_printf_float+0x16c>
 8008faa:	b913      	cbnz	r3, 8008fb2 <_printf_float+0x1b6>
 8008fac:	6822      	ldr	r2, [r4, #0]
 8008fae:	07d2      	lsls	r2, r2, #31
 8008fb0:	d501      	bpl.n	8008fb6 <_printf_float+0x1ba>
 8008fb2:	3302      	adds	r3, #2
 8008fb4:	e7f4      	b.n	8008fa0 <_printf_float+0x1a4>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e7f2      	b.n	8008fa0 <_printf_float+0x1a4>
 8008fba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fc0:	4299      	cmp	r1, r3
 8008fc2:	db05      	blt.n	8008fd0 <_printf_float+0x1d4>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	6121      	str	r1, [r4, #16]
 8008fc8:	07d8      	lsls	r0, r3, #31
 8008fca:	d5ea      	bpl.n	8008fa2 <_printf_float+0x1a6>
 8008fcc:	1c4b      	adds	r3, r1, #1
 8008fce:	e7e7      	b.n	8008fa0 <_printf_float+0x1a4>
 8008fd0:	2900      	cmp	r1, #0
 8008fd2:	bfd4      	ite	le
 8008fd4:	f1c1 0202 	rsble	r2, r1, #2
 8008fd8:	2201      	movgt	r2, #1
 8008fda:	4413      	add	r3, r2
 8008fdc:	e7e0      	b.n	8008fa0 <_printf_float+0x1a4>
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	055a      	lsls	r2, r3, #21
 8008fe2:	d407      	bmi.n	8008ff4 <_printf_float+0x1f8>
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	4642      	mov	r2, r8
 8008fe8:	4631      	mov	r1, r6
 8008fea:	4628      	mov	r0, r5
 8008fec:	47b8      	blx	r7
 8008fee:	3001      	adds	r0, #1
 8008ff0:	d12c      	bne.n	800904c <_printf_float+0x250>
 8008ff2:	e764      	b.n	8008ebe <_printf_float+0xc2>
 8008ff4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ff8:	f240 80e0 	bls.w	80091bc <_printf_float+0x3c0>
 8008ffc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009000:	2200      	movs	r2, #0
 8009002:	2300      	movs	r3, #0
 8009004:	f7f7 fd60 	bl	8000ac8 <__aeabi_dcmpeq>
 8009008:	2800      	cmp	r0, #0
 800900a:	d034      	beq.n	8009076 <_printf_float+0x27a>
 800900c:	4a37      	ldr	r2, [pc, #220]	; (80090ec <_printf_float+0x2f0>)
 800900e:	2301      	movs	r3, #1
 8009010:	4631      	mov	r1, r6
 8009012:	4628      	mov	r0, r5
 8009014:	47b8      	blx	r7
 8009016:	3001      	adds	r0, #1
 8009018:	f43f af51 	beq.w	8008ebe <_printf_float+0xc2>
 800901c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009020:	429a      	cmp	r2, r3
 8009022:	db02      	blt.n	800902a <_printf_float+0x22e>
 8009024:	6823      	ldr	r3, [r4, #0]
 8009026:	07d8      	lsls	r0, r3, #31
 8009028:	d510      	bpl.n	800904c <_printf_float+0x250>
 800902a:	ee18 3a10 	vmov	r3, s16
 800902e:	4652      	mov	r2, sl
 8009030:	4631      	mov	r1, r6
 8009032:	4628      	mov	r0, r5
 8009034:	47b8      	blx	r7
 8009036:	3001      	adds	r0, #1
 8009038:	f43f af41 	beq.w	8008ebe <_printf_float+0xc2>
 800903c:	f04f 0800 	mov.w	r8, #0
 8009040:	f104 091a 	add.w	r9, r4, #26
 8009044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009046:	3b01      	subs	r3, #1
 8009048:	4543      	cmp	r3, r8
 800904a:	dc09      	bgt.n	8009060 <_printf_float+0x264>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	079b      	lsls	r3, r3, #30
 8009050:	f100 8105 	bmi.w	800925e <_printf_float+0x462>
 8009054:	68e0      	ldr	r0, [r4, #12]
 8009056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009058:	4298      	cmp	r0, r3
 800905a:	bfb8      	it	lt
 800905c:	4618      	movlt	r0, r3
 800905e:	e730      	b.n	8008ec2 <_printf_float+0xc6>
 8009060:	2301      	movs	r3, #1
 8009062:	464a      	mov	r2, r9
 8009064:	4631      	mov	r1, r6
 8009066:	4628      	mov	r0, r5
 8009068:	47b8      	blx	r7
 800906a:	3001      	adds	r0, #1
 800906c:	f43f af27 	beq.w	8008ebe <_printf_float+0xc2>
 8009070:	f108 0801 	add.w	r8, r8, #1
 8009074:	e7e6      	b.n	8009044 <_printf_float+0x248>
 8009076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009078:	2b00      	cmp	r3, #0
 800907a:	dc39      	bgt.n	80090f0 <_printf_float+0x2f4>
 800907c:	4a1b      	ldr	r2, [pc, #108]	; (80090ec <_printf_float+0x2f0>)
 800907e:	2301      	movs	r3, #1
 8009080:	4631      	mov	r1, r6
 8009082:	4628      	mov	r0, r5
 8009084:	47b8      	blx	r7
 8009086:	3001      	adds	r0, #1
 8009088:	f43f af19 	beq.w	8008ebe <_printf_float+0xc2>
 800908c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009090:	4313      	orrs	r3, r2
 8009092:	d102      	bne.n	800909a <_printf_float+0x29e>
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	07d9      	lsls	r1, r3, #31
 8009098:	d5d8      	bpl.n	800904c <_printf_float+0x250>
 800909a:	ee18 3a10 	vmov	r3, s16
 800909e:	4652      	mov	r2, sl
 80090a0:	4631      	mov	r1, r6
 80090a2:	4628      	mov	r0, r5
 80090a4:	47b8      	blx	r7
 80090a6:	3001      	adds	r0, #1
 80090a8:	f43f af09 	beq.w	8008ebe <_printf_float+0xc2>
 80090ac:	f04f 0900 	mov.w	r9, #0
 80090b0:	f104 0a1a 	add.w	sl, r4, #26
 80090b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b6:	425b      	negs	r3, r3
 80090b8:	454b      	cmp	r3, r9
 80090ba:	dc01      	bgt.n	80090c0 <_printf_float+0x2c4>
 80090bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090be:	e792      	b.n	8008fe6 <_printf_float+0x1ea>
 80090c0:	2301      	movs	r3, #1
 80090c2:	4652      	mov	r2, sl
 80090c4:	4631      	mov	r1, r6
 80090c6:	4628      	mov	r0, r5
 80090c8:	47b8      	blx	r7
 80090ca:	3001      	adds	r0, #1
 80090cc:	f43f aef7 	beq.w	8008ebe <_printf_float+0xc2>
 80090d0:	f109 0901 	add.w	r9, r9, #1
 80090d4:	e7ee      	b.n	80090b4 <_printf_float+0x2b8>
 80090d6:	bf00      	nop
 80090d8:	7fefffff 	.word	0x7fefffff
 80090dc:	0800d7b0 	.word	0x0800d7b0
 80090e0:	0800d7b4 	.word	0x0800d7b4
 80090e4:	0800d7bc 	.word	0x0800d7bc
 80090e8:	0800d7b8 	.word	0x0800d7b8
 80090ec:	0800d7c0 	.word	0x0800d7c0
 80090f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090f4:	429a      	cmp	r2, r3
 80090f6:	bfa8      	it	ge
 80090f8:	461a      	movge	r2, r3
 80090fa:	2a00      	cmp	r2, #0
 80090fc:	4691      	mov	r9, r2
 80090fe:	dc37      	bgt.n	8009170 <_printf_float+0x374>
 8009100:	f04f 0b00 	mov.w	fp, #0
 8009104:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009108:	f104 021a 	add.w	r2, r4, #26
 800910c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800910e:	9305      	str	r3, [sp, #20]
 8009110:	eba3 0309 	sub.w	r3, r3, r9
 8009114:	455b      	cmp	r3, fp
 8009116:	dc33      	bgt.n	8009180 <_printf_float+0x384>
 8009118:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800911c:	429a      	cmp	r2, r3
 800911e:	db3b      	blt.n	8009198 <_printf_float+0x39c>
 8009120:	6823      	ldr	r3, [r4, #0]
 8009122:	07da      	lsls	r2, r3, #31
 8009124:	d438      	bmi.n	8009198 <_printf_float+0x39c>
 8009126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009128:	9a05      	ldr	r2, [sp, #20]
 800912a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800912c:	1a9a      	subs	r2, r3, r2
 800912e:	eba3 0901 	sub.w	r9, r3, r1
 8009132:	4591      	cmp	r9, r2
 8009134:	bfa8      	it	ge
 8009136:	4691      	movge	r9, r2
 8009138:	f1b9 0f00 	cmp.w	r9, #0
 800913c:	dc35      	bgt.n	80091aa <_printf_float+0x3ae>
 800913e:	f04f 0800 	mov.w	r8, #0
 8009142:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009146:	f104 0a1a 	add.w	sl, r4, #26
 800914a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800914e:	1a9b      	subs	r3, r3, r2
 8009150:	eba3 0309 	sub.w	r3, r3, r9
 8009154:	4543      	cmp	r3, r8
 8009156:	f77f af79 	ble.w	800904c <_printf_float+0x250>
 800915a:	2301      	movs	r3, #1
 800915c:	4652      	mov	r2, sl
 800915e:	4631      	mov	r1, r6
 8009160:	4628      	mov	r0, r5
 8009162:	47b8      	blx	r7
 8009164:	3001      	adds	r0, #1
 8009166:	f43f aeaa 	beq.w	8008ebe <_printf_float+0xc2>
 800916a:	f108 0801 	add.w	r8, r8, #1
 800916e:	e7ec      	b.n	800914a <_printf_float+0x34e>
 8009170:	4613      	mov	r3, r2
 8009172:	4631      	mov	r1, r6
 8009174:	4642      	mov	r2, r8
 8009176:	4628      	mov	r0, r5
 8009178:	47b8      	blx	r7
 800917a:	3001      	adds	r0, #1
 800917c:	d1c0      	bne.n	8009100 <_printf_float+0x304>
 800917e:	e69e      	b.n	8008ebe <_printf_float+0xc2>
 8009180:	2301      	movs	r3, #1
 8009182:	4631      	mov	r1, r6
 8009184:	4628      	mov	r0, r5
 8009186:	9205      	str	r2, [sp, #20]
 8009188:	47b8      	blx	r7
 800918a:	3001      	adds	r0, #1
 800918c:	f43f ae97 	beq.w	8008ebe <_printf_float+0xc2>
 8009190:	9a05      	ldr	r2, [sp, #20]
 8009192:	f10b 0b01 	add.w	fp, fp, #1
 8009196:	e7b9      	b.n	800910c <_printf_float+0x310>
 8009198:	ee18 3a10 	vmov	r3, s16
 800919c:	4652      	mov	r2, sl
 800919e:	4631      	mov	r1, r6
 80091a0:	4628      	mov	r0, r5
 80091a2:	47b8      	blx	r7
 80091a4:	3001      	adds	r0, #1
 80091a6:	d1be      	bne.n	8009126 <_printf_float+0x32a>
 80091a8:	e689      	b.n	8008ebe <_printf_float+0xc2>
 80091aa:	9a05      	ldr	r2, [sp, #20]
 80091ac:	464b      	mov	r3, r9
 80091ae:	4442      	add	r2, r8
 80091b0:	4631      	mov	r1, r6
 80091b2:	4628      	mov	r0, r5
 80091b4:	47b8      	blx	r7
 80091b6:	3001      	adds	r0, #1
 80091b8:	d1c1      	bne.n	800913e <_printf_float+0x342>
 80091ba:	e680      	b.n	8008ebe <_printf_float+0xc2>
 80091bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091be:	2a01      	cmp	r2, #1
 80091c0:	dc01      	bgt.n	80091c6 <_printf_float+0x3ca>
 80091c2:	07db      	lsls	r3, r3, #31
 80091c4:	d538      	bpl.n	8009238 <_printf_float+0x43c>
 80091c6:	2301      	movs	r3, #1
 80091c8:	4642      	mov	r2, r8
 80091ca:	4631      	mov	r1, r6
 80091cc:	4628      	mov	r0, r5
 80091ce:	47b8      	blx	r7
 80091d0:	3001      	adds	r0, #1
 80091d2:	f43f ae74 	beq.w	8008ebe <_printf_float+0xc2>
 80091d6:	ee18 3a10 	vmov	r3, s16
 80091da:	4652      	mov	r2, sl
 80091dc:	4631      	mov	r1, r6
 80091de:	4628      	mov	r0, r5
 80091e0:	47b8      	blx	r7
 80091e2:	3001      	adds	r0, #1
 80091e4:	f43f ae6b 	beq.w	8008ebe <_printf_float+0xc2>
 80091e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091ec:	2200      	movs	r2, #0
 80091ee:	2300      	movs	r3, #0
 80091f0:	f7f7 fc6a 	bl	8000ac8 <__aeabi_dcmpeq>
 80091f4:	b9d8      	cbnz	r0, 800922e <_printf_float+0x432>
 80091f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091f8:	f108 0201 	add.w	r2, r8, #1
 80091fc:	3b01      	subs	r3, #1
 80091fe:	4631      	mov	r1, r6
 8009200:	4628      	mov	r0, r5
 8009202:	47b8      	blx	r7
 8009204:	3001      	adds	r0, #1
 8009206:	d10e      	bne.n	8009226 <_printf_float+0x42a>
 8009208:	e659      	b.n	8008ebe <_printf_float+0xc2>
 800920a:	2301      	movs	r3, #1
 800920c:	4652      	mov	r2, sl
 800920e:	4631      	mov	r1, r6
 8009210:	4628      	mov	r0, r5
 8009212:	47b8      	blx	r7
 8009214:	3001      	adds	r0, #1
 8009216:	f43f ae52 	beq.w	8008ebe <_printf_float+0xc2>
 800921a:	f108 0801 	add.w	r8, r8, #1
 800921e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009220:	3b01      	subs	r3, #1
 8009222:	4543      	cmp	r3, r8
 8009224:	dcf1      	bgt.n	800920a <_printf_float+0x40e>
 8009226:	464b      	mov	r3, r9
 8009228:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800922c:	e6dc      	b.n	8008fe8 <_printf_float+0x1ec>
 800922e:	f04f 0800 	mov.w	r8, #0
 8009232:	f104 0a1a 	add.w	sl, r4, #26
 8009236:	e7f2      	b.n	800921e <_printf_float+0x422>
 8009238:	2301      	movs	r3, #1
 800923a:	4642      	mov	r2, r8
 800923c:	e7df      	b.n	80091fe <_printf_float+0x402>
 800923e:	2301      	movs	r3, #1
 8009240:	464a      	mov	r2, r9
 8009242:	4631      	mov	r1, r6
 8009244:	4628      	mov	r0, r5
 8009246:	47b8      	blx	r7
 8009248:	3001      	adds	r0, #1
 800924a:	f43f ae38 	beq.w	8008ebe <_printf_float+0xc2>
 800924e:	f108 0801 	add.w	r8, r8, #1
 8009252:	68e3      	ldr	r3, [r4, #12]
 8009254:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009256:	1a5b      	subs	r3, r3, r1
 8009258:	4543      	cmp	r3, r8
 800925a:	dcf0      	bgt.n	800923e <_printf_float+0x442>
 800925c:	e6fa      	b.n	8009054 <_printf_float+0x258>
 800925e:	f04f 0800 	mov.w	r8, #0
 8009262:	f104 0919 	add.w	r9, r4, #25
 8009266:	e7f4      	b.n	8009252 <_printf_float+0x456>

08009268 <_printf_common>:
 8009268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800926c:	4616      	mov	r6, r2
 800926e:	4699      	mov	r9, r3
 8009270:	688a      	ldr	r2, [r1, #8]
 8009272:	690b      	ldr	r3, [r1, #16]
 8009274:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009278:	4293      	cmp	r3, r2
 800927a:	bfb8      	it	lt
 800927c:	4613      	movlt	r3, r2
 800927e:	6033      	str	r3, [r6, #0]
 8009280:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009284:	4607      	mov	r7, r0
 8009286:	460c      	mov	r4, r1
 8009288:	b10a      	cbz	r2, 800928e <_printf_common+0x26>
 800928a:	3301      	adds	r3, #1
 800928c:	6033      	str	r3, [r6, #0]
 800928e:	6823      	ldr	r3, [r4, #0]
 8009290:	0699      	lsls	r1, r3, #26
 8009292:	bf42      	ittt	mi
 8009294:	6833      	ldrmi	r3, [r6, #0]
 8009296:	3302      	addmi	r3, #2
 8009298:	6033      	strmi	r3, [r6, #0]
 800929a:	6825      	ldr	r5, [r4, #0]
 800929c:	f015 0506 	ands.w	r5, r5, #6
 80092a0:	d106      	bne.n	80092b0 <_printf_common+0x48>
 80092a2:	f104 0a19 	add.w	sl, r4, #25
 80092a6:	68e3      	ldr	r3, [r4, #12]
 80092a8:	6832      	ldr	r2, [r6, #0]
 80092aa:	1a9b      	subs	r3, r3, r2
 80092ac:	42ab      	cmp	r3, r5
 80092ae:	dc26      	bgt.n	80092fe <_printf_common+0x96>
 80092b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092b4:	1e13      	subs	r3, r2, #0
 80092b6:	6822      	ldr	r2, [r4, #0]
 80092b8:	bf18      	it	ne
 80092ba:	2301      	movne	r3, #1
 80092bc:	0692      	lsls	r2, r2, #26
 80092be:	d42b      	bmi.n	8009318 <_printf_common+0xb0>
 80092c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092c4:	4649      	mov	r1, r9
 80092c6:	4638      	mov	r0, r7
 80092c8:	47c0      	blx	r8
 80092ca:	3001      	adds	r0, #1
 80092cc:	d01e      	beq.n	800930c <_printf_common+0xa4>
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	68e5      	ldr	r5, [r4, #12]
 80092d2:	6832      	ldr	r2, [r6, #0]
 80092d4:	f003 0306 	and.w	r3, r3, #6
 80092d8:	2b04      	cmp	r3, #4
 80092da:	bf08      	it	eq
 80092dc:	1aad      	subeq	r5, r5, r2
 80092de:	68a3      	ldr	r3, [r4, #8]
 80092e0:	6922      	ldr	r2, [r4, #16]
 80092e2:	bf0c      	ite	eq
 80092e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092e8:	2500      	movne	r5, #0
 80092ea:	4293      	cmp	r3, r2
 80092ec:	bfc4      	itt	gt
 80092ee:	1a9b      	subgt	r3, r3, r2
 80092f0:	18ed      	addgt	r5, r5, r3
 80092f2:	2600      	movs	r6, #0
 80092f4:	341a      	adds	r4, #26
 80092f6:	42b5      	cmp	r5, r6
 80092f8:	d11a      	bne.n	8009330 <_printf_common+0xc8>
 80092fa:	2000      	movs	r0, #0
 80092fc:	e008      	b.n	8009310 <_printf_common+0xa8>
 80092fe:	2301      	movs	r3, #1
 8009300:	4652      	mov	r2, sl
 8009302:	4649      	mov	r1, r9
 8009304:	4638      	mov	r0, r7
 8009306:	47c0      	blx	r8
 8009308:	3001      	adds	r0, #1
 800930a:	d103      	bne.n	8009314 <_printf_common+0xac>
 800930c:	f04f 30ff 	mov.w	r0, #4294967295
 8009310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009314:	3501      	adds	r5, #1
 8009316:	e7c6      	b.n	80092a6 <_printf_common+0x3e>
 8009318:	18e1      	adds	r1, r4, r3
 800931a:	1c5a      	adds	r2, r3, #1
 800931c:	2030      	movs	r0, #48	; 0x30
 800931e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009322:	4422      	add	r2, r4
 8009324:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009328:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800932c:	3302      	adds	r3, #2
 800932e:	e7c7      	b.n	80092c0 <_printf_common+0x58>
 8009330:	2301      	movs	r3, #1
 8009332:	4622      	mov	r2, r4
 8009334:	4649      	mov	r1, r9
 8009336:	4638      	mov	r0, r7
 8009338:	47c0      	blx	r8
 800933a:	3001      	adds	r0, #1
 800933c:	d0e6      	beq.n	800930c <_printf_common+0xa4>
 800933e:	3601      	adds	r6, #1
 8009340:	e7d9      	b.n	80092f6 <_printf_common+0x8e>
	...

08009344 <_printf_i>:
 8009344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009348:	7e0f      	ldrb	r7, [r1, #24]
 800934a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800934c:	2f78      	cmp	r7, #120	; 0x78
 800934e:	4691      	mov	r9, r2
 8009350:	4680      	mov	r8, r0
 8009352:	460c      	mov	r4, r1
 8009354:	469a      	mov	sl, r3
 8009356:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800935a:	d807      	bhi.n	800936c <_printf_i+0x28>
 800935c:	2f62      	cmp	r7, #98	; 0x62
 800935e:	d80a      	bhi.n	8009376 <_printf_i+0x32>
 8009360:	2f00      	cmp	r7, #0
 8009362:	f000 80d8 	beq.w	8009516 <_printf_i+0x1d2>
 8009366:	2f58      	cmp	r7, #88	; 0x58
 8009368:	f000 80a3 	beq.w	80094b2 <_printf_i+0x16e>
 800936c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009370:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009374:	e03a      	b.n	80093ec <_printf_i+0xa8>
 8009376:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800937a:	2b15      	cmp	r3, #21
 800937c:	d8f6      	bhi.n	800936c <_printf_i+0x28>
 800937e:	a101      	add	r1, pc, #4	; (adr r1, 8009384 <_printf_i+0x40>)
 8009380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009384:	080093dd 	.word	0x080093dd
 8009388:	080093f1 	.word	0x080093f1
 800938c:	0800936d 	.word	0x0800936d
 8009390:	0800936d 	.word	0x0800936d
 8009394:	0800936d 	.word	0x0800936d
 8009398:	0800936d 	.word	0x0800936d
 800939c:	080093f1 	.word	0x080093f1
 80093a0:	0800936d 	.word	0x0800936d
 80093a4:	0800936d 	.word	0x0800936d
 80093a8:	0800936d 	.word	0x0800936d
 80093ac:	0800936d 	.word	0x0800936d
 80093b0:	080094fd 	.word	0x080094fd
 80093b4:	08009421 	.word	0x08009421
 80093b8:	080094df 	.word	0x080094df
 80093bc:	0800936d 	.word	0x0800936d
 80093c0:	0800936d 	.word	0x0800936d
 80093c4:	0800951f 	.word	0x0800951f
 80093c8:	0800936d 	.word	0x0800936d
 80093cc:	08009421 	.word	0x08009421
 80093d0:	0800936d 	.word	0x0800936d
 80093d4:	0800936d 	.word	0x0800936d
 80093d8:	080094e7 	.word	0x080094e7
 80093dc:	682b      	ldr	r3, [r5, #0]
 80093de:	1d1a      	adds	r2, r3, #4
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	602a      	str	r2, [r5, #0]
 80093e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093ec:	2301      	movs	r3, #1
 80093ee:	e0a3      	b.n	8009538 <_printf_i+0x1f4>
 80093f0:	6820      	ldr	r0, [r4, #0]
 80093f2:	6829      	ldr	r1, [r5, #0]
 80093f4:	0606      	lsls	r6, r0, #24
 80093f6:	f101 0304 	add.w	r3, r1, #4
 80093fa:	d50a      	bpl.n	8009412 <_printf_i+0xce>
 80093fc:	680e      	ldr	r6, [r1, #0]
 80093fe:	602b      	str	r3, [r5, #0]
 8009400:	2e00      	cmp	r6, #0
 8009402:	da03      	bge.n	800940c <_printf_i+0xc8>
 8009404:	232d      	movs	r3, #45	; 0x2d
 8009406:	4276      	negs	r6, r6
 8009408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800940c:	485e      	ldr	r0, [pc, #376]	; (8009588 <_printf_i+0x244>)
 800940e:	230a      	movs	r3, #10
 8009410:	e019      	b.n	8009446 <_printf_i+0x102>
 8009412:	680e      	ldr	r6, [r1, #0]
 8009414:	602b      	str	r3, [r5, #0]
 8009416:	f010 0f40 	tst.w	r0, #64	; 0x40
 800941a:	bf18      	it	ne
 800941c:	b236      	sxthne	r6, r6
 800941e:	e7ef      	b.n	8009400 <_printf_i+0xbc>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	6820      	ldr	r0, [r4, #0]
 8009424:	1d19      	adds	r1, r3, #4
 8009426:	6029      	str	r1, [r5, #0]
 8009428:	0601      	lsls	r1, r0, #24
 800942a:	d501      	bpl.n	8009430 <_printf_i+0xec>
 800942c:	681e      	ldr	r6, [r3, #0]
 800942e:	e002      	b.n	8009436 <_printf_i+0xf2>
 8009430:	0646      	lsls	r6, r0, #25
 8009432:	d5fb      	bpl.n	800942c <_printf_i+0xe8>
 8009434:	881e      	ldrh	r6, [r3, #0]
 8009436:	4854      	ldr	r0, [pc, #336]	; (8009588 <_printf_i+0x244>)
 8009438:	2f6f      	cmp	r7, #111	; 0x6f
 800943a:	bf0c      	ite	eq
 800943c:	2308      	moveq	r3, #8
 800943e:	230a      	movne	r3, #10
 8009440:	2100      	movs	r1, #0
 8009442:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009446:	6865      	ldr	r5, [r4, #4]
 8009448:	60a5      	str	r5, [r4, #8]
 800944a:	2d00      	cmp	r5, #0
 800944c:	bfa2      	ittt	ge
 800944e:	6821      	ldrge	r1, [r4, #0]
 8009450:	f021 0104 	bicge.w	r1, r1, #4
 8009454:	6021      	strge	r1, [r4, #0]
 8009456:	b90e      	cbnz	r6, 800945c <_printf_i+0x118>
 8009458:	2d00      	cmp	r5, #0
 800945a:	d04d      	beq.n	80094f8 <_printf_i+0x1b4>
 800945c:	4615      	mov	r5, r2
 800945e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009462:	fb03 6711 	mls	r7, r3, r1, r6
 8009466:	5dc7      	ldrb	r7, [r0, r7]
 8009468:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800946c:	4637      	mov	r7, r6
 800946e:	42bb      	cmp	r3, r7
 8009470:	460e      	mov	r6, r1
 8009472:	d9f4      	bls.n	800945e <_printf_i+0x11a>
 8009474:	2b08      	cmp	r3, #8
 8009476:	d10b      	bne.n	8009490 <_printf_i+0x14c>
 8009478:	6823      	ldr	r3, [r4, #0]
 800947a:	07de      	lsls	r6, r3, #31
 800947c:	d508      	bpl.n	8009490 <_printf_i+0x14c>
 800947e:	6923      	ldr	r3, [r4, #16]
 8009480:	6861      	ldr	r1, [r4, #4]
 8009482:	4299      	cmp	r1, r3
 8009484:	bfde      	ittt	le
 8009486:	2330      	movle	r3, #48	; 0x30
 8009488:	f805 3c01 	strble.w	r3, [r5, #-1]
 800948c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009490:	1b52      	subs	r2, r2, r5
 8009492:	6122      	str	r2, [r4, #16]
 8009494:	f8cd a000 	str.w	sl, [sp]
 8009498:	464b      	mov	r3, r9
 800949a:	aa03      	add	r2, sp, #12
 800949c:	4621      	mov	r1, r4
 800949e:	4640      	mov	r0, r8
 80094a0:	f7ff fee2 	bl	8009268 <_printf_common>
 80094a4:	3001      	adds	r0, #1
 80094a6:	d14c      	bne.n	8009542 <_printf_i+0x1fe>
 80094a8:	f04f 30ff 	mov.w	r0, #4294967295
 80094ac:	b004      	add	sp, #16
 80094ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094b2:	4835      	ldr	r0, [pc, #212]	; (8009588 <_printf_i+0x244>)
 80094b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80094b8:	6829      	ldr	r1, [r5, #0]
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80094c0:	6029      	str	r1, [r5, #0]
 80094c2:	061d      	lsls	r5, r3, #24
 80094c4:	d514      	bpl.n	80094f0 <_printf_i+0x1ac>
 80094c6:	07df      	lsls	r7, r3, #31
 80094c8:	bf44      	itt	mi
 80094ca:	f043 0320 	orrmi.w	r3, r3, #32
 80094ce:	6023      	strmi	r3, [r4, #0]
 80094d0:	b91e      	cbnz	r6, 80094da <_printf_i+0x196>
 80094d2:	6823      	ldr	r3, [r4, #0]
 80094d4:	f023 0320 	bic.w	r3, r3, #32
 80094d8:	6023      	str	r3, [r4, #0]
 80094da:	2310      	movs	r3, #16
 80094dc:	e7b0      	b.n	8009440 <_printf_i+0xfc>
 80094de:	6823      	ldr	r3, [r4, #0]
 80094e0:	f043 0320 	orr.w	r3, r3, #32
 80094e4:	6023      	str	r3, [r4, #0]
 80094e6:	2378      	movs	r3, #120	; 0x78
 80094e8:	4828      	ldr	r0, [pc, #160]	; (800958c <_printf_i+0x248>)
 80094ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094ee:	e7e3      	b.n	80094b8 <_printf_i+0x174>
 80094f0:	0659      	lsls	r1, r3, #25
 80094f2:	bf48      	it	mi
 80094f4:	b2b6      	uxthmi	r6, r6
 80094f6:	e7e6      	b.n	80094c6 <_printf_i+0x182>
 80094f8:	4615      	mov	r5, r2
 80094fa:	e7bb      	b.n	8009474 <_printf_i+0x130>
 80094fc:	682b      	ldr	r3, [r5, #0]
 80094fe:	6826      	ldr	r6, [r4, #0]
 8009500:	6961      	ldr	r1, [r4, #20]
 8009502:	1d18      	adds	r0, r3, #4
 8009504:	6028      	str	r0, [r5, #0]
 8009506:	0635      	lsls	r5, r6, #24
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	d501      	bpl.n	8009510 <_printf_i+0x1cc>
 800950c:	6019      	str	r1, [r3, #0]
 800950e:	e002      	b.n	8009516 <_printf_i+0x1d2>
 8009510:	0670      	lsls	r0, r6, #25
 8009512:	d5fb      	bpl.n	800950c <_printf_i+0x1c8>
 8009514:	8019      	strh	r1, [r3, #0]
 8009516:	2300      	movs	r3, #0
 8009518:	6123      	str	r3, [r4, #16]
 800951a:	4615      	mov	r5, r2
 800951c:	e7ba      	b.n	8009494 <_printf_i+0x150>
 800951e:	682b      	ldr	r3, [r5, #0]
 8009520:	1d1a      	adds	r2, r3, #4
 8009522:	602a      	str	r2, [r5, #0]
 8009524:	681d      	ldr	r5, [r3, #0]
 8009526:	6862      	ldr	r2, [r4, #4]
 8009528:	2100      	movs	r1, #0
 800952a:	4628      	mov	r0, r5
 800952c:	f7f6 fe58 	bl	80001e0 <memchr>
 8009530:	b108      	cbz	r0, 8009536 <_printf_i+0x1f2>
 8009532:	1b40      	subs	r0, r0, r5
 8009534:	6060      	str	r0, [r4, #4]
 8009536:	6863      	ldr	r3, [r4, #4]
 8009538:	6123      	str	r3, [r4, #16]
 800953a:	2300      	movs	r3, #0
 800953c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009540:	e7a8      	b.n	8009494 <_printf_i+0x150>
 8009542:	6923      	ldr	r3, [r4, #16]
 8009544:	462a      	mov	r2, r5
 8009546:	4649      	mov	r1, r9
 8009548:	4640      	mov	r0, r8
 800954a:	47d0      	blx	sl
 800954c:	3001      	adds	r0, #1
 800954e:	d0ab      	beq.n	80094a8 <_printf_i+0x164>
 8009550:	6823      	ldr	r3, [r4, #0]
 8009552:	079b      	lsls	r3, r3, #30
 8009554:	d413      	bmi.n	800957e <_printf_i+0x23a>
 8009556:	68e0      	ldr	r0, [r4, #12]
 8009558:	9b03      	ldr	r3, [sp, #12]
 800955a:	4298      	cmp	r0, r3
 800955c:	bfb8      	it	lt
 800955e:	4618      	movlt	r0, r3
 8009560:	e7a4      	b.n	80094ac <_printf_i+0x168>
 8009562:	2301      	movs	r3, #1
 8009564:	4632      	mov	r2, r6
 8009566:	4649      	mov	r1, r9
 8009568:	4640      	mov	r0, r8
 800956a:	47d0      	blx	sl
 800956c:	3001      	adds	r0, #1
 800956e:	d09b      	beq.n	80094a8 <_printf_i+0x164>
 8009570:	3501      	adds	r5, #1
 8009572:	68e3      	ldr	r3, [r4, #12]
 8009574:	9903      	ldr	r1, [sp, #12]
 8009576:	1a5b      	subs	r3, r3, r1
 8009578:	42ab      	cmp	r3, r5
 800957a:	dcf2      	bgt.n	8009562 <_printf_i+0x21e>
 800957c:	e7eb      	b.n	8009556 <_printf_i+0x212>
 800957e:	2500      	movs	r5, #0
 8009580:	f104 0619 	add.w	r6, r4, #25
 8009584:	e7f5      	b.n	8009572 <_printf_i+0x22e>
 8009586:	bf00      	nop
 8009588:	0800d7c2 	.word	0x0800d7c2
 800958c:	0800d7d3 	.word	0x0800d7d3

08009590 <_scanf_float>:
 8009590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009594:	b087      	sub	sp, #28
 8009596:	4617      	mov	r7, r2
 8009598:	9303      	str	r3, [sp, #12]
 800959a:	688b      	ldr	r3, [r1, #8]
 800959c:	1e5a      	subs	r2, r3, #1
 800959e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80095a2:	bf83      	ittte	hi
 80095a4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80095a8:	195b      	addhi	r3, r3, r5
 80095aa:	9302      	strhi	r3, [sp, #8]
 80095ac:	2300      	movls	r3, #0
 80095ae:	bf86      	itte	hi
 80095b0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80095b4:	608b      	strhi	r3, [r1, #8]
 80095b6:	9302      	strls	r3, [sp, #8]
 80095b8:	680b      	ldr	r3, [r1, #0]
 80095ba:	468b      	mov	fp, r1
 80095bc:	2500      	movs	r5, #0
 80095be:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80095c2:	f84b 3b1c 	str.w	r3, [fp], #28
 80095c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80095ca:	4680      	mov	r8, r0
 80095cc:	460c      	mov	r4, r1
 80095ce:	465e      	mov	r6, fp
 80095d0:	46aa      	mov	sl, r5
 80095d2:	46a9      	mov	r9, r5
 80095d4:	9501      	str	r5, [sp, #4]
 80095d6:	68a2      	ldr	r2, [r4, #8]
 80095d8:	b152      	cbz	r2, 80095f0 <_scanf_float+0x60>
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	2b4e      	cmp	r3, #78	; 0x4e
 80095e0:	d864      	bhi.n	80096ac <_scanf_float+0x11c>
 80095e2:	2b40      	cmp	r3, #64	; 0x40
 80095e4:	d83c      	bhi.n	8009660 <_scanf_float+0xd0>
 80095e6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80095ea:	b2c8      	uxtb	r0, r1
 80095ec:	280e      	cmp	r0, #14
 80095ee:	d93a      	bls.n	8009666 <_scanf_float+0xd6>
 80095f0:	f1b9 0f00 	cmp.w	r9, #0
 80095f4:	d003      	beq.n	80095fe <_scanf_float+0x6e>
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009602:	f1ba 0f01 	cmp.w	sl, #1
 8009606:	f200 8113 	bhi.w	8009830 <_scanf_float+0x2a0>
 800960a:	455e      	cmp	r6, fp
 800960c:	f200 8105 	bhi.w	800981a <_scanf_float+0x28a>
 8009610:	2501      	movs	r5, #1
 8009612:	4628      	mov	r0, r5
 8009614:	b007      	add	sp, #28
 8009616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800961e:	2a0d      	cmp	r2, #13
 8009620:	d8e6      	bhi.n	80095f0 <_scanf_float+0x60>
 8009622:	a101      	add	r1, pc, #4	; (adr r1, 8009628 <_scanf_float+0x98>)
 8009624:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009628:	08009767 	.word	0x08009767
 800962c:	080095f1 	.word	0x080095f1
 8009630:	080095f1 	.word	0x080095f1
 8009634:	080095f1 	.word	0x080095f1
 8009638:	080097c7 	.word	0x080097c7
 800963c:	0800979f 	.word	0x0800979f
 8009640:	080095f1 	.word	0x080095f1
 8009644:	080095f1 	.word	0x080095f1
 8009648:	08009775 	.word	0x08009775
 800964c:	080095f1 	.word	0x080095f1
 8009650:	080095f1 	.word	0x080095f1
 8009654:	080095f1 	.word	0x080095f1
 8009658:	080095f1 	.word	0x080095f1
 800965c:	0800972d 	.word	0x0800972d
 8009660:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009664:	e7db      	b.n	800961e <_scanf_float+0x8e>
 8009666:	290e      	cmp	r1, #14
 8009668:	d8c2      	bhi.n	80095f0 <_scanf_float+0x60>
 800966a:	a001      	add	r0, pc, #4	; (adr r0, 8009670 <_scanf_float+0xe0>)
 800966c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009670:	0800971f 	.word	0x0800971f
 8009674:	080095f1 	.word	0x080095f1
 8009678:	0800971f 	.word	0x0800971f
 800967c:	080097b3 	.word	0x080097b3
 8009680:	080095f1 	.word	0x080095f1
 8009684:	080096cd 	.word	0x080096cd
 8009688:	08009709 	.word	0x08009709
 800968c:	08009709 	.word	0x08009709
 8009690:	08009709 	.word	0x08009709
 8009694:	08009709 	.word	0x08009709
 8009698:	08009709 	.word	0x08009709
 800969c:	08009709 	.word	0x08009709
 80096a0:	08009709 	.word	0x08009709
 80096a4:	08009709 	.word	0x08009709
 80096a8:	08009709 	.word	0x08009709
 80096ac:	2b6e      	cmp	r3, #110	; 0x6e
 80096ae:	d809      	bhi.n	80096c4 <_scanf_float+0x134>
 80096b0:	2b60      	cmp	r3, #96	; 0x60
 80096b2:	d8b2      	bhi.n	800961a <_scanf_float+0x8a>
 80096b4:	2b54      	cmp	r3, #84	; 0x54
 80096b6:	d077      	beq.n	80097a8 <_scanf_float+0x218>
 80096b8:	2b59      	cmp	r3, #89	; 0x59
 80096ba:	d199      	bne.n	80095f0 <_scanf_float+0x60>
 80096bc:	2d07      	cmp	r5, #7
 80096be:	d197      	bne.n	80095f0 <_scanf_float+0x60>
 80096c0:	2508      	movs	r5, #8
 80096c2:	e029      	b.n	8009718 <_scanf_float+0x188>
 80096c4:	2b74      	cmp	r3, #116	; 0x74
 80096c6:	d06f      	beq.n	80097a8 <_scanf_float+0x218>
 80096c8:	2b79      	cmp	r3, #121	; 0x79
 80096ca:	e7f6      	b.n	80096ba <_scanf_float+0x12a>
 80096cc:	6821      	ldr	r1, [r4, #0]
 80096ce:	05c8      	lsls	r0, r1, #23
 80096d0:	d51a      	bpl.n	8009708 <_scanf_float+0x178>
 80096d2:	9b02      	ldr	r3, [sp, #8]
 80096d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80096d8:	6021      	str	r1, [r4, #0]
 80096da:	f109 0901 	add.w	r9, r9, #1
 80096de:	b11b      	cbz	r3, 80096e8 <_scanf_float+0x158>
 80096e0:	3b01      	subs	r3, #1
 80096e2:	3201      	adds	r2, #1
 80096e4:	9302      	str	r3, [sp, #8]
 80096e6:	60a2      	str	r2, [r4, #8]
 80096e8:	68a3      	ldr	r3, [r4, #8]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	60a3      	str	r3, [r4, #8]
 80096ee:	6923      	ldr	r3, [r4, #16]
 80096f0:	3301      	adds	r3, #1
 80096f2:	6123      	str	r3, [r4, #16]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	3b01      	subs	r3, #1
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	607b      	str	r3, [r7, #4]
 80096fc:	f340 8084 	ble.w	8009808 <_scanf_float+0x278>
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	3301      	adds	r3, #1
 8009704:	603b      	str	r3, [r7, #0]
 8009706:	e766      	b.n	80095d6 <_scanf_float+0x46>
 8009708:	eb1a 0f05 	cmn.w	sl, r5
 800970c:	f47f af70 	bne.w	80095f0 <_scanf_float+0x60>
 8009710:	6822      	ldr	r2, [r4, #0]
 8009712:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009716:	6022      	str	r2, [r4, #0]
 8009718:	f806 3b01 	strb.w	r3, [r6], #1
 800971c:	e7e4      	b.n	80096e8 <_scanf_float+0x158>
 800971e:	6822      	ldr	r2, [r4, #0]
 8009720:	0610      	lsls	r0, r2, #24
 8009722:	f57f af65 	bpl.w	80095f0 <_scanf_float+0x60>
 8009726:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800972a:	e7f4      	b.n	8009716 <_scanf_float+0x186>
 800972c:	f1ba 0f00 	cmp.w	sl, #0
 8009730:	d10e      	bne.n	8009750 <_scanf_float+0x1c0>
 8009732:	f1b9 0f00 	cmp.w	r9, #0
 8009736:	d10e      	bne.n	8009756 <_scanf_float+0x1c6>
 8009738:	6822      	ldr	r2, [r4, #0]
 800973a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800973e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009742:	d108      	bne.n	8009756 <_scanf_float+0x1c6>
 8009744:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009748:	6022      	str	r2, [r4, #0]
 800974a:	f04f 0a01 	mov.w	sl, #1
 800974e:	e7e3      	b.n	8009718 <_scanf_float+0x188>
 8009750:	f1ba 0f02 	cmp.w	sl, #2
 8009754:	d055      	beq.n	8009802 <_scanf_float+0x272>
 8009756:	2d01      	cmp	r5, #1
 8009758:	d002      	beq.n	8009760 <_scanf_float+0x1d0>
 800975a:	2d04      	cmp	r5, #4
 800975c:	f47f af48 	bne.w	80095f0 <_scanf_float+0x60>
 8009760:	3501      	adds	r5, #1
 8009762:	b2ed      	uxtb	r5, r5
 8009764:	e7d8      	b.n	8009718 <_scanf_float+0x188>
 8009766:	f1ba 0f01 	cmp.w	sl, #1
 800976a:	f47f af41 	bne.w	80095f0 <_scanf_float+0x60>
 800976e:	f04f 0a02 	mov.w	sl, #2
 8009772:	e7d1      	b.n	8009718 <_scanf_float+0x188>
 8009774:	b97d      	cbnz	r5, 8009796 <_scanf_float+0x206>
 8009776:	f1b9 0f00 	cmp.w	r9, #0
 800977a:	f47f af3c 	bne.w	80095f6 <_scanf_float+0x66>
 800977e:	6822      	ldr	r2, [r4, #0]
 8009780:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009784:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009788:	f47f af39 	bne.w	80095fe <_scanf_float+0x6e>
 800978c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009790:	6022      	str	r2, [r4, #0]
 8009792:	2501      	movs	r5, #1
 8009794:	e7c0      	b.n	8009718 <_scanf_float+0x188>
 8009796:	2d03      	cmp	r5, #3
 8009798:	d0e2      	beq.n	8009760 <_scanf_float+0x1d0>
 800979a:	2d05      	cmp	r5, #5
 800979c:	e7de      	b.n	800975c <_scanf_float+0x1cc>
 800979e:	2d02      	cmp	r5, #2
 80097a0:	f47f af26 	bne.w	80095f0 <_scanf_float+0x60>
 80097a4:	2503      	movs	r5, #3
 80097a6:	e7b7      	b.n	8009718 <_scanf_float+0x188>
 80097a8:	2d06      	cmp	r5, #6
 80097aa:	f47f af21 	bne.w	80095f0 <_scanf_float+0x60>
 80097ae:	2507      	movs	r5, #7
 80097b0:	e7b2      	b.n	8009718 <_scanf_float+0x188>
 80097b2:	6822      	ldr	r2, [r4, #0]
 80097b4:	0591      	lsls	r1, r2, #22
 80097b6:	f57f af1b 	bpl.w	80095f0 <_scanf_float+0x60>
 80097ba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80097be:	6022      	str	r2, [r4, #0]
 80097c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80097c4:	e7a8      	b.n	8009718 <_scanf_float+0x188>
 80097c6:	6822      	ldr	r2, [r4, #0]
 80097c8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80097cc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80097d0:	d006      	beq.n	80097e0 <_scanf_float+0x250>
 80097d2:	0550      	lsls	r0, r2, #21
 80097d4:	f57f af0c 	bpl.w	80095f0 <_scanf_float+0x60>
 80097d8:	f1b9 0f00 	cmp.w	r9, #0
 80097dc:	f43f af0f 	beq.w	80095fe <_scanf_float+0x6e>
 80097e0:	0591      	lsls	r1, r2, #22
 80097e2:	bf58      	it	pl
 80097e4:	9901      	ldrpl	r1, [sp, #4]
 80097e6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80097ea:	bf58      	it	pl
 80097ec:	eba9 0101 	subpl.w	r1, r9, r1
 80097f0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80097f4:	bf58      	it	pl
 80097f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80097fa:	6022      	str	r2, [r4, #0]
 80097fc:	f04f 0900 	mov.w	r9, #0
 8009800:	e78a      	b.n	8009718 <_scanf_float+0x188>
 8009802:	f04f 0a03 	mov.w	sl, #3
 8009806:	e787      	b.n	8009718 <_scanf_float+0x188>
 8009808:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800980c:	4639      	mov	r1, r7
 800980e:	4640      	mov	r0, r8
 8009810:	4798      	blx	r3
 8009812:	2800      	cmp	r0, #0
 8009814:	f43f aedf 	beq.w	80095d6 <_scanf_float+0x46>
 8009818:	e6ea      	b.n	80095f0 <_scanf_float+0x60>
 800981a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800981e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009822:	463a      	mov	r2, r7
 8009824:	4640      	mov	r0, r8
 8009826:	4798      	blx	r3
 8009828:	6923      	ldr	r3, [r4, #16]
 800982a:	3b01      	subs	r3, #1
 800982c:	6123      	str	r3, [r4, #16]
 800982e:	e6ec      	b.n	800960a <_scanf_float+0x7a>
 8009830:	1e6b      	subs	r3, r5, #1
 8009832:	2b06      	cmp	r3, #6
 8009834:	d825      	bhi.n	8009882 <_scanf_float+0x2f2>
 8009836:	2d02      	cmp	r5, #2
 8009838:	d836      	bhi.n	80098a8 <_scanf_float+0x318>
 800983a:	455e      	cmp	r6, fp
 800983c:	f67f aee8 	bls.w	8009610 <_scanf_float+0x80>
 8009840:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009844:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009848:	463a      	mov	r2, r7
 800984a:	4640      	mov	r0, r8
 800984c:	4798      	blx	r3
 800984e:	6923      	ldr	r3, [r4, #16]
 8009850:	3b01      	subs	r3, #1
 8009852:	6123      	str	r3, [r4, #16]
 8009854:	e7f1      	b.n	800983a <_scanf_float+0x2aa>
 8009856:	9802      	ldr	r0, [sp, #8]
 8009858:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800985c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009860:	9002      	str	r0, [sp, #8]
 8009862:	463a      	mov	r2, r7
 8009864:	4640      	mov	r0, r8
 8009866:	4798      	blx	r3
 8009868:	6923      	ldr	r3, [r4, #16]
 800986a:	3b01      	subs	r3, #1
 800986c:	6123      	str	r3, [r4, #16]
 800986e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009872:	fa5f fa8a 	uxtb.w	sl, sl
 8009876:	f1ba 0f02 	cmp.w	sl, #2
 800987a:	d1ec      	bne.n	8009856 <_scanf_float+0x2c6>
 800987c:	3d03      	subs	r5, #3
 800987e:	b2ed      	uxtb	r5, r5
 8009880:	1b76      	subs	r6, r6, r5
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	05da      	lsls	r2, r3, #23
 8009886:	d52f      	bpl.n	80098e8 <_scanf_float+0x358>
 8009888:	055b      	lsls	r3, r3, #21
 800988a:	d510      	bpl.n	80098ae <_scanf_float+0x31e>
 800988c:	455e      	cmp	r6, fp
 800988e:	f67f aebf 	bls.w	8009610 <_scanf_float+0x80>
 8009892:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009896:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800989a:	463a      	mov	r2, r7
 800989c:	4640      	mov	r0, r8
 800989e:	4798      	blx	r3
 80098a0:	6923      	ldr	r3, [r4, #16]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	6123      	str	r3, [r4, #16]
 80098a6:	e7f1      	b.n	800988c <_scanf_float+0x2fc>
 80098a8:	46aa      	mov	sl, r5
 80098aa:	9602      	str	r6, [sp, #8]
 80098ac:	e7df      	b.n	800986e <_scanf_float+0x2de>
 80098ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80098b2:	6923      	ldr	r3, [r4, #16]
 80098b4:	2965      	cmp	r1, #101	; 0x65
 80098b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80098ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80098be:	6123      	str	r3, [r4, #16]
 80098c0:	d00c      	beq.n	80098dc <_scanf_float+0x34c>
 80098c2:	2945      	cmp	r1, #69	; 0x45
 80098c4:	d00a      	beq.n	80098dc <_scanf_float+0x34c>
 80098c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098ca:	463a      	mov	r2, r7
 80098cc:	4640      	mov	r0, r8
 80098ce:	4798      	blx	r3
 80098d0:	6923      	ldr	r3, [r4, #16]
 80098d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80098d6:	3b01      	subs	r3, #1
 80098d8:	1eb5      	subs	r5, r6, #2
 80098da:	6123      	str	r3, [r4, #16]
 80098dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098e0:	463a      	mov	r2, r7
 80098e2:	4640      	mov	r0, r8
 80098e4:	4798      	blx	r3
 80098e6:	462e      	mov	r6, r5
 80098e8:	6825      	ldr	r5, [r4, #0]
 80098ea:	f015 0510 	ands.w	r5, r5, #16
 80098ee:	d159      	bne.n	80099a4 <_scanf_float+0x414>
 80098f0:	7035      	strb	r5, [r6, #0]
 80098f2:	6823      	ldr	r3, [r4, #0]
 80098f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80098f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098fc:	d11b      	bne.n	8009936 <_scanf_float+0x3a6>
 80098fe:	9b01      	ldr	r3, [sp, #4]
 8009900:	454b      	cmp	r3, r9
 8009902:	eba3 0209 	sub.w	r2, r3, r9
 8009906:	d123      	bne.n	8009950 <_scanf_float+0x3c0>
 8009908:	2200      	movs	r2, #0
 800990a:	4659      	mov	r1, fp
 800990c:	4640      	mov	r0, r8
 800990e:	f000 ff01 	bl	800a714 <_strtod_r>
 8009912:	6822      	ldr	r2, [r4, #0]
 8009914:	9b03      	ldr	r3, [sp, #12]
 8009916:	f012 0f02 	tst.w	r2, #2
 800991a:	ec57 6b10 	vmov	r6, r7, d0
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	d021      	beq.n	8009966 <_scanf_float+0x3d6>
 8009922:	9903      	ldr	r1, [sp, #12]
 8009924:	1d1a      	adds	r2, r3, #4
 8009926:	600a      	str	r2, [r1, #0]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	e9c3 6700 	strd	r6, r7, [r3]
 800992e:	68e3      	ldr	r3, [r4, #12]
 8009930:	3301      	adds	r3, #1
 8009932:	60e3      	str	r3, [r4, #12]
 8009934:	e66d      	b.n	8009612 <_scanf_float+0x82>
 8009936:	9b04      	ldr	r3, [sp, #16]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d0e5      	beq.n	8009908 <_scanf_float+0x378>
 800993c:	9905      	ldr	r1, [sp, #20]
 800993e:	230a      	movs	r3, #10
 8009940:	462a      	mov	r2, r5
 8009942:	3101      	adds	r1, #1
 8009944:	4640      	mov	r0, r8
 8009946:	f000 ff6d 	bl	800a824 <_strtol_r>
 800994a:	9b04      	ldr	r3, [sp, #16]
 800994c:	9e05      	ldr	r6, [sp, #20]
 800994e:	1ac2      	subs	r2, r0, r3
 8009950:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009954:	429e      	cmp	r6, r3
 8009956:	bf28      	it	cs
 8009958:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800995c:	4912      	ldr	r1, [pc, #72]	; (80099a8 <_scanf_float+0x418>)
 800995e:	4630      	mov	r0, r6
 8009960:	f000 f83c 	bl	80099dc <siprintf>
 8009964:	e7d0      	b.n	8009908 <_scanf_float+0x378>
 8009966:	9903      	ldr	r1, [sp, #12]
 8009968:	f012 0f04 	tst.w	r2, #4
 800996c:	f103 0204 	add.w	r2, r3, #4
 8009970:	600a      	str	r2, [r1, #0]
 8009972:	d1d9      	bne.n	8009928 <_scanf_float+0x398>
 8009974:	f8d3 8000 	ldr.w	r8, [r3]
 8009978:	ee10 2a10 	vmov	r2, s0
 800997c:	ee10 0a10 	vmov	r0, s0
 8009980:	463b      	mov	r3, r7
 8009982:	4639      	mov	r1, r7
 8009984:	f7f7 f8d2 	bl	8000b2c <__aeabi_dcmpun>
 8009988:	b128      	cbz	r0, 8009996 <_scanf_float+0x406>
 800998a:	4808      	ldr	r0, [pc, #32]	; (80099ac <_scanf_float+0x41c>)
 800998c:	f000 f820 	bl	80099d0 <nanf>
 8009990:	ed88 0a00 	vstr	s0, [r8]
 8009994:	e7cb      	b.n	800992e <_scanf_float+0x39e>
 8009996:	4630      	mov	r0, r6
 8009998:	4639      	mov	r1, r7
 800999a:	f7f7 f925 	bl	8000be8 <__aeabi_d2f>
 800999e:	f8c8 0000 	str.w	r0, [r8]
 80099a2:	e7c4      	b.n	800992e <_scanf_float+0x39e>
 80099a4:	2500      	movs	r5, #0
 80099a6:	e634      	b.n	8009612 <_scanf_float+0x82>
 80099a8:	0800d7e4 	.word	0x0800d7e4
 80099ac:	0800dc58 	.word	0x0800dc58

080099b0 <_sbrk_r>:
 80099b0:	b538      	push	{r3, r4, r5, lr}
 80099b2:	4d06      	ldr	r5, [pc, #24]	; (80099cc <_sbrk_r+0x1c>)
 80099b4:	2300      	movs	r3, #0
 80099b6:	4604      	mov	r4, r0
 80099b8:	4608      	mov	r0, r1
 80099ba:	602b      	str	r3, [r5, #0]
 80099bc:	f7f8 ff5e 	bl	800287c <_sbrk>
 80099c0:	1c43      	adds	r3, r0, #1
 80099c2:	d102      	bne.n	80099ca <_sbrk_r+0x1a>
 80099c4:	682b      	ldr	r3, [r5, #0]
 80099c6:	b103      	cbz	r3, 80099ca <_sbrk_r+0x1a>
 80099c8:	6023      	str	r3, [r4, #0]
 80099ca:	bd38      	pop	{r3, r4, r5, pc}
 80099cc:	20014370 	.word	0x20014370

080099d0 <nanf>:
 80099d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80099d8 <nanf+0x8>
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop
 80099d8:	7fc00000 	.word	0x7fc00000

080099dc <siprintf>:
 80099dc:	b40e      	push	{r1, r2, r3}
 80099de:	b500      	push	{lr}
 80099e0:	b09c      	sub	sp, #112	; 0x70
 80099e2:	ab1d      	add	r3, sp, #116	; 0x74
 80099e4:	9002      	str	r0, [sp, #8]
 80099e6:	9006      	str	r0, [sp, #24]
 80099e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80099ec:	4809      	ldr	r0, [pc, #36]	; (8009a14 <siprintf+0x38>)
 80099ee:	9107      	str	r1, [sp, #28]
 80099f0:	9104      	str	r1, [sp, #16]
 80099f2:	4909      	ldr	r1, [pc, #36]	; (8009a18 <siprintf+0x3c>)
 80099f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80099f8:	9105      	str	r1, [sp, #20]
 80099fa:	6800      	ldr	r0, [r0, #0]
 80099fc:	9301      	str	r3, [sp, #4]
 80099fe:	a902      	add	r1, sp, #8
 8009a00:	f003 f966 	bl	800ccd0 <_svfiprintf_r>
 8009a04:	9b02      	ldr	r3, [sp, #8]
 8009a06:	2200      	movs	r2, #0
 8009a08:	701a      	strb	r2, [r3, #0]
 8009a0a:	b01c      	add	sp, #112	; 0x70
 8009a0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a10:	b003      	add	sp, #12
 8009a12:	4770      	bx	lr
 8009a14:	20000014 	.word	0x20000014
 8009a18:	ffff0208 	.word	0xffff0208

08009a1c <__sread>:
 8009a1c:	b510      	push	{r4, lr}
 8009a1e:	460c      	mov	r4, r1
 8009a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a24:	f003 fbae 	bl	800d184 <_read_r>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	bfab      	itete	ge
 8009a2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a2e:	89a3      	ldrhlt	r3, [r4, #12]
 8009a30:	181b      	addge	r3, r3, r0
 8009a32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a36:	bfac      	ite	ge
 8009a38:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a3a:	81a3      	strhlt	r3, [r4, #12]
 8009a3c:	bd10      	pop	{r4, pc}

08009a3e <__swrite>:
 8009a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a42:	461f      	mov	r7, r3
 8009a44:	898b      	ldrh	r3, [r1, #12]
 8009a46:	05db      	lsls	r3, r3, #23
 8009a48:	4605      	mov	r5, r0
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	4616      	mov	r6, r2
 8009a4e:	d505      	bpl.n	8009a5c <__swrite+0x1e>
 8009a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a54:	2302      	movs	r3, #2
 8009a56:	2200      	movs	r2, #0
 8009a58:	f002 fb72 	bl	800c140 <_lseek_r>
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a66:	81a3      	strh	r3, [r4, #12]
 8009a68:	4632      	mov	r2, r6
 8009a6a:	463b      	mov	r3, r7
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a72:	f000 bf2b 	b.w	800a8cc <_write_r>

08009a76 <__sseek>:
 8009a76:	b510      	push	{r4, lr}
 8009a78:	460c      	mov	r4, r1
 8009a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a7e:	f002 fb5f 	bl	800c140 <_lseek_r>
 8009a82:	1c43      	adds	r3, r0, #1
 8009a84:	89a3      	ldrh	r3, [r4, #12]
 8009a86:	bf15      	itete	ne
 8009a88:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a92:	81a3      	strheq	r3, [r4, #12]
 8009a94:	bf18      	it	ne
 8009a96:	81a3      	strhne	r3, [r4, #12]
 8009a98:	bd10      	pop	{r4, pc}

08009a9a <__sclose>:
 8009a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a9e:	f000 bf95 	b.w	800a9cc <_close_r>

08009aa2 <strncmp>:
 8009aa2:	b510      	push	{r4, lr}
 8009aa4:	b17a      	cbz	r2, 8009ac6 <strncmp+0x24>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	3901      	subs	r1, #1
 8009aaa:	1884      	adds	r4, r0, r2
 8009aac:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009ab0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009ab4:	4290      	cmp	r0, r2
 8009ab6:	d101      	bne.n	8009abc <strncmp+0x1a>
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	d101      	bne.n	8009ac0 <strncmp+0x1e>
 8009abc:	1a80      	subs	r0, r0, r2
 8009abe:	bd10      	pop	{r4, pc}
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	d1f3      	bne.n	8009aac <strncmp+0xa>
 8009ac4:	e7fa      	b.n	8009abc <strncmp+0x1a>
 8009ac6:	4610      	mov	r0, r2
 8009ac8:	e7f9      	b.n	8009abe <strncmp+0x1c>

08009aca <sulp>:
 8009aca:	b570      	push	{r4, r5, r6, lr}
 8009acc:	4604      	mov	r4, r0
 8009ace:	460d      	mov	r5, r1
 8009ad0:	ec45 4b10 	vmov	d0, r4, r5
 8009ad4:	4616      	mov	r6, r2
 8009ad6:	f002 ff3b 	bl	800c950 <__ulp>
 8009ada:	ec51 0b10 	vmov	r0, r1, d0
 8009ade:	b17e      	cbz	r6, 8009b00 <sulp+0x36>
 8009ae0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009ae4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	dd09      	ble.n	8009b00 <sulp+0x36>
 8009aec:	051b      	lsls	r3, r3, #20
 8009aee:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009af2:	2400      	movs	r4, #0
 8009af4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009af8:	4622      	mov	r2, r4
 8009afa:	462b      	mov	r3, r5
 8009afc:	f7f6 fd7c 	bl	80005f8 <__aeabi_dmul>
 8009b00:	bd70      	pop	{r4, r5, r6, pc}
 8009b02:	0000      	movs	r0, r0
 8009b04:	0000      	movs	r0, r0
	...

08009b08 <_strtod_l>:
 8009b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b0c:	ed2d 8b02 	vpush	{d8}
 8009b10:	b09d      	sub	sp, #116	; 0x74
 8009b12:	461f      	mov	r7, r3
 8009b14:	2300      	movs	r3, #0
 8009b16:	9318      	str	r3, [sp, #96]	; 0x60
 8009b18:	4ba2      	ldr	r3, [pc, #648]	; (8009da4 <_strtod_l+0x29c>)
 8009b1a:	9213      	str	r2, [sp, #76]	; 0x4c
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	9305      	str	r3, [sp, #20]
 8009b20:	4604      	mov	r4, r0
 8009b22:	4618      	mov	r0, r3
 8009b24:	4688      	mov	r8, r1
 8009b26:	f7f6 fb53 	bl	80001d0 <strlen>
 8009b2a:	f04f 0a00 	mov.w	sl, #0
 8009b2e:	4605      	mov	r5, r0
 8009b30:	f04f 0b00 	mov.w	fp, #0
 8009b34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009b38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b3a:	781a      	ldrb	r2, [r3, #0]
 8009b3c:	2a2b      	cmp	r2, #43	; 0x2b
 8009b3e:	d04e      	beq.n	8009bde <_strtod_l+0xd6>
 8009b40:	d83b      	bhi.n	8009bba <_strtod_l+0xb2>
 8009b42:	2a0d      	cmp	r2, #13
 8009b44:	d834      	bhi.n	8009bb0 <_strtod_l+0xa8>
 8009b46:	2a08      	cmp	r2, #8
 8009b48:	d834      	bhi.n	8009bb4 <_strtod_l+0xac>
 8009b4a:	2a00      	cmp	r2, #0
 8009b4c:	d03e      	beq.n	8009bcc <_strtod_l+0xc4>
 8009b4e:	2300      	movs	r3, #0
 8009b50:	930a      	str	r3, [sp, #40]	; 0x28
 8009b52:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009b54:	7833      	ldrb	r3, [r6, #0]
 8009b56:	2b30      	cmp	r3, #48	; 0x30
 8009b58:	f040 80b0 	bne.w	8009cbc <_strtod_l+0x1b4>
 8009b5c:	7873      	ldrb	r3, [r6, #1]
 8009b5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009b62:	2b58      	cmp	r3, #88	; 0x58
 8009b64:	d168      	bne.n	8009c38 <_strtod_l+0x130>
 8009b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b68:	9301      	str	r3, [sp, #4]
 8009b6a:	ab18      	add	r3, sp, #96	; 0x60
 8009b6c:	9702      	str	r7, [sp, #8]
 8009b6e:	9300      	str	r3, [sp, #0]
 8009b70:	4a8d      	ldr	r2, [pc, #564]	; (8009da8 <_strtod_l+0x2a0>)
 8009b72:	ab19      	add	r3, sp, #100	; 0x64
 8009b74:	a917      	add	r1, sp, #92	; 0x5c
 8009b76:	4620      	mov	r0, r4
 8009b78:	f001 ffd2 	bl	800bb20 <__gethex>
 8009b7c:	f010 0707 	ands.w	r7, r0, #7
 8009b80:	4605      	mov	r5, r0
 8009b82:	d005      	beq.n	8009b90 <_strtod_l+0x88>
 8009b84:	2f06      	cmp	r7, #6
 8009b86:	d12c      	bne.n	8009be2 <_strtod_l+0xda>
 8009b88:	3601      	adds	r6, #1
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	9617      	str	r6, [sp, #92]	; 0x5c
 8009b8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	f040 8590 	bne.w	800a6b8 <_strtod_l+0xbb0>
 8009b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b9a:	b1eb      	cbz	r3, 8009bd8 <_strtod_l+0xd0>
 8009b9c:	4652      	mov	r2, sl
 8009b9e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009ba2:	ec43 2b10 	vmov	d0, r2, r3
 8009ba6:	b01d      	add	sp, #116	; 0x74
 8009ba8:	ecbd 8b02 	vpop	{d8}
 8009bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bb0:	2a20      	cmp	r2, #32
 8009bb2:	d1cc      	bne.n	8009b4e <_strtod_l+0x46>
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	9317      	str	r3, [sp, #92]	; 0x5c
 8009bb8:	e7be      	b.n	8009b38 <_strtod_l+0x30>
 8009bba:	2a2d      	cmp	r2, #45	; 0x2d
 8009bbc:	d1c7      	bne.n	8009b4e <_strtod_l+0x46>
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	920a      	str	r2, [sp, #40]	; 0x28
 8009bc2:	1c5a      	adds	r2, r3, #1
 8009bc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8009bc6:	785b      	ldrb	r3, [r3, #1]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1c2      	bne.n	8009b52 <_strtod_l+0x4a>
 8009bcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009bce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	f040 856e 	bne.w	800a6b4 <_strtod_l+0xbac>
 8009bd8:	4652      	mov	r2, sl
 8009bda:	465b      	mov	r3, fp
 8009bdc:	e7e1      	b.n	8009ba2 <_strtod_l+0x9a>
 8009bde:	2200      	movs	r2, #0
 8009be0:	e7ee      	b.n	8009bc0 <_strtod_l+0xb8>
 8009be2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009be4:	b13a      	cbz	r2, 8009bf6 <_strtod_l+0xee>
 8009be6:	2135      	movs	r1, #53	; 0x35
 8009be8:	a81a      	add	r0, sp, #104	; 0x68
 8009bea:	f002 ffbc 	bl	800cb66 <__copybits>
 8009bee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	f002 fb7b 	bl	800c2ec <_Bfree>
 8009bf6:	3f01      	subs	r7, #1
 8009bf8:	2f04      	cmp	r7, #4
 8009bfa:	d806      	bhi.n	8009c0a <_strtod_l+0x102>
 8009bfc:	e8df f007 	tbb	[pc, r7]
 8009c00:	1714030a 	.word	0x1714030a
 8009c04:	0a          	.byte	0x0a
 8009c05:	00          	.byte	0x00
 8009c06:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009c0a:	0728      	lsls	r0, r5, #28
 8009c0c:	d5c0      	bpl.n	8009b90 <_strtod_l+0x88>
 8009c0e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009c12:	e7bd      	b.n	8009b90 <_strtod_l+0x88>
 8009c14:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009c18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009c1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009c22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009c26:	e7f0      	b.n	8009c0a <_strtod_l+0x102>
 8009c28:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009dac <_strtod_l+0x2a4>
 8009c2c:	e7ed      	b.n	8009c0a <_strtod_l+0x102>
 8009c2e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009c32:	f04f 3aff 	mov.w	sl, #4294967295
 8009c36:	e7e8      	b.n	8009c0a <_strtod_l+0x102>
 8009c38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c3a:	1c5a      	adds	r2, r3, #1
 8009c3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009c3e:	785b      	ldrb	r3, [r3, #1]
 8009c40:	2b30      	cmp	r3, #48	; 0x30
 8009c42:	d0f9      	beq.n	8009c38 <_strtod_l+0x130>
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d0a3      	beq.n	8009b90 <_strtod_l+0x88>
 8009c48:	2301      	movs	r3, #1
 8009c4a:	f04f 0900 	mov.w	r9, #0
 8009c4e:	9304      	str	r3, [sp, #16]
 8009c50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c52:	9308      	str	r3, [sp, #32]
 8009c54:	f8cd 901c 	str.w	r9, [sp, #28]
 8009c58:	464f      	mov	r7, r9
 8009c5a:	220a      	movs	r2, #10
 8009c5c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009c5e:	7806      	ldrb	r6, [r0, #0]
 8009c60:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009c64:	b2d9      	uxtb	r1, r3
 8009c66:	2909      	cmp	r1, #9
 8009c68:	d92a      	bls.n	8009cc0 <_strtod_l+0x1b8>
 8009c6a:	9905      	ldr	r1, [sp, #20]
 8009c6c:	462a      	mov	r2, r5
 8009c6e:	f7ff ff18 	bl	8009aa2 <strncmp>
 8009c72:	b398      	cbz	r0, 8009cdc <_strtod_l+0x1d4>
 8009c74:	2000      	movs	r0, #0
 8009c76:	4632      	mov	r2, r6
 8009c78:	463d      	mov	r5, r7
 8009c7a:	9005      	str	r0, [sp, #20]
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2a65      	cmp	r2, #101	; 0x65
 8009c80:	d001      	beq.n	8009c86 <_strtod_l+0x17e>
 8009c82:	2a45      	cmp	r2, #69	; 0x45
 8009c84:	d118      	bne.n	8009cb8 <_strtod_l+0x1b0>
 8009c86:	b91d      	cbnz	r5, 8009c90 <_strtod_l+0x188>
 8009c88:	9a04      	ldr	r2, [sp, #16]
 8009c8a:	4302      	orrs	r2, r0
 8009c8c:	d09e      	beq.n	8009bcc <_strtod_l+0xc4>
 8009c8e:	2500      	movs	r5, #0
 8009c90:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009c94:	f108 0201 	add.w	r2, r8, #1
 8009c98:	9217      	str	r2, [sp, #92]	; 0x5c
 8009c9a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009c9e:	2a2b      	cmp	r2, #43	; 0x2b
 8009ca0:	d075      	beq.n	8009d8e <_strtod_l+0x286>
 8009ca2:	2a2d      	cmp	r2, #45	; 0x2d
 8009ca4:	d07b      	beq.n	8009d9e <_strtod_l+0x296>
 8009ca6:	f04f 0c00 	mov.w	ip, #0
 8009caa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009cae:	2909      	cmp	r1, #9
 8009cb0:	f240 8082 	bls.w	8009db8 <_strtod_l+0x2b0>
 8009cb4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009cb8:	2600      	movs	r6, #0
 8009cba:	e09d      	b.n	8009df8 <_strtod_l+0x2f0>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	e7c4      	b.n	8009c4a <_strtod_l+0x142>
 8009cc0:	2f08      	cmp	r7, #8
 8009cc2:	bfd8      	it	le
 8009cc4:	9907      	ldrle	r1, [sp, #28]
 8009cc6:	f100 0001 	add.w	r0, r0, #1
 8009cca:	bfda      	itte	le
 8009ccc:	fb02 3301 	mlale	r3, r2, r1, r3
 8009cd0:	9307      	strle	r3, [sp, #28]
 8009cd2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009cd6:	3701      	adds	r7, #1
 8009cd8:	9017      	str	r0, [sp, #92]	; 0x5c
 8009cda:	e7bf      	b.n	8009c5c <_strtod_l+0x154>
 8009cdc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cde:	195a      	adds	r2, r3, r5
 8009ce0:	9217      	str	r2, [sp, #92]	; 0x5c
 8009ce2:	5d5a      	ldrb	r2, [r3, r5]
 8009ce4:	2f00      	cmp	r7, #0
 8009ce6:	d037      	beq.n	8009d58 <_strtod_l+0x250>
 8009ce8:	9005      	str	r0, [sp, #20]
 8009cea:	463d      	mov	r5, r7
 8009cec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009cf0:	2b09      	cmp	r3, #9
 8009cf2:	d912      	bls.n	8009d1a <_strtod_l+0x212>
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	e7c2      	b.n	8009c7e <_strtod_l+0x176>
 8009cf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cfa:	1c5a      	adds	r2, r3, #1
 8009cfc:	9217      	str	r2, [sp, #92]	; 0x5c
 8009cfe:	785a      	ldrb	r2, [r3, #1]
 8009d00:	3001      	adds	r0, #1
 8009d02:	2a30      	cmp	r2, #48	; 0x30
 8009d04:	d0f8      	beq.n	8009cf8 <_strtod_l+0x1f0>
 8009d06:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009d0a:	2b08      	cmp	r3, #8
 8009d0c:	f200 84d9 	bhi.w	800a6c2 <_strtod_l+0xbba>
 8009d10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d12:	9005      	str	r0, [sp, #20]
 8009d14:	2000      	movs	r0, #0
 8009d16:	9308      	str	r3, [sp, #32]
 8009d18:	4605      	mov	r5, r0
 8009d1a:	3a30      	subs	r2, #48	; 0x30
 8009d1c:	f100 0301 	add.w	r3, r0, #1
 8009d20:	d014      	beq.n	8009d4c <_strtod_l+0x244>
 8009d22:	9905      	ldr	r1, [sp, #20]
 8009d24:	4419      	add	r1, r3
 8009d26:	9105      	str	r1, [sp, #20]
 8009d28:	462b      	mov	r3, r5
 8009d2a:	eb00 0e05 	add.w	lr, r0, r5
 8009d2e:	210a      	movs	r1, #10
 8009d30:	4573      	cmp	r3, lr
 8009d32:	d113      	bne.n	8009d5c <_strtod_l+0x254>
 8009d34:	182b      	adds	r3, r5, r0
 8009d36:	2b08      	cmp	r3, #8
 8009d38:	f105 0501 	add.w	r5, r5, #1
 8009d3c:	4405      	add	r5, r0
 8009d3e:	dc1c      	bgt.n	8009d7a <_strtod_l+0x272>
 8009d40:	9907      	ldr	r1, [sp, #28]
 8009d42:	230a      	movs	r3, #10
 8009d44:	fb03 2301 	mla	r3, r3, r1, r2
 8009d48:	9307      	str	r3, [sp, #28]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009d4e:	1c51      	adds	r1, r2, #1
 8009d50:	9117      	str	r1, [sp, #92]	; 0x5c
 8009d52:	7852      	ldrb	r2, [r2, #1]
 8009d54:	4618      	mov	r0, r3
 8009d56:	e7c9      	b.n	8009cec <_strtod_l+0x1e4>
 8009d58:	4638      	mov	r0, r7
 8009d5a:	e7d2      	b.n	8009d02 <_strtod_l+0x1fa>
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	dc04      	bgt.n	8009d6a <_strtod_l+0x262>
 8009d60:	9e07      	ldr	r6, [sp, #28]
 8009d62:	434e      	muls	r6, r1
 8009d64:	9607      	str	r6, [sp, #28]
 8009d66:	3301      	adds	r3, #1
 8009d68:	e7e2      	b.n	8009d30 <_strtod_l+0x228>
 8009d6a:	f103 0c01 	add.w	ip, r3, #1
 8009d6e:	f1bc 0f10 	cmp.w	ip, #16
 8009d72:	bfd8      	it	le
 8009d74:	fb01 f909 	mulle.w	r9, r1, r9
 8009d78:	e7f5      	b.n	8009d66 <_strtod_l+0x25e>
 8009d7a:	2d10      	cmp	r5, #16
 8009d7c:	bfdc      	itt	le
 8009d7e:	230a      	movle	r3, #10
 8009d80:	fb03 2909 	mlale	r9, r3, r9, r2
 8009d84:	e7e1      	b.n	8009d4a <_strtod_l+0x242>
 8009d86:	2300      	movs	r3, #0
 8009d88:	9305      	str	r3, [sp, #20]
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e77c      	b.n	8009c88 <_strtod_l+0x180>
 8009d8e:	f04f 0c00 	mov.w	ip, #0
 8009d92:	f108 0202 	add.w	r2, r8, #2
 8009d96:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d98:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009d9c:	e785      	b.n	8009caa <_strtod_l+0x1a2>
 8009d9e:	f04f 0c01 	mov.w	ip, #1
 8009da2:	e7f6      	b.n	8009d92 <_strtod_l+0x28a>
 8009da4:	0800da9c 	.word	0x0800da9c
 8009da8:	0800d7ec 	.word	0x0800d7ec
 8009dac:	7ff00000 	.word	0x7ff00000
 8009db0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009db2:	1c51      	adds	r1, r2, #1
 8009db4:	9117      	str	r1, [sp, #92]	; 0x5c
 8009db6:	7852      	ldrb	r2, [r2, #1]
 8009db8:	2a30      	cmp	r2, #48	; 0x30
 8009dba:	d0f9      	beq.n	8009db0 <_strtod_l+0x2a8>
 8009dbc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009dc0:	2908      	cmp	r1, #8
 8009dc2:	f63f af79 	bhi.w	8009cb8 <_strtod_l+0x1b0>
 8009dc6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009dca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009dcc:	9206      	str	r2, [sp, #24]
 8009dce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009dd0:	1c51      	adds	r1, r2, #1
 8009dd2:	9117      	str	r1, [sp, #92]	; 0x5c
 8009dd4:	7852      	ldrb	r2, [r2, #1]
 8009dd6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009dda:	2e09      	cmp	r6, #9
 8009ddc:	d937      	bls.n	8009e4e <_strtod_l+0x346>
 8009dde:	9e06      	ldr	r6, [sp, #24]
 8009de0:	1b89      	subs	r1, r1, r6
 8009de2:	2908      	cmp	r1, #8
 8009de4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009de8:	dc02      	bgt.n	8009df0 <_strtod_l+0x2e8>
 8009dea:	4576      	cmp	r6, lr
 8009dec:	bfa8      	it	ge
 8009dee:	4676      	movge	r6, lr
 8009df0:	f1bc 0f00 	cmp.w	ip, #0
 8009df4:	d000      	beq.n	8009df8 <_strtod_l+0x2f0>
 8009df6:	4276      	negs	r6, r6
 8009df8:	2d00      	cmp	r5, #0
 8009dfa:	d14d      	bne.n	8009e98 <_strtod_l+0x390>
 8009dfc:	9904      	ldr	r1, [sp, #16]
 8009dfe:	4301      	orrs	r1, r0
 8009e00:	f47f aec6 	bne.w	8009b90 <_strtod_l+0x88>
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f47f aee1 	bne.w	8009bcc <_strtod_l+0xc4>
 8009e0a:	2a69      	cmp	r2, #105	; 0x69
 8009e0c:	d027      	beq.n	8009e5e <_strtod_l+0x356>
 8009e0e:	dc24      	bgt.n	8009e5a <_strtod_l+0x352>
 8009e10:	2a49      	cmp	r2, #73	; 0x49
 8009e12:	d024      	beq.n	8009e5e <_strtod_l+0x356>
 8009e14:	2a4e      	cmp	r2, #78	; 0x4e
 8009e16:	f47f aed9 	bne.w	8009bcc <_strtod_l+0xc4>
 8009e1a:	499f      	ldr	r1, [pc, #636]	; (800a098 <_strtod_l+0x590>)
 8009e1c:	a817      	add	r0, sp, #92	; 0x5c
 8009e1e:	f002 f8d7 	bl	800bfd0 <__match>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	f43f aed2 	beq.w	8009bcc <_strtod_l+0xc4>
 8009e28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	2b28      	cmp	r3, #40	; 0x28
 8009e2e:	d12d      	bne.n	8009e8c <_strtod_l+0x384>
 8009e30:	499a      	ldr	r1, [pc, #616]	; (800a09c <_strtod_l+0x594>)
 8009e32:	aa1a      	add	r2, sp, #104	; 0x68
 8009e34:	a817      	add	r0, sp, #92	; 0x5c
 8009e36:	f002 f8df 	bl	800bff8 <__hexnan>
 8009e3a:	2805      	cmp	r0, #5
 8009e3c:	d126      	bne.n	8009e8c <_strtod_l+0x384>
 8009e3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e40:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009e44:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009e48:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009e4c:	e6a0      	b.n	8009b90 <_strtod_l+0x88>
 8009e4e:	210a      	movs	r1, #10
 8009e50:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009e54:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009e58:	e7b9      	b.n	8009dce <_strtod_l+0x2c6>
 8009e5a:	2a6e      	cmp	r2, #110	; 0x6e
 8009e5c:	e7db      	b.n	8009e16 <_strtod_l+0x30e>
 8009e5e:	4990      	ldr	r1, [pc, #576]	; (800a0a0 <_strtod_l+0x598>)
 8009e60:	a817      	add	r0, sp, #92	; 0x5c
 8009e62:	f002 f8b5 	bl	800bfd0 <__match>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f43f aeb0 	beq.w	8009bcc <_strtod_l+0xc4>
 8009e6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e6e:	498d      	ldr	r1, [pc, #564]	; (800a0a4 <_strtod_l+0x59c>)
 8009e70:	3b01      	subs	r3, #1
 8009e72:	a817      	add	r0, sp, #92	; 0x5c
 8009e74:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e76:	f002 f8ab 	bl	800bfd0 <__match>
 8009e7a:	b910      	cbnz	r0, 8009e82 <_strtod_l+0x37a>
 8009e7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e7e:	3301      	adds	r3, #1
 8009e80:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e82:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a0b4 <_strtod_l+0x5ac>
 8009e86:	f04f 0a00 	mov.w	sl, #0
 8009e8a:	e681      	b.n	8009b90 <_strtod_l+0x88>
 8009e8c:	4886      	ldr	r0, [pc, #536]	; (800a0a8 <_strtod_l+0x5a0>)
 8009e8e:	f003 f98b 	bl	800d1a8 <nan>
 8009e92:	ec5b ab10 	vmov	sl, fp, d0
 8009e96:	e67b      	b.n	8009b90 <_strtod_l+0x88>
 8009e98:	9b05      	ldr	r3, [sp, #20]
 8009e9a:	9807      	ldr	r0, [sp, #28]
 8009e9c:	1af3      	subs	r3, r6, r3
 8009e9e:	2f00      	cmp	r7, #0
 8009ea0:	bf08      	it	eq
 8009ea2:	462f      	moveq	r7, r5
 8009ea4:	2d10      	cmp	r5, #16
 8009ea6:	9306      	str	r3, [sp, #24]
 8009ea8:	46a8      	mov	r8, r5
 8009eaa:	bfa8      	it	ge
 8009eac:	f04f 0810 	movge.w	r8, #16
 8009eb0:	f7f6 fb28 	bl	8000504 <__aeabi_ui2d>
 8009eb4:	2d09      	cmp	r5, #9
 8009eb6:	4682      	mov	sl, r0
 8009eb8:	468b      	mov	fp, r1
 8009eba:	dd13      	ble.n	8009ee4 <_strtod_l+0x3dc>
 8009ebc:	4b7b      	ldr	r3, [pc, #492]	; (800a0ac <_strtod_l+0x5a4>)
 8009ebe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009ec2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009ec6:	f7f6 fb97 	bl	80005f8 <__aeabi_dmul>
 8009eca:	4682      	mov	sl, r0
 8009ecc:	4648      	mov	r0, r9
 8009ece:	468b      	mov	fp, r1
 8009ed0:	f7f6 fb18 	bl	8000504 <__aeabi_ui2d>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	460b      	mov	r3, r1
 8009ed8:	4650      	mov	r0, sl
 8009eda:	4659      	mov	r1, fp
 8009edc:	f7f6 f9d6 	bl	800028c <__adddf3>
 8009ee0:	4682      	mov	sl, r0
 8009ee2:	468b      	mov	fp, r1
 8009ee4:	2d0f      	cmp	r5, #15
 8009ee6:	dc38      	bgt.n	8009f5a <_strtod_l+0x452>
 8009ee8:	9b06      	ldr	r3, [sp, #24]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	f43f ae50 	beq.w	8009b90 <_strtod_l+0x88>
 8009ef0:	dd24      	ble.n	8009f3c <_strtod_l+0x434>
 8009ef2:	2b16      	cmp	r3, #22
 8009ef4:	dc0b      	bgt.n	8009f0e <_strtod_l+0x406>
 8009ef6:	496d      	ldr	r1, [pc, #436]	; (800a0ac <_strtod_l+0x5a4>)
 8009ef8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009efc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f00:	4652      	mov	r2, sl
 8009f02:	465b      	mov	r3, fp
 8009f04:	f7f6 fb78 	bl	80005f8 <__aeabi_dmul>
 8009f08:	4682      	mov	sl, r0
 8009f0a:	468b      	mov	fp, r1
 8009f0c:	e640      	b.n	8009b90 <_strtod_l+0x88>
 8009f0e:	9a06      	ldr	r2, [sp, #24]
 8009f10:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009f14:	4293      	cmp	r3, r2
 8009f16:	db20      	blt.n	8009f5a <_strtod_l+0x452>
 8009f18:	4c64      	ldr	r4, [pc, #400]	; (800a0ac <_strtod_l+0x5a4>)
 8009f1a:	f1c5 050f 	rsb	r5, r5, #15
 8009f1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009f22:	4652      	mov	r2, sl
 8009f24:	465b      	mov	r3, fp
 8009f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f2a:	f7f6 fb65 	bl	80005f8 <__aeabi_dmul>
 8009f2e:	9b06      	ldr	r3, [sp, #24]
 8009f30:	1b5d      	subs	r5, r3, r5
 8009f32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009f36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009f3a:	e7e3      	b.n	8009f04 <_strtod_l+0x3fc>
 8009f3c:	9b06      	ldr	r3, [sp, #24]
 8009f3e:	3316      	adds	r3, #22
 8009f40:	db0b      	blt.n	8009f5a <_strtod_l+0x452>
 8009f42:	9b05      	ldr	r3, [sp, #20]
 8009f44:	1b9e      	subs	r6, r3, r6
 8009f46:	4b59      	ldr	r3, [pc, #356]	; (800a0ac <_strtod_l+0x5a4>)
 8009f48:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009f4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009f50:	4650      	mov	r0, sl
 8009f52:	4659      	mov	r1, fp
 8009f54:	f7f6 fc7a 	bl	800084c <__aeabi_ddiv>
 8009f58:	e7d6      	b.n	8009f08 <_strtod_l+0x400>
 8009f5a:	9b06      	ldr	r3, [sp, #24]
 8009f5c:	eba5 0808 	sub.w	r8, r5, r8
 8009f60:	4498      	add	r8, r3
 8009f62:	f1b8 0f00 	cmp.w	r8, #0
 8009f66:	dd74      	ble.n	800a052 <_strtod_l+0x54a>
 8009f68:	f018 030f 	ands.w	r3, r8, #15
 8009f6c:	d00a      	beq.n	8009f84 <_strtod_l+0x47c>
 8009f6e:	494f      	ldr	r1, [pc, #316]	; (800a0ac <_strtod_l+0x5a4>)
 8009f70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009f74:	4652      	mov	r2, sl
 8009f76:	465b      	mov	r3, fp
 8009f78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f7c:	f7f6 fb3c 	bl	80005f8 <__aeabi_dmul>
 8009f80:	4682      	mov	sl, r0
 8009f82:	468b      	mov	fp, r1
 8009f84:	f038 080f 	bics.w	r8, r8, #15
 8009f88:	d04f      	beq.n	800a02a <_strtod_l+0x522>
 8009f8a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009f8e:	dd22      	ble.n	8009fd6 <_strtod_l+0x4ce>
 8009f90:	2500      	movs	r5, #0
 8009f92:	462e      	mov	r6, r5
 8009f94:	9507      	str	r5, [sp, #28]
 8009f96:	9505      	str	r5, [sp, #20]
 8009f98:	2322      	movs	r3, #34	; 0x22
 8009f9a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a0b4 <_strtod_l+0x5ac>
 8009f9e:	6023      	str	r3, [r4, #0]
 8009fa0:	f04f 0a00 	mov.w	sl, #0
 8009fa4:	9b07      	ldr	r3, [sp, #28]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f43f adf2 	beq.w	8009b90 <_strtod_l+0x88>
 8009fac:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fae:	4620      	mov	r0, r4
 8009fb0:	f002 f99c 	bl	800c2ec <_Bfree>
 8009fb4:	9905      	ldr	r1, [sp, #20]
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f002 f998 	bl	800c2ec <_Bfree>
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	f002 f994 	bl	800c2ec <_Bfree>
 8009fc4:	9907      	ldr	r1, [sp, #28]
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	f002 f990 	bl	800c2ec <_Bfree>
 8009fcc:	4629      	mov	r1, r5
 8009fce:	4620      	mov	r0, r4
 8009fd0:	f002 f98c 	bl	800c2ec <_Bfree>
 8009fd4:	e5dc      	b.n	8009b90 <_strtod_l+0x88>
 8009fd6:	4b36      	ldr	r3, [pc, #216]	; (800a0b0 <_strtod_l+0x5a8>)
 8009fd8:	9304      	str	r3, [sp, #16]
 8009fda:	2300      	movs	r3, #0
 8009fdc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009fe0:	4650      	mov	r0, sl
 8009fe2:	4659      	mov	r1, fp
 8009fe4:	4699      	mov	r9, r3
 8009fe6:	f1b8 0f01 	cmp.w	r8, #1
 8009fea:	dc21      	bgt.n	800a030 <_strtod_l+0x528>
 8009fec:	b10b      	cbz	r3, 8009ff2 <_strtod_l+0x4ea>
 8009fee:	4682      	mov	sl, r0
 8009ff0:	468b      	mov	fp, r1
 8009ff2:	4b2f      	ldr	r3, [pc, #188]	; (800a0b0 <_strtod_l+0x5a8>)
 8009ff4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009ff8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009ffc:	4652      	mov	r2, sl
 8009ffe:	465b      	mov	r3, fp
 800a000:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a004:	f7f6 faf8 	bl	80005f8 <__aeabi_dmul>
 800a008:	4b2a      	ldr	r3, [pc, #168]	; (800a0b4 <_strtod_l+0x5ac>)
 800a00a:	460a      	mov	r2, r1
 800a00c:	400b      	ands	r3, r1
 800a00e:	492a      	ldr	r1, [pc, #168]	; (800a0b8 <_strtod_l+0x5b0>)
 800a010:	428b      	cmp	r3, r1
 800a012:	4682      	mov	sl, r0
 800a014:	d8bc      	bhi.n	8009f90 <_strtod_l+0x488>
 800a016:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a01a:	428b      	cmp	r3, r1
 800a01c:	bf86      	itte	hi
 800a01e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a0bc <_strtod_l+0x5b4>
 800a022:	f04f 3aff 	movhi.w	sl, #4294967295
 800a026:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a02a:	2300      	movs	r3, #0
 800a02c:	9304      	str	r3, [sp, #16]
 800a02e:	e084      	b.n	800a13a <_strtod_l+0x632>
 800a030:	f018 0f01 	tst.w	r8, #1
 800a034:	d005      	beq.n	800a042 <_strtod_l+0x53a>
 800a036:	9b04      	ldr	r3, [sp, #16]
 800a038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03c:	f7f6 fadc 	bl	80005f8 <__aeabi_dmul>
 800a040:	2301      	movs	r3, #1
 800a042:	9a04      	ldr	r2, [sp, #16]
 800a044:	3208      	adds	r2, #8
 800a046:	f109 0901 	add.w	r9, r9, #1
 800a04a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a04e:	9204      	str	r2, [sp, #16]
 800a050:	e7c9      	b.n	8009fe6 <_strtod_l+0x4de>
 800a052:	d0ea      	beq.n	800a02a <_strtod_l+0x522>
 800a054:	f1c8 0800 	rsb	r8, r8, #0
 800a058:	f018 020f 	ands.w	r2, r8, #15
 800a05c:	d00a      	beq.n	800a074 <_strtod_l+0x56c>
 800a05e:	4b13      	ldr	r3, [pc, #76]	; (800a0ac <_strtod_l+0x5a4>)
 800a060:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a064:	4650      	mov	r0, sl
 800a066:	4659      	mov	r1, fp
 800a068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06c:	f7f6 fbee 	bl	800084c <__aeabi_ddiv>
 800a070:	4682      	mov	sl, r0
 800a072:	468b      	mov	fp, r1
 800a074:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a078:	d0d7      	beq.n	800a02a <_strtod_l+0x522>
 800a07a:	f1b8 0f1f 	cmp.w	r8, #31
 800a07e:	dd1f      	ble.n	800a0c0 <_strtod_l+0x5b8>
 800a080:	2500      	movs	r5, #0
 800a082:	462e      	mov	r6, r5
 800a084:	9507      	str	r5, [sp, #28]
 800a086:	9505      	str	r5, [sp, #20]
 800a088:	2322      	movs	r3, #34	; 0x22
 800a08a:	f04f 0a00 	mov.w	sl, #0
 800a08e:	f04f 0b00 	mov.w	fp, #0
 800a092:	6023      	str	r3, [r4, #0]
 800a094:	e786      	b.n	8009fa4 <_strtod_l+0x49c>
 800a096:	bf00      	nop
 800a098:	0800d7bd 	.word	0x0800d7bd
 800a09c:	0800d800 	.word	0x0800d800
 800a0a0:	0800d7b5 	.word	0x0800d7b5
 800a0a4:	0800d944 	.word	0x0800d944
 800a0a8:	0800dc58 	.word	0x0800dc58
 800a0ac:	0800db38 	.word	0x0800db38
 800a0b0:	0800db10 	.word	0x0800db10
 800a0b4:	7ff00000 	.word	0x7ff00000
 800a0b8:	7ca00000 	.word	0x7ca00000
 800a0bc:	7fefffff 	.word	0x7fefffff
 800a0c0:	f018 0310 	ands.w	r3, r8, #16
 800a0c4:	bf18      	it	ne
 800a0c6:	236a      	movne	r3, #106	; 0x6a
 800a0c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a478 <_strtod_l+0x970>
 800a0cc:	9304      	str	r3, [sp, #16]
 800a0ce:	4650      	mov	r0, sl
 800a0d0:	4659      	mov	r1, fp
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	f018 0f01 	tst.w	r8, #1
 800a0d8:	d004      	beq.n	800a0e4 <_strtod_l+0x5dc>
 800a0da:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a0de:	f7f6 fa8b 	bl	80005f8 <__aeabi_dmul>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a0e8:	f109 0908 	add.w	r9, r9, #8
 800a0ec:	d1f2      	bne.n	800a0d4 <_strtod_l+0x5cc>
 800a0ee:	b10b      	cbz	r3, 800a0f4 <_strtod_l+0x5ec>
 800a0f0:	4682      	mov	sl, r0
 800a0f2:	468b      	mov	fp, r1
 800a0f4:	9b04      	ldr	r3, [sp, #16]
 800a0f6:	b1c3      	cbz	r3, 800a12a <_strtod_l+0x622>
 800a0f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a0fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a100:	2b00      	cmp	r3, #0
 800a102:	4659      	mov	r1, fp
 800a104:	dd11      	ble.n	800a12a <_strtod_l+0x622>
 800a106:	2b1f      	cmp	r3, #31
 800a108:	f340 8124 	ble.w	800a354 <_strtod_l+0x84c>
 800a10c:	2b34      	cmp	r3, #52	; 0x34
 800a10e:	bfde      	ittt	le
 800a110:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a114:	f04f 33ff 	movle.w	r3, #4294967295
 800a118:	fa03 f202 	lslle.w	r2, r3, r2
 800a11c:	f04f 0a00 	mov.w	sl, #0
 800a120:	bfcc      	ite	gt
 800a122:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a126:	ea02 0b01 	andle.w	fp, r2, r1
 800a12a:	2200      	movs	r2, #0
 800a12c:	2300      	movs	r3, #0
 800a12e:	4650      	mov	r0, sl
 800a130:	4659      	mov	r1, fp
 800a132:	f7f6 fcc9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a136:	2800      	cmp	r0, #0
 800a138:	d1a2      	bne.n	800a080 <_strtod_l+0x578>
 800a13a:	9b07      	ldr	r3, [sp, #28]
 800a13c:	9300      	str	r3, [sp, #0]
 800a13e:	9908      	ldr	r1, [sp, #32]
 800a140:	462b      	mov	r3, r5
 800a142:	463a      	mov	r2, r7
 800a144:	4620      	mov	r0, r4
 800a146:	f002 f939 	bl	800c3bc <__s2b>
 800a14a:	9007      	str	r0, [sp, #28]
 800a14c:	2800      	cmp	r0, #0
 800a14e:	f43f af1f 	beq.w	8009f90 <_strtod_l+0x488>
 800a152:	9b05      	ldr	r3, [sp, #20]
 800a154:	1b9e      	subs	r6, r3, r6
 800a156:	9b06      	ldr	r3, [sp, #24]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	bfb4      	ite	lt
 800a15c:	4633      	movlt	r3, r6
 800a15e:	2300      	movge	r3, #0
 800a160:	930c      	str	r3, [sp, #48]	; 0x30
 800a162:	9b06      	ldr	r3, [sp, #24]
 800a164:	2500      	movs	r5, #0
 800a166:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a16a:	9312      	str	r3, [sp, #72]	; 0x48
 800a16c:	462e      	mov	r6, r5
 800a16e:	9b07      	ldr	r3, [sp, #28]
 800a170:	4620      	mov	r0, r4
 800a172:	6859      	ldr	r1, [r3, #4]
 800a174:	f002 f87a 	bl	800c26c <_Balloc>
 800a178:	9005      	str	r0, [sp, #20]
 800a17a:	2800      	cmp	r0, #0
 800a17c:	f43f af0c 	beq.w	8009f98 <_strtod_l+0x490>
 800a180:	9b07      	ldr	r3, [sp, #28]
 800a182:	691a      	ldr	r2, [r3, #16]
 800a184:	3202      	adds	r2, #2
 800a186:	f103 010c 	add.w	r1, r3, #12
 800a18a:	0092      	lsls	r2, r2, #2
 800a18c:	300c      	adds	r0, #12
 800a18e:	f7fe fc9f 	bl	8008ad0 <memcpy>
 800a192:	ec4b ab10 	vmov	d0, sl, fp
 800a196:	aa1a      	add	r2, sp, #104	; 0x68
 800a198:	a919      	add	r1, sp, #100	; 0x64
 800a19a:	4620      	mov	r0, r4
 800a19c:	f002 fc54 	bl	800ca48 <__d2b>
 800a1a0:	ec4b ab18 	vmov	d8, sl, fp
 800a1a4:	9018      	str	r0, [sp, #96]	; 0x60
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	f43f aef6 	beq.w	8009f98 <_strtod_l+0x490>
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	4620      	mov	r0, r4
 800a1b0:	f002 f99e 	bl	800c4f0 <__i2b>
 800a1b4:	4606      	mov	r6, r0
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	f43f aeee 	beq.w	8009f98 <_strtod_l+0x490>
 800a1bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1be:	9904      	ldr	r1, [sp, #16]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	bfab      	itete	ge
 800a1c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a1c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a1c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a1ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a1ce:	bfac      	ite	ge
 800a1d0:	eb03 0902 	addge.w	r9, r3, r2
 800a1d4:	1ad7      	sublt	r7, r2, r3
 800a1d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a1d8:	eba3 0801 	sub.w	r8, r3, r1
 800a1dc:	4490      	add	r8, r2
 800a1de:	4ba1      	ldr	r3, [pc, #644]	; (800a464 <_strtod_l+0x95c>)
 800a1e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a1e4:	4598      	cmp	r8, r3
 800a1e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a1ea:	f280 80c7 	bge.w	800a37c <_strtod_l+0x874>
 800a1ee:	eba3 0308 	sub.w	r3, r3, r8
 800a1f2:	2b1f      	cmp	r3, #31
 800a1f4:	eba2 0203 	sub.w	r2, r2, r3
 800a1f8:	f04f 0101 	mov.w	r1, #1
 800a1fc:	f300 80b1 	bgt.w	800a362 <_strtod_l+0x85a>
 800a200:	fa01 f303 	lsl.w	r3, r1, r3
 800a204:	930d      	str	r3, [sp, #52]	; 0x34
 800a206:	2300      	movs	r3, #0
 800a208:	9308      	str	r3, [sp, #32]
 800a20a:	eb09 0802 	add.w	r8, r9, r2
 800a20e:	9b04      	ldr	r3, [sp, #16]
 800a210:	45c1      	cmp	r9, r8
 800a212:	4417      	add	r7, r2
 800a214:	441f      	add	r7, r3
 800a216:	464b      	mov	r3, r9
 800a218:	bfa8      	it	ge
 800a21a:	4643      	movge	r3, r8
 800a21c:	42bb      	cmp	r3, r7
 800a21e:	bfa8      	it	ge
 800a220:	463b      	movge	r3, r7
 800a222:	2b00      	cmp	r3, #0
 800a224:	bfc2      	ittt	gt
 800a226:	eba8 0803 	subgt.w	r8, r8, r3
 800a22a:	1aff      	subgt	r7, r7, r3
 800a22c:	eba9 0903 	subgt.w	r9, r9, r3
 800a230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a232:	2b00      	cmp	r3, #0
 800a234:	dd17      	ble.n	800a266 <_strtod_l+0x75e>
 800a236:	4631      	mov	r1, r6
 800a238:	461a      	mov	r2, r3
 800a23a:	4620      	mov	r0, r4
 800a23c:	f002 fa18 	bl	800c670 <__pow5mult>
 800a240:	4606      	mov	r6, r0
 800a242:	2800      	cmp	r0, #0
 800a244:	f43f aea8 	beq.w	8009f98 <_strtod_l+0x490>
 800a248:	4601      	mov	r1, r0
 800a24a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a24c:	4620      	mov	r0, r4
 800a24e:	f002 f965 	bl	800c51c <__multiply>
 800a252:	900b      	str	r0, [sp, #44]	; 0x2c
 800a254:	2800      	cmp	r0, #0
 800a256:	f43f ae9f 	beq.w	8009f98 <_strtod_l+0x490>
 800a25a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a25c:	4620      	mov	r0, r4
 800a25e:	f002 f845 	bl	800c2ec <_Bfree>
 800a262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a264:	9318      	str	r3, [sp, #96]	; 0x60
 800a266:	f1b8 0f00 	cmp.w	r8, #0
 800a26a:	f300 808c 	bgt.w	800a386 <_strtod_l+0x87e>
 800a26e:	9b06      	ldr	r3, [sp, #24]
 800a270:	2b00      	cmp	r3, #0
 800a272:	dd08      	ble.n	800a286 <_strtod_l+0x77e>
 800a274:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a276:	9905      	ldr	r1, [sp, #20]
 800a278:	4620      	mov	r0, r4
 800a27a:	f002 f9f9 	bl	800c670 <__pow5mult>
 800a27e:	9005      	str	r0, [sp, #20]
 800a280:	2800      	cmp	r0, #0
 800a282:	f43f ae89 	beq.w	8009f98 <_strtod_l+0x490>
 800a286:	2f00      	cmp	r7, #0
 800a288:	dd08      	ble.n	800a29c <_strtod_l+0x794>
 800a28a:	9905      	ldr	r1, [sp, #20]
 800a28c:	463a      	mov	r2, r7
 800a28e:	4620      	mov	r0, r4
 800a290:	f002 fa48 	bl	800c724 <__lshift>
 800a294:	9005      	str	r0, [sp, #20]
 800a296:	2800      	cmp	r0, #0
 800a298:	f43f ae7e 	beq.w	8009f98 <_strtod_l+0x490>
 800a29c:	f1b9 0f00 	cmp.w	r9, #0
 800a2a0:	dd08      	ble.n	800a2b4 <_strtod_l+0x7ac>
 800a2a2:	4631      	mov	r1, r6
 800a2a4:	464a      	mov	r2, r9
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	f002 fa3c 	bl	800c724 <__lshift>
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	2800      	cmp	r0, #0
 800a2b0:	f43f ae72 	beq.w	8009f98 <_strtod_l+0x490>
 800a2b4:	9a05      	ldr	r2, [sp, #20]
 800a2b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	f002 fabf 	bl	800c83c <__mdiff>
 800a2be:	4605      	mov	r5, r0
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	f43f ae69 	beq.w	8009f98 <_strtod_l+0x490>
 800a2c6:	68c3      	ldr	r3, [r0, #12]
 800a2c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	60c3      	str	r3, [r0, #12]
 800a2ce:	4631      	mov	r1, r6
 800a2d0:	f002 fa98 	bl	800c804 <__mcmp>
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	da60      	bge.n	800a39a <_strtod_l+0x892>
 800a2d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2da:	ea53 030a 	orrs.w	r3, r3, sl
 800a2de:	f040 8082 	bne.w	800a3e6 <_strtod_l+0x8de>
 800a2e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d17d      	bne.n	800a3e6 <_strtod_l+0x8de>
 800a2ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a2ee:	0d1b      	lsrs	r3, r3, #20
 800a2f0:	051b      	lsls	r3, r3, #20
 800a2f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a2f6:	d976      	bls.n	800a3e6 <_strtod_l+0x8de>
 800a2f8:	696b      	ldr	r3, [r5, #20]
 800a2fa:	b913      	cbnz	r3, 800a302 <_strtod_l+0x7fa>
 800a2fc:	692b      	ldr	r3, [r5, #16]
 800a2fe:	2b01      	cmp	r3, #1
 800a300:	dd71      	ble.n	800a3e6 <_strtod_l+0x8de>
 800a302:	4629      	mov	r1, r5
 800a304:	2201      	movs	r2, #1
 800a306:	4620      	mov	r0, r4
 800a308:	f002 fa0c 	bl	800c724 <__lshift>
 800a30c:	4631      	mov	r1, r6
 800a30e:	4605      	mov	r5, r0
 800a310:	f002 fa78 	bl	800c804 <__mcmp>
 800a314:	2800      	cmp	r0, #0
 800a316:	dd66      	ble.n	800a3e6 <_strtod_l+0x8de>
 800a318:	9904      	ldr	r1, [sp, #16]
 800a31a:	4a53      	ldr	r2, [pc, #332]	; (800a468 <_strtod_l+0x960>)
 800a31c:	465b      	mov	r3, fp
 800a31e:	2900      	cmp	r1, #0
 800a320:	f000 8081 	beq.w	800a426 <_strtod_l+0x91e>
 800a324:	ea02 010b 	and.w	r1, r2, fp
 800a328:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a32c:	dc7b      	bgt.n	800a426 <_strtod_l+0x91e>
 800a32e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a332:	f77f aea9 	ble.w	800a088 <_strtod_l+0x580>
 800a336:	4b4d      	ldr	r3, [pc, #308]	; (800a46c <_strtod_l+0x964>)
 800a338:	4650      	mov	r0, sl
 800a33a:	4659      	mov	r1, fp
 800a33c:	2200      	movs	r2, #0
 800a33e:	f7f6 f95b 	bl	80005f8 <__aeabi_dmul>
 800a342:	460b      	mov	r3, r1
 800a344:	4303      	orrs	r3, r0
 800a346:	bf08      	it	eq
 800a348:	2322      	moveq	r3, #34	; 0x22
 800a34a:	4682      	mov	sl, r0
 800a34c:	468b      	mov	fp, r1
 800a34e:	bf08      	it	eq
 800a350:	6023      	streq	r3, [r4, #0]
 800a352:	e62b      	b.n	8009fac <_strtod_l+0x4a4>
 800a354:	f04f 32ff 	mov.w	r2, #4294967295
 800a358:	fa02 f303 	lsl.w	r3, r2, r3
 800a35c:	ea03 0a0a 	and.w	sl, r3, sl
 800a360:	e6e3      	b.n	800a12a <_strtod_l+0x622>
 800a362:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a366:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a36a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a36e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a372:	fa01 f308 	lsl.w	r3, r1, r8
 800a376:	9308      	str	r3, [sp, #32]
 800a378:	910d      	str	r1, [sp, #52]	; 0x34
 800a37a:	e746      	b.n	800a20a <_strtod_l+0x702>
 800a37c:	2300      	movs	r3, #0
 800a37e:	9308      	str	r3, [sp, #32]
 800a380:	2301      	movs	r3, #1
 800a382:	930d      	str	r3, [sp, #52]	; 0x34
 800a384:	e741      	b.n	800a20a <_strtod_l+0x702>
 800a386:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a388:	4642      	mov	r2, r8
 800a38a:	4620      	mov	r0, r4
 800a38c:	f002 f9ca 	bl	800c724 <__lshift>
 800a390:	9018      	str	r0, [sp, #96]	; 0x60
 800a392:	2800      	cmp	r0, #0
 800a394:	f47f af6b 	bne.w	800a26e <_strtod_l+0x766>
 800a398:	e5fe      	b.n	8009f98 <_strtod_l+0x490>
 800a39a:	465f      	mov	r7, fp
 800a39c:	d16e      	bne.n	800a47c <_strtod_l+0x974>
 800a39e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a3a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a3a4:	b342      	cbz	r2, 800a3f8 <_strtod_l+0x8f0>
 800a3a6:	4a32      	ldr	r2, [pc, #200]	; (800a470 <_strtod_l+0x968>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d128      	bne.n	800a3fe <_strtod_l+0x8f6>
 800a3ac:	9b04      	ldr	r3, [sp, #16]
 800a3ae:	4651      	mov	r1, sl
 800a3b0:	b1eb      	cbz	r3, 800a3ee <_strtod_l+0x8e6>
 800a3b2:	4b2d      	ldr	r3, [pc, #180]	; (800a468 <_strtod_l+0x960>)
 800a3b4:	403b      	ands	r3, r7
 800a3b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a3ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a3be:	d819      	bhi.n	800a3f4 <_strtod_l+0x8ec>
 800a3c0:	0d1b      	lsrs	r3, r3, #20
 800a3c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a3c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ca:	4299      	cmp	r1, r3
 800a3cc:	d117      	bne.n	800a3fe <_strtod_l+0x8f6>
 800a3ce:	4b29      	ldr	r3, [pc, #164]	; (800a474 <_strtod_l+0x96c>)
 800a3d0:	429f      	cmp	r7, r3
 800a3d2:	d102      	bne.n	800a3da <_strtod_l+0x8d2>
 800a3d4:	3101      	adds	r1, #1
 800a3d6:	f43f addf 	beq.w	8009f98 <_strtod_l+0x490>
 800a3da:	4b23      	ldr	r3, [pc, #140]	; (800a468 <_strtod_l+0x960>)
 800a3dc:	403b      	ands	r3, r7
 800a3de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a3e2:	f04f 0a00 	mov.w	sl, #0
 800a3e6:	9b04      	ldr	r3, [sp, #16]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1a4      	bne.n	800a336 <_strtod_l+0x82e>
 800a3ec:	e5de      	b.n	8009fac <_strtod_l+0x4a4>
 800a3ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a3f2:	e7ea      	b.n	800a3ca <_strtod_l+0x8c2>
 800a3f4:	4613      	mov	r3, r2
 800a3f6:	e7e8      	b.n	800a3ca <_strtod_l+0x8c2>
 800a3f8:	ea53 030a 	orrs.w	r3, r3, sl
 800a3fc:	d08c      	beq.n	800a318 <_strtod_l+0x810>
 800a3fe:	9b08      	ldr	r3, [sp, #32]
 800a400:	b1db      	cbz	r3, 800a43a <_strtod_l+0x932>
 800a402:	423b      	tst	r3, r7
 800a404:	d0ef      	beq.n	800a3e6 <_strtod_l+0x8de>
 800a406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a408:	9a04      	ldr	r2, [sp, #16]
 800a40a:	4650      	mov	r0, sl
 800a40c:	4659      	mov	r1, fp
 800a40e:	b1c3      	cbz	r3, 800a442 <_strtod_l+0x93a>
 800a410:	f7ff fb5b 	bl	8009aca <sulp>
 800a414:	4602      	mov	r2, r0
 800a416:	460b      	mov	r3, r1
 800a418:	ec51 0b18 	vmov	r0, r1, d8
 800a41c:	f7f5 ff36 	bl	800028c <__adddf3>
 800a420:	4682      	mov	sl, r0
 800a422:	468b      	mov	fp, r1
 800a424:	e7df      	b.n	800a3e6 <_strtod_l+0x8de>
 800a426:	4013      	ands	r3, r2
 800a428:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a42c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a430:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a434:	f04f 3aff 	mov.w	sl, #4294967295
 800a438:	e7d5      	b.n	800a3e6 <_strtod_l+0x8de>
 800a43a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a43c:	ea13 0f0a 	tst.w	r3, sl
 800a440:	e7e0      	b.n	800a404 <_strtod_l+0x8fc>
 800a442:	f7ff fb42 	bl	8009aca <sulp>
 800a446:	4602      	mov	r2, r0
 800a448:	460b      	mov	r3, r1
 800a44a:	ec51 0b18 	vmov	r0, r1, d8
 800a44e:	f7f5 ff1b 	bl	8000288 <__aeabi_dsub>
 800a452:	2200      	movs	r2, #0
 800a454:	2300      	movs	r3, #0
 800a456:	4682      	mov	sl, r0
 800a458:	468b      	mov	fp, r1
 800a45a:	f7f6 fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d0c1      	beq.n	800a3e6 <_strtod_l+0x8de>
 800a462:	e611      	b.n	800a088 <_strtod_l+0x580>
 800a464:	fffffc02 	.word	0xfffffc02
 800a468:	7ff00000 	.word	0x7ff00000
 800a46c:	39500000 	.word	0x39500000
 800a470:	000fffff 	.word	0x000fffff
 800a474:	7fefffff 	.word	0x7fefffff
 800a478:	0800d818 	.word	0x0800d818
 800a47c:	4631      	mov	r1, r6
 800a47e:	4628      	mov	r0, r5
 800a480:	f002 fb3e 	bl	800cb00 <__ratio>
 800a484:	ec59 8b10 	vmov	r8, r9, d0
 800a488:	ee10 0a10 	vmov	r0, s0
 800a48c:	2200      	movs	r2, #0
 800a48e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a492:	4649      	mov	r1, r9
 800a494:	f7f6 fb2c 	bl	8000af0 <__aeabi_dcmple>
 800a498:	2800      	cmp	r0, #0
 800a49a:	d07a      	beq.n	800a592 <_strtod_l+0xa8a>
 800a49c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d04a      	beq.n	800a538 <_strtod_l+0xa30>
 800a4a2:	4b95      	ldr	r3, [pc, #596]	; (800a6f8 <_strtod_l+0xbf0>)
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a4aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a6f8 <_strtod_l+0xbf0>
 800a4ae:	f04f 0800 	mov.w	r8, #0
 800a4b2:	4b92      	ldr	r3, [pc, #584]	; (800a6fc <_strtod_l+0xbf4>)
 800a4b4:	403b      	ands	r3, r7
 800a4b6:	930d      	str	r3, [sp, #52]	; 0x34
 800a4b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4ba:	4b91      	ldr	r3, [pc, #580]	; (800a700 <_strtod_l+0xbf8>)
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	f040 80b0 	bne.w	800a622 <_strtod_l+0xb1a>
 800a4c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a4ca:	ec4b ab10 	vmov	d0, sl, fp
 800a4ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a4d2:	f002 fa3d 	bl	800c950 <__ulp>
 800a4d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4da:	ec53 2b10 	vmov	r2, r3, d0
 800a4de:	f7f6 f88b 	bl	80005f8 <__aeabi_dmul>
 800a4e2:	4652      	mov	r2, sl
 800a4e4:	465b      	mov	r3, fp
 800a4e6:	f7f5 fed1 	bl	800028c <__adddf3>
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	4983      	ldr	r1, [pc, #524]	; (800a6fc <_strtod_l+0xbf4>)
 800a4ee:	4a85      	ldr	r2, [pc, #532]	; (800a704 <_strtod_l+0xbfc>)
 800a4f0:	4019      	ands	r1, r3
 800a4f2:	4291      	cmp	r1, r2
 800a4f4:	4682      	mov	sl, r0
 800a4f6:	d960      	bls.n	800a5ba <_strtod_l+0xab2>
 800a4f8:	ee18 3a90 	vmov	r3, s17
 800a4fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a500:	4293      	cmp	r3, r2
 800a502:	d104      	bne.n	800a50e <_strtod_l+0xa06>
 800a504:	ee18 3a10 	vmov	r3, s16
 800a508:	3301      	adds	r3, #1
 800a50a:	f43f ad45 	beq.w	8009f98 <_strtod_l+0x490>
 800a50e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a710 <_strtod_l+0xc08>
 800a512:	f04f 3aff 	mov.w	sl, #4294967295
 800a516:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a518:	4620      	mov	r0, r4
 800a51a:	f001 fee7 	bl	800c2ec <_Bfree>
 800a51e:	9905      	ldr	r1, [sp, #20]
 800a520:	4620      	mov	r0, r4
 800a522:	f001 fee3 	bl	800c2ec <_Bfree>
 800a526:	4631      	mov	r1, r6
 800a528:	4620      	mov	r0, r4
 800a52a:	f001 fedf 	bl	800c2ec <_Bfree>
 800a52e:	4629      	mov	r1, r5
 800a530:	4620      	mov	r0, r4
 800a532:	f001 fedb 	bl	800c2ec <_Bfree>
 800a536:	e61a      	b.n	800a16e <_strtod_l+0x666>
 800a538:	f1ba 0f00 	cmp.w	sl, #0
 800a53c:	d11b      	bne.n	800a576 <_strtod_l+0xa6e>
 800a53e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a542:	b9f3      	cbnz	r3, 800a582 <_strtod_l+0xa7a>
 800a544:	4b6c      	ldr	r3, [pc, #432]	; (800a6f8 <_strtod_l+0xbf0>)
 800a546:	2200      	movs	r2, #0
 800a548:	4640      	mov	r0, r8
 800a54a:	4649      	mov	r1, r9
 800a54c:	f7f6 fac6 	bl	8000adc <__aeabi_dcmplt>
 800a550:	b9d0      	cbnz	r0, 800a588 <_strtod_l+0xa80>
 800a552:	4640      	mov	r0, r8
 800a554:	4649      	mov	r1, r9
 800a556:	4b6c      	ldr	r3, [pc, #432]	; (800a708 <_strtod_l+0xc00>)
 800a558:	2200      	movs	r2, #0
 800a55a:	f7f6 f84d 	bl	80005f8 <__aeabi_dmul>
 800a55e:	4680      	mov	r8, r0
 800a560:	4689      	mov	r9, r1
 800a562:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a566:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a56a:	9315      	str	r3, [sp, #84]	; 0x54
 800a56c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a570:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a574:	e79d      	b.n	800a4b2 <_strtod_l+0x9aa>
 800a576:	f1ba 0f01 	cmp.w	sl, #1
 800a57a:	d102      	bne.n	800a582 <_strtod_l+0xa7a>
 800a57c:	2f00      	cmp	r7, #0
 800a57e:	f43f ad83 	beq.w	800a088 <_strtod_l+0x580>
 800a582:	4b62      	ldr	r3, [pc, #392]	; (800a70c <_strtod_l+0xc04>)
 800a584:	2200      	movs	r2, #0
 800a586:	e78e      	b.n	800a4a6 <_strtod_l+0x99e>
 800a588:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a708 <_strtod_l+0xc00>
 800a58c:	f04f 0800 	mov.w	r8, #0
 800a590:	e7e7      	b.n	800a562 <_strtod_l+0xa5a>
 800a592:	4b5d      	ldr	r3, [pc, #372]	; (800a708 <_strtod_l+0xc00>)
 800a594:	4640      	mov	r0, r8
 800a596:	4649      	mov	r1, r9
 800a598:	2200      	movs	r2, #0
 800a59a:	f7f6 f82d 	bl	80005f8 <__aeabi_dmul>
 800a59e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5a0:	4680      	mov	r8, r0
 800a5a2:	4689      	mov	r9, r1
 800a5a4:	b933      	cbnz	r3, 800a5b4 <_strtod_l+0xaac>
 800a5a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5aa:	900e      	str	r0, [sp, #56]	; 0x38
 800a5ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a5b2:	e7dd      	b.n	800a570 <_strtod_l+0xa68>
 800a5b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a5b8:	e7f9      	b.n	800a5ae <_strtod_l+0xaa6>
 800a5ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a5be:	9b04      	ldr	r3, [sp, #16]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1a8      	bne.n	800a516 <_strtod_l+0xa0e>
 800a5c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a5c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a5ca:	0d1b      	lsrs	r3, r3, #20
 800a5cc:	051b      	lsls	r3, r3, #20
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d1a1      	bne.n	800a516 <_strtod_l+0xa0e>
 800a5d2:	4640      	mov	r0, r8
 800a5d4:	4649      	mov	r1, r9
 800a5d6:	f7f6 fb6f 	bl	8000cb8 <__aeabi_d2lz>
 800a5da:	f7f5 ffdf 	bl	800059c <__aeabi_l2d>
 800a5de:	4602      	mov	r2, r0
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	4640      	mov	r0, r8
 800a5e4:	4649      	mov	r1, r9
 800a5e6:	f7f5 fe4f 	bl	8000288 <__aeabi_dsub>
 800a5ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a5ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5f0:	ea43 030a 	orr.w	r3, r3, sl
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	4680      	mov	r8, r0
 800a5f8:	4689      	mov	r9, r1
 800a5fa:	d055      	beq.n	800a6a8 <_strtod_l+0xba0>
 800a5fc:	a336      	add	r3, pc, #216	; (adr r3, 800a6d8 <_strtod_l+0xbd0>)
 800a5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a602:	f7f6 fa6b 	bl	8000adc <__aeabi_dcmplt>
 800a606:	2800      	cmp	r0, #0
 800a608:	f47f acd0 	bne.w	8009fac <_strtod_l+0x4a4>
 800a60c:	a334      	add	r3, pc, #208	; (adr r3, 800a6e0 <_strtod_l+0xbd8>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	4640      	mov	r0, r8
 800a614:	4649      	mov	r1, r9
 800a616:	f7f6 fa7f 	bl	8000b18 <__aeabi_dcmpgt>
 800a61a:	2800      	cmp	r0, #0
 800a61c:	f43f af7b 	beq.w	800a516 <_strtod_l+0xa0e>
 800a620:	e4c4      	b.n	8009fac <_strtod_l+0x4a4>
 800a622:	9b04      	ldr	r3, [sp, #16]
 800a624:	b333      	cbz	r3, 800a674 <_strtod_l+0xb6c>
 800a626:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a628:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a62c:	d822      	bhi.n	800a674 <_strtod_l+0xb6c>
 800a62e:	a32e      	add	r3, pc, #184	; (adr r3, 800a6e8 <_strtod_l+0xbe0>)
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	4640      	mov	r0, r8
 800a636:	4649      	mov	r1, r9
 800a638:	f7f6 fa5a 	bl	8000af0 <__aeabi_dcmple>
 800a63c:	b1a0      	cbz	r0, 800a668 <_strtod_l+0xb60>
 800a63e:	4649      	mov	r1, r9
 800a640:	4640      	mov	r0, r8
 800a642:	f7f6 fab1 	bl	8000ba8 <__aeabi_d2uiz>
 800a646:	2801      	cmp	r0, #1
 800a648:	bf38      	it	cc
 800a64a:	2001      	movcc	r0, #1
 800a64c:	f7f5 ff5a 	bl	8000504 <__aeabi_ui2d>
 800a650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a652:	4680      	mov	r8, r0
 800a654:	4689      	mov	r9, r1
 800a656:	bb23      	cbnz	r3, 800a6a2 <_strtod_l+0xb9a>
 800a658:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a65c:	9010      	str	r0, [sp, #64]	; 0x40
 800a65e:	9311      	str	r3, [sp, #68]	; 0x44
 800a660:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a664:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a66a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a66c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a670:	1a9b      	subs	r3, r3, r2
 800a672:	9309      	str	r3, [sp, #36]	; 0x24
 800a674:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a678:	eeb0 0a48 	vmov.f32	s0, s16
 800a67c:	eef0 0a68 	vmov.f32	s1, s17
 800a680:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a684:	f002 f964 	bl	800c950 <__ulp>
 800a688:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a68c:	ec53 2b10 	vmov	r2, r3, d0
 800a690:	f7f5 ffb2 	bl	80005f8 <__aeabi_dmul>
 800a694:	ec53 2b18 	vmov	r2, r3, d8
 800a698:	f7f5 fdf8 	bl	800028c <__adddf3>
 800a69c:	4682      	mov	sl, r0
 800a69e:	468b      	mov	fp, r1
 800a6a0:	e78d      	b.n	800a5be <_strtod_l+0xab6>
 800a6a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a6a6:	e7db      	b.n	800a660 <_strtod_l+0xb58>
 800a6a8:	a311      	add	r3, pc, #68	; (adr r3, 800a6f0 <_strtod_l+0xbe8>)
 800a6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ae:	f7f6 fa15 	bl	8000adc <__aeabi_dcmplt>
 800a6b2:	e7b2      	b.n	800a61a <_strtod_l+0xb12>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	930a      	str	r3, [sp, #40]	; 0x28
 800a6b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a6ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a6bc:	6013      	str	r3, [r2, #0]
 800a6be:	f7ff ba6b 	b.w	8009b98 <_strtod_l+0x90>
 800a6c2:	2a65      	cmp	r2, #101	; 0x65
 800a6c4:	f43f ab5f 	beq.w	8009d86 <_strtod_l+0x27e>
 800a6c8:	2a45      	cmp	r2, #69	; 0x45
 800a6ca:	f43f ab5c 	beq.w	8009d86 <_strtod_l+0x27e>
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	f7ff bb94 	b.w	8009dfc <_strtod_l+0x2f4>
 800a6d4:	f3af 8000 	nop.w
 800a6d8:	94a03595 	.word	0x94a03595
 800a6dc:	3fdfffff 	.word	0x3fdfffff
 800a6e0:	35afe535 	.word	0x35afe535
 800a6e4:	3fe00000 	.word	0x3fe00000
 800a6e8:	ffc00000 	.word	0xffc00000
 800a6ec:	41dfffff 	.word	0x41dfffff
 800a6f0:	94a03595 	.word	0x94a03595
 800a6f4:	3fcfffff 	.word	0x3fcfffff
 800a6f8:	3ff00000 	.word	0x3ff00000
 800a6fc:	7ff00000 	.word	0x7ff00000
 800a700:	7fe00000 	.word	0x7fe00000
 800a704:	7c9fffff 	.word	0x7c9fffff
 800a708:	3fe00000 	.word	0x3fe00000
 800a70c:	bff00000 	.word	0xbff00000
 800a710:	7fefffff 	.word	0x7fefffff

0800a714 <_strtod_r>:
 800a714:	4b01      	ldr	r3, [pc, #4]	; (800a71c <_strtod_r+0x8>)
 800a716:	f7ff b9f7 	b.w	8009b08 <_strtod_l>
 800a71a:	bf00      	nop
 800a71c:	2000007c 	.word	0x2000007c

0800a720 <_strtol_l.constprop.0>:
 800a720:	2b01      	cmp	r3, #1
 800a722:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a726:	d001      	beq.n	800a72c <_strtol_l.constprop.0+0xc>
 800a728:	2b24      	cmp	r3, #36	; 0x24
 800a72a:	d906      	bls.n	800a73a <_strtol_l.constprop.0+0x1a>
 800a72c:	f7fe f99e 	bl	8008a6c <__errno>
 800a730:	2316      	movs	r3, #22
 800a732:	6003      	str	r3, [r0, #0]
 800a734:	2000      	movs	r0, #0
 800a736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a73a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a820 <_strtol_l.constprop.0+0x100>
 800a73e:	460d      	mov	r5, r1
 800a740:	462e      	mov	r6, r5
 800a742:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a746:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a74a:	f017 0708 	ands.w	r7, r7, #8
 800a74e:	d1f7      	bne.n	800a740 <_strtol_l.constprop.0+0x20>
 800a750:	2c2d      	cmp	r4, #45	; 0x2d
 800a752:	d132      	bne.n	800a7ba <_strtol_l.constprop.0+0x9a>
 800a754:	782c      	ldrb	r4, [r5, #0]
 800a756:	2701      	movs	r7, #1
 800a758:	1cb5      	adds	r5, r6, #2
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d05b      	beq.n	800a816 <_strtol_l.constprop.0+0xf6>
 800a75e:	2b10      	cmp	r3, #16
 800a760:	d109      	bne.n	800a776 <_strtol_l.constprop.0+0x56>
 800a762:	2c30      	cmp	r4, #48	; 0x30
 800a764:	d107      	bne.n	800a776 <_strtol_l.constprop.0+0x56>
 800a766:	782c      	ldrb	r4, [r5, #0]
 800a768:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a76c:	2c58      	cmp	r4, #88	; 0x58
 800a76e:	d14d      	bne.n	800a80c <_strtol_l.constprop.0+0xec>
 800a770:	786c      	ldrb	r4, [r5, #1]
 800a772:	2310      	movs	r3, #16
 800a774:	3502      	adds	r5, #2
 800a776:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a77a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a77e:	f04f 0c00 	mov.w	ip, #0
 800a782:	fbb8 f9f3 	udiv	r9, r8, r3
 800a786:	4666      	mov	r6, ip
 800a788:	fb03 8a19 	mls	sl, r3, r9, r8
 800a78c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a790:	f1be 0f09 	cmp.w	lr, #9
 800a794:	d816      	bhi.n	800a7c4 <_strtol_l.constprop.0+0xa4>
 800a796:	4674      	mov	r4, lr
 800a798:	42a3      	cmp	r3, r4
 800a79a:	dd24      	ble.n	800a7e6 <_strtol_l.constprop.0+0xc6>
 800a79c:	f1bc 0f00 	cmp.w	ip, #0
 800a7a0:	db1e      	blt.n	800a7e0 <_strtol_l.constprop.0+0xc0>
 800a7a2:	45b1      	cmp	r9, r6
 800a7a4:	d31c      	bcc.n	800a7e0 <_strtol_l.constprop.0+0xc0>
 800a7a6:	d101      	bne.n	800a7ac <_strtol_l.constprop.0+0x8c>
 800a7a8:	45a2      	cmp	sl, r4
 800a7aa:	db19      	blt.n	800a7e0 <_strtol_l.constprop.0+0xc0>
 800a7ac:	fb06 4603 	mla	r6, r6, r3, r4
 800a7b0:	f04f 0c01 	mov.w	ip, #1
 800a7b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a7b8:	e7e8      	b.n	800a78c <_strtol_l.constprop.0+0x6c>
 800a7ba:	2c2b      	cmp	r4, #43	; 0x2b
 800a7bc:	bf04      	itt	eq
 800a7be:	782c      	ldrbeq	r4, [r5, #0]
 800a7c0:	1cb5      	addeq	r5, r6, #2
 800a7c2:	e7ca      	b.n	800a75a <_strtol_l.constprop.0+0x3a>
 800a7c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a7c8:	f1be 0f19 	cmp.w	lr, #25
 800a7cc:	d801      	bhi.n	800a7d2 <_strtol_l.constprop.0+0xb2>
 800a7ce:	3c37      	subs	r4, #55	; 0x37
 800a7d0:	e7e2      	b.n	800a798 <_strtol_l.constprop.0+0x78>
 800a7d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a7d6:	f1be 0f19 	cmp.w	lr, #25
 800a7da:	d804      	bhi.n	800a7e6 <_strtol_l.constprop.0+0xc6>
 800a7dc:	3c57      	subs	r4, #87	; 0x57
 800a7de:	e7db      	b.n	800a798 <_strtol_l.constprop.0+0x78>
 800a7e0:	f04f 3cff 	mov.w	ip, #4294967295
 800a7e4:	e7e6      	b.n	800a7b4 <_strtol_l.constprop.0+0x94>
 800a7e6:	f1bc 0f00 	cmp.w	ip, #0
 800a7ea:	da05      	bge.n	800a7f8 <_strtol_l.constprop.0+0xd8>
 800a7ec:	2322      	movs	r3, #34	; 0x22
 800a7ee:	6003      	str	r3, [r0, #0]
 800a7f0:	4646      	mov	r6, r8
 800a7f2:	b942      	cbnz	r2, 800a806 <_strtol_l.constprop.0+0xe6>
 800a7f4:	4630      	mov	r0, r6
 800a7f6:	e79e      	b.n	800a736 <_strtol_l.constprop.0+0x16>
 800a7f8:	b107      	cbz	r7, 800a7fc <_strtol_l.constprop.0+0xdc>
 800a7fa:	4276      	negs	r6, r6
 800a7fc:	2a00      	cmp	r2, #0
 800a7fe:	d0f9      	beq.n	800a7f4 <_strtol_l.constprop.0+0xd4>
 800a800:	f1bc 0f00 	cmp.w	ip, #0
 800a804:	d000      	beq.n	800a808 <_strtol_l.constprop.0+0xe8>
 800a806:	1e69      	subs	r1, r5, #1
 800a808:	6011      	str	r1, [r2, #0]
 800a80a:	e7f3      	b.n	800a7f4 <_strtol_l.constprop.0+0xd4>
 800a80c:	2430      	movs	r4, #48	; 0x30
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d1b1      	bne.n	800a776 <_strtol_l.constprop.0+0x56>
 800a812:	2308      	movs	r3, #8
 800a814:	e7af      	b.n	800a776 <_strtol_l.constprop.0+0x56>
 800a816:	2c30      	cmp	r4, #48	; 0x30
 800a818:	d0a5      	beq.n	800a766 <_strtol_l.constprop.0+0x46>
 800a81a:	230a      	movs	r3, #10
 800a81c:	e7ab      	b.n	800a776 <_strtol_l.constprop.0+0x56>
 800a81e:	bf00      	nop
 800a820:	0800d841 	.word	0x0800d841

0800a824 <_strtol_r>:
 800a824:	f7ff bf7c 	b.w	800a720 <_strtol_l.constprop.0>

0800a828 <__swbuf_r>:
 800a828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82a:	460e      	mov	r6, r1
 800a82c:	4614      	mov	r4, r2
 800a82e:	4605      	mov	r5, r0
 800a830:	b118      	cbz	r0, 800a83a <__swbuf_r+0x12>
 800a832:	6983      	ldr	r3, [r0, #24]
 800a834:	b90b      	cbnz	r3, 800a83a <__swbuf_r+0x12>
 800a836:	f001 f86f 	bl	800b918 <__sinit>
 800a83a:	4b21      	ldr	r3, [pc, #132]	; (800a8c0 <__swbuf_r+0x98>)
 800a83c:	429c      	cmp	r4, r3
 800a83e:	d12b      	bne.n	800a898 <__swbuf_r+0x70>
 800a840:	686c      	ldr	r4, [r5, #4]
 800a842:	69a3      	ldr	r3, [r4, #24]
 800a844:	60a3      	str	r3, [r4, #8]
 800a846:	89a3      	ldrh	r3, [r4, #12]
 800a848:	071a      	lsls	r2, r3, #28
 800a84a:	d52f      	bpl.n	800a8ac <__swbuf_r+0x84>
 800a84c:	6923      	ldr	r3, [r4, #16]
 800a84e:	b36b      	cbz	r3, 800a8ac <__swbuf_r+0x84>
 800a850:	6923      	ldr	r3, [r4, #16]
 800a852:	6820      	ldr	r0, [r4, #0]
 800a854:	1ac0      	subs	r0, r0, r3
 800a856:	6963      	ldr	r3, [r4, #20]
 800a858:	b2f6      	uxtb	r6, r6
 800a85a:	4283      	cmp	r3, r0
 800a85c:	4637      	mov	r7, r6
 800a85e:	dc04      	bgt.n	800a86a <__swbuf_r+0x42>
 800a860:	4621      	mov	r1, r4
 800a862:	4628      	mov	r0, r5
 800a864:	f000 ffc4 	bl	800b7f0 <_fflush_r>
 800a868:	bb30      	cbnz	r0, 800a8b8 <__swbuf_r+0x90>
 800a86a:	68a3      	ldr	r3, [r4, #8]
 800a86c:	3b01      	subs	r3, #1
 800a86e:	60a3      	str	r3, [r4, #8]
 800a870:	6823      	ldr	r3, [r4, #0]
 800a872:	1c5a      	adds	r2, r3, #1
 800a874:	6022      	str	r2, [r4, #0]
 800a876:	701e      	strb	r6, [r3, #0]
 800a878:	6963      	ldr	r3, [r4, #20]
 800a87a:	3001      	adds	r0, #1
 800a87c:	4283      	cmp	r3, r0
 800a87e:	d004      	beq.n	800a88a <__swbuf_r+0x62>
 800a880:	89a3      	ldrh	r3, [r4, #12]
 800a882:	07db      	lsls	r3, r3, #31
 800a884:	d506      	bpl.n	800a894 <__swbuf_r+0x6c>
 800a886:	2e0a      	cmp	r6, #10
 800a888:	d104      	bne.n	800a894 <__swbuf_r+0x6c>
 800a88a:	4621      	mov	r1, r4
 800a88c:	4628      	mov	r0, r5
 800a88e:	f000 ffaf 	bl	800b7f0 <_fflush_r>
 800a892:	b988      	cbnz	r0, 800a8b8 <__swbuf_r+0x90>
 800a894:	4638      	mov	r0, r7
 800a896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a898:	4b0a      	ldr	r3, [pc, #40]	; (800a8c4 <__swbuf_r+0x9c>)
 800a89a:	429c      	cmp	r4, r3
 800a89c:	d101      	bne.n	800a8a2 <__swbuf_r+0x7a>
 800a89e:	68ac      	ldr	r4, [r5, #8]
 800a8a0:	e7cf      	b.n	800a842 <__swbuf_r+0x1a>
 800a8a2:	4b09      	ldr	r3, [pc, #36]	; (800a8c8 <__swbuf_r+0xa0>)
 800a8a4:	429c      	cmp	r4, r3
 800a8a6:	bf08      	it	eq
 800a8a8:	68ec      	ldreq	r4, [r5, #12]
 800a8aa:	e7ca      	b.n	800a842 <__swbuf_r+0x1a>
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	4628      	mov	r0, r5
 800a8b0:	f000 f81e 	bl	800a8f0 <__swsetup_r>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	d0cb      	beq.n	800a850 <__swbuf_r+0x28>
 800a8b8:	f04f 37ff 	mov.w	r7, #4294967295
 800a8bc:	e7ea      	b.n	800a894 <__swbuf_r+0x6c>
 800a8be:	bf00      	nop
 800a8c0:	0800d9f4 	.word	0x0800d9f4
 800a8c4:	0800da14 	.word	0x0800da14
 800a8c8:	0800d9d4 	.word	0x0800d9d4

0800a8cc <_write_r>:
 800a8cc:	b538      	push	{r3, r4, r5, lr}
 800a8ce:	4d07      	ldr	r5, [pc, #28]	; (800a8ec <_write_r+0x20>)
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	4608      	mov	r0, r1
 800a8d4:	4611      	mov	r1, r2
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	602a      	str	r2, [r5, #0]
 800a8da:	461a      	mov	r2, r3
 800a8dc:	f7f7 ff7d 	bl	80027da <_write>
 800a8e0:	1c43      	adds	r3, r0, #1
 800a8e2:	d102      	bne.n	800a8ea <_write_r+0x1e>
 800a8e4:	682b      	ldr	r3, [r5, #0]
 800a8e6:	b103      	cbz	r3, 800a8ea <_write_r+0x1e>
 800a8e8:	6023      	str	r3, [r4, #0]
 800a8ea:	bd38      	pop	{r3, r4, r5, pc}
 800a8ec:	20014370 	.word	0x20014370

0800a8f0 <__swsetup_r>:
 800a8f0:	4b32      	ldr	r3, [pc, #200]	; (800a9bc <__swsetup_r+0xcc>)
 800a8f2:	b570      	push	{r4, r5, r6, lr}
 800a8f4:	681d      	ldr	r5, [r3, #0]
 800a8f6:	4606      	mov	r6, r0
 800a8f8:	460c      	mov	r4, r1
 800a8fa:	b125      	cbz	r5, 800a906 <__swsetup_r+0x16>
 800a8fc:	69ab      	ldr	r3, [r5, #24]
 800a8fe:	b913      	cbnz	r3, 800a906 <__swsetup_r+0x16>
 800a900:	4628      	mov	r0, r5
 800a902:	f001 f809 	bl	800b918 <__sinit>
 800a906:	4b2e      	ldr	r3, [pc, #184]	; (800a9c0 <__swsetup_r+0xd0>)
 800a908:	429c      	cmp	r4, r3
 800a90a:	d10f      	bne.n	800a92c <__swsetup_r+0x3c>
 800a90c:	686c      	ldr	r4, [r5, #4]
 800a90e:	89a3      	ldrh	r3, [r4, #12]
 800a910:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a914:	0719      	lsls	r1, r3, #28
 800a916:	d42c      	bmi.n	800a972 <__swsetup_r+0x82>
 800a918:	06dd      	lsls	r5, r3, #27
 800a91a:	d411      	bmi.n	800a940 <__swsetup_r+0x50>
 800a91c:	2309      	movs	r3, #9
 800a91e:	6033      	str	r3, [r6, #0]
 800a920:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a924:	81a3      	strh	r3, [r4, #12]
 800a926:	f04f 30ff 	mov.w	r0, #4294967295
 800a92a:	e03e      	b.n	800a9aa <__swsetup_r+0xba>
 800a92c:	4b25      	ldr	r3, [pc, #148]	; (800a9c4 <__swsetup_r+0xd4>)
 800a92e:	429c      	cmp	r4, r3
 800a930:	d101      	bne.n	800a936 <__swsetup_r+0x46>
 800a932:	68ac      	ldr	r4, [r5, #8]
 800a934:	e7eb      	b.n	800a90e <__swsetup_r+0x1e>
 800a936:	4b24      	ldr	r3, [pc, #144]	; (800a9c8 <__swsetup_r+0xd8>)
 800a938:	429c      	cmp	r4, r3
 800a93a:	bf08      	it	eq
 800a93c:	68ec      	ldreq	r4, [r5, #12]
 800a93e:	e7e6      	b.n	800a90e <__swsetup_r+0x1e>
 800a940:	0758      	lsls	r0, r3, #29
 800a942:	d512      	bpl.n	800a96a <__swsetup_r+0x7a>
 800a944:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a946:	b141      	cbz	r1, 800a95a <__swsetup_r+0x6a>
 800a948:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a94c:	4299      	cmp	r1, r3
 800a94e:	d002      	beq.n	800a956 <__swsetup_r+0x66>
 800a950:	4630      	mov	r0, r6
 800a952:	f7fe f8d3 	bl	8008afc <_free_r>
 800a956:	2300      	movs	r3, #0
 800a958:	6363      	str	r3, [r4, #52]	; 0x34
 800a95a:	89a3      	ldrh	r3, [r4, #12]
 800a95c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a960:	81a3      	strh	r3, [r4, #12]
 800a962:	2300      	movs	r3, #0
 800a964:	6063      	str	r3, [r4, #4]
 800a966:	6923      	ldr	r3, [r4, #16]
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	89a3      	ldrh	r3, [r4, #12]
 800a96c:	f043 0308 	orr.w	r3, r3, #8
 800a970:	81a3      	strh	r3, [r4, #12]
 800a972:	6923      	ldr	r3, [r4, #16]
 800a974:	b94b      	cbnz	r3, 800a98a <__swsetup_r+0x9a>
 800a976:	89a3      	ldrh	r3, [r4, #12]
 800a978:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a97c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a980:	d003      	beq.n	800a98a <__swsetup_r+0x9a>
 800a982:	4621      	mov	r1, r4
 800a984:	4630      	mov	r0, r6
 800a986:	f001 fc13 	bl	800c1b0 <__smakebuf_r>
 800a98a:	89a0      	ldrh	r0, [r4, #12]
 800a98c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a990:	f010 0301 	ands.w	r3, r0, #1
 800a994:	d00a      	beq.n	800a9ac <__swsetup_r+0xbc>
 800a996:	2300      	movs	r3, #0
 800a998:	60a3      	str	r3, [r4, #8]
 800a99a:	6963      	ldr	r3, [r4, #20]
 800a99c:	425b      	negs	r3, r3
 800a99e:	61a3      	str	r3, [r4, #24]
 800a9a0:	6923      	ldr	r3, [r4, #16]
 800a9a2:	b943      	cbnz	r3, 800a9b6 <__swsetup_r+0xc6>
 800a9a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a9a8:	d1ba      	bne.n	800a920 <__swsetup_r+0x30>
 800a9aa:	bd70      	pop	{r4, r5, r6, pc}
 800a9ac:	0781      	lsls	r1, r0, #30
 800a9ae:	bf58      	it	pl
 800a9b0:	6963      	ldrpl	r3, [r4, #20]
 800a9b2:	60a3      	str	r3, [r4, #8]
 800a9b4:	e7f4      	b.n	800a9a0 <__swsetup_r+0xb0>
 800a9b6:	2000      	movs	r0, #0
 800a9b8:	e7f7      	b.n	800a9aa <__swsetup_r+0xba>
 800a9ba:	bf00      	nop
 800a9bc:	20000014 	.word	0x20000014
 800a9c0:	0800d9f4 	.word	0x0800d9f4
 800a9c4:	0800da14 	.word	0x0800da14
 800a9c8:	0800d9d4 	.word	0x0800d9d4

0800a9cc <_close_r>:
 800a9cc:	b538      	push	{r3, r4, r5, lr}
 800a9ce:	4d06      	ldr	r5, [pc, #24]	; (800a9e8 <_close_r+0x1c>)
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	4604      	mov	r4, r0
 800a9d4:	4608      	mov	r0, r1
 800a9d6:	602b      	str	r3, [r5, #0]
 800a9d8:	f7f7 ff1b 	bl	8002812 <_close>
 800a9dc:	1c43      	adds	r3, r0, #1
 800a9de:	d102      	bne.n	800a9e6 <_close_r+0x1a>
 800a9e0:	682b      	ldr	r3, [r5, #0]
 800a9e2:	b103      	cbz	r3, 800a9e6 <_close_r+0x1a>
 800a9e4:	6023      	str	r3, [r4, #0]
 800a9e6:	bd38      	pop	{r3, r4, r5, pc}
 800a9e8:	20014370 	.word	0x20014370

0800a9ec <quorem>:
 800a9ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	6903      	ldr	r3, [r0, #16]
 800a9f2:	690c      	ldr	r4, [r1, #16]
 800a9f4:	42a3      	cmp	r3, r4
 800a9f6:	4607      	mov	r7, r0
 800a9f8:	f2c0 8081 	blt.w	800aafe <quorem+0x112>
 800a9fc:	3c01      	subs	r4, #1
 800a9fe:	f101 0814 	add.w	r8, r1, #20
 800aa02:	f100 0514 	add.w	r5, r0, #20
 800aa06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa0a:	9301      	str	r3, [sp, #4]
 800aa0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa14:	3301      	adds	r3, #1
 800aa16:	429a      	cmp	r2, r3
 800aa18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aa1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa20:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa24:	d331      	bcc.n	800aa8a <quorem+0x9e>
 800aa26:	f04f 0e00 	mov.w	lr, #0
 800aa2a:	4640      	mov	r0, r8
 800aa2c:	46ac      	mov	ip, r5
 800aa2e:	46f2      	mov	sl, lr
 800aa30:	f850 2b04 	ldr.w	r2, [r0], #4
 800aa34:	b293      	uxth	r3, r2
 800aa36:	fb06 e303 	mla	r3, r6, r3, lr
 800aa3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	ebaa 0303 	sub.w	r3, sl, r3
 800aa44:	f8dc a000 	ldr.w	sl, [ip]
 800aa48:	0c12      	lsrs	r2, r2, #16
 800aa4a:	fa13 f38a 	uxtah	r3, r3, sl
 800aa4e:	fb06 e202 	mla	r2, r6, r2, lr
 800aa52:	9300      	str	r3, [sp, #0]
 800aa54:	9b00      	ldr	r3, [sp, #0]
 800aa56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aa5a:	b292      	uxth	r2, r2
 800aa5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800aa60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa64:	f8bd 3000 	ldrh.w	r3, [sp]
 800aa68:	4581      	cmp	r9, r0
 800aa6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa6e:	f84c 3b04 	str.w	r3, [ip], #4
 800aa72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800aa76:	d2db      	bcs.n	800aa30 <quorem+0x44>
 800aa78:	f855 300b 	ldr.w	r3, [r5, fp]
 800aa7c:	b92b      	cbnz	r3, 800aa8a <quorem+0x9e>
 800aa7e:	9b01      	ldr	r3, [sp, #4]
 800aa80:	3b04      	subs	r3, #4
 800aa82:	429d      	cmp	r5, r3
 800aa84:	461a      	mov	r2, r3
 800aa86:	d32e      	bcc.n	800aae6 <quorem+0xfa>
 800aa88:	613c      	str	r4, [r7, #16]
 800aa8a:	4638      	mov	r0, r7
 800aa8c:	f001 feba 	bl	800c804 <__mcmp>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	db24      	blt.n	800aade <quorem+0xf2>
 800aa94:	3601      	adds	r6, #1
 800aa96:	4628      	mov	r0, r5
 800aa98:	f04f 0c00 	mov.w	ip, #0
 800aa9c:	f858 2b04 	ldr.w	r2, [r8], #4
 800aaa0:	f8d0 e000 	ldr.w	lr, [r0]
 800aaa4:	b293      	uxth	r3, r2
 800aaa6:	ebac 0303 	sub.w	r3, ip, r3
 800aaaa:	0c12      	lsrs	r2, r2, #16
 800aaac:	fa13 f38e 	uxtah	r3, r3, lr
 800aab0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800aab4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aabe:	45c1      	cmp	r9, r8
 800aac0:	f840 3b04 	str.w	r3, [r0], #4
 800aac4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aac8:	d2e8      	bcs.n	800aa9c <quorem+0xb0>
 800aaca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aace:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aad2:	b922      	cbnz	r2, 800aade <quorem+0xf2>
 800aad4:	3b04      	subs	r3, #4
 800aad6:	429d      	cmp	r5, r3
 800aad8:	461a      	mov	r2, r3
 800aada:	d30a      	bcc.n	800aaf2 <quorem+0x106>
 800aadc:	613c      	str	r4, [r7, #16]
 800aade:	4630      	mov	r0, r6
 800aae0:	b003      	add	sp, #12
 800aae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae6:	6812      	ldr	r2, [r2, #0]
 800aae8:	3b04      	subs	r3, #4
 800aaea:	2a00      	cmp	r2, #0
 800aaec:	d1cc      	bne.n	800aa88 <quorem+0x9c>
 800aaee:	3c01      	subs	r4, #1
 800aaf0:	e7c7      	b.n	800aa82 <quorem+0x96>
 800aaf2:	6812      	ldr	r2, [r2, #0]
 800aaf4:	3b04      	subs	r3, #4
 800aaf6:	2a00      	cmp	r2, #0
 800aaf8:	d1f0      	bne.n	800aadc <quorem+0xf0>
 800aafa:	3c01      	subs	r4, #1
 800aafc:	e7eb      	b.n	800aad6 <quorem+0xea>
 800aafe:	2000      	movs	r0, #0
 800ab00:	e7ee      	b.n	800aae0 <quorem+0xf4>
 800ab02:	0000      	movs	r0, r0
 800ab04:	0000      	movs	r0, r0
	...

0800ab08 <_dtoa_r>:
 800ab08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab0c:	ed2d 8b04 	vpush	{d8-d9}
 800ab10:	ec57 6b10 	vmov	r6, r7, d0
 800ab14:	b093      	sub	sp, #76	; 0x4c
 800ab16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ab18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ab1c:	9106      	str	r1, [sp, #24]
 800ab1e:	ee10 aa10 	vmov	sl, s0
 800ab22:	4604      	mov	r4, r0
 800ab24:	9209      	str	r2, [sp, #36]	; 0x24
 800ab26:	930c      	str	r3, [sp, #48]	; 0x30
 800ab28:	46bb      	mov	fp, r7
 800ab2a:	b975      	cbnz	r5, 800ab4a <_dtoa_r+0x42>
 800ab2c:	2010      	movs	r0, #16
 800ab2e:	f7fd ffc7 	bl	8008ac0 <malloc>
 800ab32:	4602      	mov	r2, r0
 800ab34:	6260      	str	r0, [r4, #36]	; 0x24
 800ab36:	b920      	cbnz	r0, 800ab42 <_dtoa_r+0x3a>
 800ab38:	4ba7      	ldr	r3, [pc, #668]	; (800add8 <_dtoa_r+0x2d0>)
 800ab3a:	21ea      	movs	r1, #234	; 0xea
 800ab3c:	48a7      	ldr	r0, [pc, #668]	; (800addc <_dtoa_r+0x2d4>)
 800ab3e:	f002 fb49 	bl	800d1d4 <__assert_func>
 800ab42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ab46:	6005      	str	r5, [r0, #0]
 800ab48:	60c5      	str	r5, [r0, #12]
 800ab4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab4c:	6819      	ldr	r1, [r3, #0]
 800ab4e:	b151      	cbz	r1, 800ab66 <_dtoa_r+0x5e>
 800ab50:	685a      	ldr	r2, [r3, #4]
 800ab52:	604a      	str	r2, [r1, #4]
 800ab54:	2301      	movs	r3, #1
 800ab56:	4093      	lsls	r3, r2
 800ab58:	608b      	str	r3, [r1, #8]
 800ab5a:	4620      	mov	r0, r4
 800ab5c:	f001 fbc6 	bl	800c2ec <_Bfree>
 800ab60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab62:	2200      	movs	r2, #0
 800ab64:	601a      	str	r2, [r3, #0]
 800ab66:	1e3b      	subs	r3, r7, #0
 800ab68:	bfaa      	itet	ge
 800ab6a:	2300      	movge	r3, #0
 800ab6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ab70:	f8c8 3000 	strge.w	r3, [r8]
 800ab74:	4b9a      	ldr	r3, [pc, #616]	; (800ade0 <_dtoa_r+0x2d8>)
 800ab76:	bfbc      	itt	lt
 800ab78:	2201      	movlt	r2, #1
 800ab7a:	f8c8 2000 	strlt.w	r2, [r8]
 800ab7e:	ea33 030b 	bics.w	r3, r3, fp
 800ab82:	d11b      	bne.n	800abbc <_dtoa_r+0xb4>
 800ab84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab86:	f242 730f 	movw	r3, #9999	; 0x270f
 800ab8a:	6013      	str	r3, [r2, #0]
 800ab8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab90:	4333      	orrs	r3, r6
 800ab92:	f000 8592 	beq.w	800b6ba <_dtoa_r+0xbb2>
 800ab96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab98:	b963      	cbnz	r3, 800abb4 <_dtoa_r+0xac>
 800ab9a:	4b92      	ldr	r3, [pc, #584]	; (800ade4 <_dtoa_r+0x2dc>)
 800ab9c:	e022      	b.n	800abe4 <_dtoa_r+0xdc>
 800ab9e:	4b92      	ldr	r3, [pc, #584]	; (800ade8 <_dtoa_r+0x2e0>)
 800aba0:	9301      	str	r3, [sp, #4]
 800aba2:	3308      	adds	r3, #8
 800aba4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aba6:	6013      	str	r3, [r2, #0]
 800aba8:	9801      	ldr	r0, [sp, #4]
 800abaa:	b013      	add	sp, #76	; 0x4c
 800abac:	ecbd 8b04 	vpop	{d8-d9}
 800abb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abb4:	4b8b      	ldr	r3, [pc, #556]	; (800ade4 <_dtoa_r+0x2dc>)
 800abb6:	9301      	str	r3, [sp, #4]
 800abb8:	3303      	adds	r3, #3
 800abba:	e7f3      	b.n	800aba4 <_dtoa_r+0x9c>
 800abbc:	2200      	movs	r2, #0
 800abbe:	2300      	movs	r3, #0
 800abc0:	4650      	mov	r0, sl
 800abc2:	4659      	mov	r1, fp
 800abc4:	f7f5 ff80 	bl	8000ac8 <__aeabi_dcmpeq>
 800abc8:	ec4b ab19 	vmov	d9, sl, fp
 800abcc:	4680      	mov	r8, r0
 800abce:	b158      	cbz	r0, 800abe8 <_dtoa_r+0xe0>
 800abd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abd2:	2301      	movs	r3, #1
 800abd4:	6013      	str	r3, [r2, #0]
 800abd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abd8:	2b00      	cmp	r3, #0
 800abda:	f000 856b 	beq.w	800b6b4 <_dtoa_r+0xbac>
 800abde:	4883      	ldr	r0, [pc, #524]	; (800adec <_dtoa_r+0x2e4>)
 800abe0:	6018      	str	r0, [r3, #0]
 800abe2:	1e43      	subs	r3, r0, #1
 800abe4:	9301      	str	r3, [sp, #4]
 800abe6:	e7df      	b.n	800aba8 <_dtoa_r+0xa0>
 800abe8:	ec4b ab10 	vmov	d0, sl, fp
 800abec:	aa10      	add	r2, sp, #64	; 0x40
 800abee:	a911      	add	r1, sp, #68	; 0x44
 800abf0:	4620      	mov	r0, r4
 800abf2:	f001 ff29 	bl	800ca48 <__d2b>
 800abf6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800abfa:	ee08 0a10 	vmov	s16, r0
 800abfe:	2d00      	cmp	r5, #0
 800ac00:	f000 8084 	beq.w	800ad0c <_dtoa_r+0x204>
 800ac04:	ee19 3a90 	vmov	r3, s19
 800ac08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ac10:	4656      	mov	r6, sl
 800ac12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ac16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ac1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ac1e:	4b74      	ldr	r3, [pc, #464]	; (800adf0 <_dtoa_r+0x2e8>)
 800ac20:	2200      	movs	r2, #0
 800ac22:	4630      	mov	r0, r6
 800ac24:	4639      	mov	r1, r7
 800ac26:	f7f5 fb2f 	bl	8000288 <__aeabi_dsub>
 800ac2a:	a365      	add	r3, pc, #404	; (adr r3, 800adc0 <_dtoa_r+0x2b8>)
 800ac2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac30:	f7f5 fce2 	bl	80005f8 <__aeabi_dmul>
 800ac34:	a364      	add	r3, pc, #400	; (adr r3, 800adc8 <_dtoa_r+0x2c0>)
 800ac36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3a:	f7f5 fb27 	bl	800028c <__adddf3>
 800ac3e:	4606      	mov	r6, r0
 800ac40:	4628      	mov	r0, r5
 800ac42:	460f      	mov	r7, r1
 800ac44:	f7f5 fc6e 	bl	8000524 <__aeabi_i2d>
 800ac48:	a361      	add	r3, pc, #388	; (adr r3, 800add0 <_dtoa_r+0x2c8>)
 800ac4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4e:	f7f5 fcd3 	bl	80005f8 <__aeabi_dmul>
 800ac52:	4602      	mov	r2, r0
 800ac54:	460b      	mov	r3, r1
 800ac56:	4630      	mov	r0, r6
 800ac58:	4639      	mov	r1, r7
 800ac5a:	f7f5 fb17 	bl	800028c <__adddf3>
 800ac5e:	4606      	mov	r6, r0
 800ac60:	460f      	mov	r7, r1
 800ac62:	f7f5 ff79 	bl	8000b58 <__aeabi_d2iz>
 800ac66:	2200      	movs	r2, #0
 800ac68:	9000      	str	r0, [sp, #0]
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	4630      	mov	r0, r6
 800ac6e:	4639      	mov	r1, r7
 800ac70:	f7f5 ff34 	bl	8000adc <__aeabi_dcmplt>
 800ac74:	b150      	cbz	r0, 800ac8c <_dtoa_r+0x184>
 800ac76:	9800      	ldr	r0, [sp, #0]
 800ac78:	f7f5 fc54 	bl	8000524 <__aeabi_i2d>
 800ac7c:	4632      	mov	r2, r6
 800ac7e:	463b      	mov	r3, r7
 800ac80:	f7f5 ff22 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac84:	b910      	cbnz	r0, 800ac8c <_dtoa_r+0x184>
 800ac86:	9b00      	ldr	r3, [sp, #0]
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	9b00      	ldr	r3, [sp, #0]
 800ac8e:	2b16      	cmp	r3, #22
 800ac90:	d85a      	bhi.n	800ad48 <_dtoa_r+0x240>
 800ac92:	9a00      	ldr	r2, [sp, #0]
 800ac94:	4b57      	ldr	r3, [pc, #348]	; (800adf4 <_dtoa_r+0x2ec>)
 800ac96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9e:	ec51 0b19 	vmov	r0, r1, d9
 800aca2:	f7f5 ff1b 	bl	8000adc <__aeabi_dcmplt>
 800aca6:	2800      	cmp	r0, #0
 800aca8:	d050      	beq.n	800ad4c <_dtoa_r+0x244>
 800acaa:	9b00      	ldr	r3, [sp, #0]
 800acac:	3b01      	subs	r3, #1
 800acae:	9300      	str	r3, [sp, #0]
 800acb0:	2300      	movs	r3, #0
 800acb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800acb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800acb6:	1b5d      	subs	r5, r3, r5
 800acb8:	1e6b      	subs	r3, r5, #1
 800acba:	9305      	str	r3, [sp, #20]
 800acbc:	bf45      	ittet	mi
 800acbe:	f1c5 0301 	rsbmi	r3, r5, #1
 800acc2:	9304      	strmi	r3, [sp, #16]
 800acc4:	2300      	movpl	r3, #0
 800acc6:	2300      	movmi	r3, #0
 800acc8:	bf4c      	ite	mi
 800acca:	9305      	strmi	r3, [sp, #20]
 800accc:	9304      	strpl	r3, [sp, #16]
 800acce:	9b00      	ldr	r3, [sp, #0]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	db3d      	blt.n	800ad50 <_dtoa_r+0x248>
 800acd4:	9b05      	ldr	r3, [sp, #20]
 800acd6:	9a00      	ldr	r2, [sp, #0]
 800acd8:	920a      	str	r2, [sp, #40]	; 0x28
 800acda:	4413      	add	r3, r2
 800acdc:	9305      	str	r3, [sp, #20]
 800acde:	2300      	movs	r3, #0
 800ace0:	9307      	str	r3, [sp, #28]
 800ace2:	9b06      	ldr	r3, [sp, #24]
 800ace4:	2b09      	cmp	r3, #9
 800ace6:	f200 8089 	bhi.w	800adfc <_dtoa_r+0x2f4>
 800acea:	2b05      	cmp	r3, #5
 800acec:	bfc4      	itt	gt
 800acee:	3b04      	subgt	r3, #4
 800acf0:	9306      	strgt	r3, [sp, #24]
 800acf2:	9b06      	ldr	r3, [sp, #24]
 800acf4:	f1a3 0302 	sub.w	r3, r3, #2
 800acf8:	bfcc      	ite	gt
 800acfa:	2500      	movgt	r5, #0
 800acfc:	2501      	movle	r5, #1
 800acfe:	2b03      	cmp	r3, #3
 800ad00:	f200 8087 	bhi.w	800ae12 <_dtoa_r+0x30a>
 800ad04:	e8df f003 	tbb	[pc, r3]
 800ad08:	59383a2d 	.word	0x59383a2d
 800ad0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ad10:	441d      	add	r5, r3
 800ad12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ad16:	2b20      	cmp	r3, #32
 800ad18:	bfc1      	itttt	gt
 800ad1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ad1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ad22:	fa0b f303 	lslgt.w	r3, fp, r3
 800ad26:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ad2a:	bfda      	itte	le
 800ad2c:	f1c3 0320 	rsble	r3, r3, #32
 800ad30:	fa06 f003 	lslle.w	r0, r6, r3
 800ad34:	4318      	orrgt	r0, r3
 800ad36:	f7f5 fbe5 	bl	8000504 <__aeabi_ui2d>
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	4606      	mov	r6, r0
 800ad3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ad42:	3d01      	subs	r5, #1
 800ad44:	930e      	str	r3, [sp, #56]	; 0x38
 800ad46:	e76a      	b.n	800ac1e <_dtoa_r+0x116>
 800ad48:	2301      	movs	r3, #1
 800ad4a:	e7b2      	b.n	800acb2 <_dtoa_r+0x1aa>
 800ad4c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ad4e:	e7b1      	b.n	800acb4 <_dtoa_r+0x1ac>
 800ad50:	9b04      	ldr	r3, [sp, #16]
 800ad52:	9a00      	ldr	r2, [sp, #0]
 800ad54:	1a9b      	subs	r3, r3, r2
 800ad56:	9304      	str	r3, [sp, #16]
 800ad58:	4253      	negs	r3, r2
 800ad5a:	9307      	str	r3, [sp, #28]
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	930a      	str	r3, [sp, #40]	; 0x28
 800ad60:	e7bf      	b.n	800ace2 <_dtoa_r+0x1da>
 800ad62:	2300      	movs	r3, #0
 800ad64:	9308      	str	r3, [sp, #32]
 800ad66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	dc55      	bgt.n	800ae18 <_dtoa_r+0x310>
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad72:	461a      	mov	r2, r3
 800ad74:	9209      	str	r2, [sp, #36]	; 0x24
 800ad76:	e00c      	b.n	800ad92 <_dtoa_r+0x28a>
 800ad78:	2301      	movs	r3, #1
 800ad7a:	e7f3      	b.n	800ad64 <_dtoa_r+0x25c>
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad80:	9308      	str	r3, [sp, #32]
 800ad82:	9b00      	ldr	r3, [sp, #0]
 800ad84:	4413      	add	r3, r2
 800ad86:	9302      	str	r3, [sp, #8]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	9303      	str	r3, [sp, #12]
 800ad8e:	bfb8      	it	lt
 800ad90:	2301      	movlt	r3, #1
 800ad92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ad94:	2200      	movs	r2, #0
 800ad96:	6042      	str	r2, [r0, #4]
 800ad98:	2204      	movs	r2, #4
 800ad9a:	f102 0614 	add.w	r6, r2, #20
 800ad9e:	429e      	cmp	r6, r3
 800ada0:	6841      	ldr	r1, [r0, #4]
 800ada2:	d93d      	bls.n	800ae20 <_dtoa_r+0x318>
 800ada4:	4620      	mov	r0, r4
 800ada6:	f001 fa61 	bl	800c26c <_Balloc>
 800adaa:	9001      	str	r0, [sp, #4]
 800adac:	2800      	cmp	r0, #0
 800adae:	d13b      	bne.n	800ae28 <_dtoa_r+0x320>
 800adb0:	4b11      	ldr	r3, [pc, #68]	; (800adf8 <_dtoa_r+0x2f0>)
 800adb2:	4602      	mov	r2, r0
 800adb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800adb8:	e6c0      	b.n	800ab3c <_dtoa_r+0x34>
 800adba:	2301      	movs	r3, #1
 800adbc:	e7df      	b.n	800ad7e <_dtoa_r+0x276>
 800adbe:	bf00      	nop
 800adc0:	636f4361 	.word	0x636f4361
 800adc4:	3fd287a7 	.word	0x3fd287a7
 800adc8:	8b60c8b3 	.word	0x8b60c8b3
 800adcc:	3fc68a28 	.word	0x3fc68a28
 800add0:	509f79fb 	.word	0x509f79fb
 800add4:	3fd34413 	.word	0x3fd34413
 800add8:	0800d94e 	.word	0x0800d94e
 800addc:	0800d965 	.word	0x0800d965
 800ade0:	7ff00000 	.word	0x7ff00000
 800ade4:	0800d94a 	.word	0x0800d94a
 800ade8:	0800d941 	.word	0x0800d941
 800adec:	0800d7c1 	.word	0x0800d7c1
 800adf0:	3ff80000 	.word	0x3ff80000
 800adf4:	0800db38 	.word	0x0800db38
 800adf8:	0800d9c0 	.word	0x0800d9c0
 800adfc:	2501      	movs	r5, #1
 800adfe:	2300      	movs	r3, #0
 800ae00:	9306      	str	r3, [sp, #24]
 800ae02:	9508      	str	r5, [sp, #32]
 800ae04:	f04f 33ff 	mov.w	r3, #4294967295
 800ae08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	2312      	movs	r3, #18
 800ae10:	e7b0      	b.n	800ad74 <_dtoa_r+0x26c>
 800ae12:	2301      	movs	r3, #1
 800ae14:	9308      	str	r3, [sp, #32]
 800ae16:	e7f5      	b.n	800ae04 <_dtoa_r+0x2fc>
 800ae18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ae1e:	e7b8      	b.n	800ad92 <_dtoa_r+0x28a>
 800ae20:	3101      	adds	r1, #1
 800ae22:	6041      	str	r1, [r0, #4]
 800ae24:	0052      	lsls	r2, r2, #1
 800ae26:	e7b8      	b.n	800ad9a <_dtoa_r+0x292>
 800ae28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae2a:	9a01      	ldr	r2, [sp, #4]
 800ae2c:	601a      	str	r2, [r3, #0]
 800ae2e:	9b03      	ldr	r3, [sp, #12]
 800ae30:	2b0e      	cmp	r3, #14
 800ae32:	f200 809d 	bhi.w	800af70 <_dtoa_r+0x468>
 800ae36:	2d00      	cmp	r5, #0
 800ae38:	f000 809a 	beq.w	800af70 <_dtoa_r+0x468>
 800ae3c:	9b00      	ldr	r3, [sp, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	dd32      	ble.n	800aea8 <_dtoa_r+0x3a0>
 800ae42:	4ab7      	ldr	r2, [pc, #732]	; (800b120 <_dtoa_r+0x618>)
 800ae44:	f003 030f 	and.w	r3, r3, #15
 800ae48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ae4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae50:	9b00      	ldr	r3, [sp, #0]
 800ae52:	05d8      	lsls	r0, r3, #23
 800ae54:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ae58:	d516      	bpl.n	800ae88 <_dtoa_r+0x380>
 800ae5a:	4bb2      	ldr	r3, [pc, #712]	; (800b124 <_dtoa_r+0x61c>)
 800ae5c:	ec51 0b19 	vmov	r0, r1, d9
 800ae60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae64:	f7f5 fcf2 	bl	800084c <__aeabi_ddiv>
 800ae68:	f007 070f 	and.w	r7, r7, #15
 800ae6c:	4682      	mov	sl, r0
 800ae6e:	468b      	mov	fp, r1
 800ae70:	2503      	movs	r5, #3
 800ae72:	4eac      	ldr	r6, [pc, #688]	; (800b124 <_dtoa_r+0x61c>)
 800ae74:	b957      	cbnz	r7, 800ae8c <_dtoa_r+0x384>
 800ae76:	4642      	mov	r2, r8
 800ae78:	464b      	mov	r3, r9
 800ae7a:	4650      	mov	r0, sl
 800ae7c:	4659      	mov	r1, fp
 800ae7e:	f7f5 fce5 	bl	800084c <__aeabi_ddiv>
 800ae82:	4682      	mov	sl, r0
 800ae84:	468b      	mov	fp, r1
 800ae86:	e028      	b.n	800aeda <_dtoa_r+0x3d2>
 800ae88:	2502      	movs	r5, #2
 800ae8a:	e7f2      	b.n	800ae72 <_dtoa_r+0x36a>
 800ae8c:	07f9      	lsls	r1, r7, #31
 800ae8e:	d508      	bpl.n	800aea2 <_dtoa_r+0x39a>
 800ae90:	4640      	mov	r0, r8
 800ae92:	4649      	mov	r1, r9
 800ae94:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae98:	f7f5 fbae 	bl	80005f8 <__aeabi_dmul>
 800ae9c:	3501      	adds	r5, #1
 800ae9e:	4680      	mov	r8, r0
 800aea0:	4689      	mov	r9, r1
 800aea2:	107f      	asrs	r7, r7, #1
 800aea4:	3608      	adds	r6, #8
 800aea6:	e7e5      	b.n	800ae74 <_dtoa_r+0x36c>
 800aea8:	f000 809b 	beq.w	800afe2 <_dtoa_r+0x4da>
 800aeac:	9b00      	ldr	r3, [sp, #0]
 800aeae:	4f9d      	ldr	r7, [pc, #628]	; (800b124 <_dtoa_r+0x61c>)
 800aeb0:	425e      	negs	r6, r3
 800aeb2:	4b9b      	ldr	r3, [pc, #620]	; (800b120 <_dtoa_r+0x618>)
 800aeb4:	f006 020f 	and.w	r2, r6, #15
 800aeb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec0:	ec51 0b19 	vmov	r0, r1, d9
 800aec4:	f7f5 fb98 	bl	80005f8 <__aeabi_dmul>
 800aec8:	1136      	asrs	r6, r6, #4
 800aeca:	4682      	mov	sl, r0
 800aecc:	468b      	mov	fp, r1
 800aece:	2300      	movs	r3, #0
 800aed0:	2502      	movs	r5, #2
 800aed2:	2e00      	cmp	r6, #0
 800aed4:	d17a      	bne.n	800afcc <_dtoa_r+0x4c4>
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d1d3      	bne.n	800ae82 <_dtoa_r+0x37a>
 800aeda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aedc:	2b00      	cmp	r3, #0
 800aede:	f000 8082 	beq.w	800afe6 <_dtoa_r+0x4de>
 800aee2:	4b91      	ldr	r3, [pc, #580]	; (800b128 <_dtoa_r+0x620>)
 800aee4:	2200      	movs	r2, #0
 800aee6:	4650      	mov	r0, sl
 800aee8:	4659      	mov	r1, fp
 800aeea:	f7f5 fdf7 	bl	8000adc <__aeabi_dcmplt>
 800aeee:	2800      	cmp	r0, #0
 800aef0:	d079      	beq.n	800afe6 <_dtoa_r+0x4de>
 800aef2:	9b03      	ldr	r3, [sp, #12]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d076      	beq.n	800afe6 <_dtoa_r+0x4de>
 800aef8:	9b02      	ldr	r3, [sp, #8]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	dd36      	ble.n	800af6c <_dtoa_r+0x464>
 800aefe:	9b00      	ldr	r3, [sp, #0]
 800af00:	4650      	mov	r0, sl
 800af02:	4659      	mov	r1, fp
 800af04:	1e5f      	subs	r7, r3, #1
 800af06:	2200      	movs	r2, #0
 800af08:	4b88      	ldr	r3, [pc, #544]	; (800b12c <_dtoa_r+0x624>)
 800af0a:	f7f5 fb75 	bl	80005f8 <__aeabi_dmul>
 800af0e:	9e02      	ldr	r6, [sp, #8]
 800af10:	4682      	mov	sl, r0
 800af12:	468b      	mov	fp, r1
 800af14:	3501      	adds	r5, #1
 800af16:	4628      	mov	r0, r5
 800af18:	f7f5 fb04 	bl	8000524 <__aeabi_i2d>
 800af1c:	4652      	mov	r2, sl
 800af1e:	465b      	mov	r3, fp
 800af20:	f7f5 fb6a 	bl	80005f8 <__aeabi_dmul>
 800af24:	4b82      	ldr	r3, [pc, #520]	; (800b130 <_dtoa_r+0x628>)
 800af26:	2200      	movs	r2, #0
 800af28:	f7f5 f9b0 	bl	800028c <__adddf3>
 800af2c:	46d0      	mov	r8, sl
 800af2e:	46d9      	mov	r9, fp
 800af30:	4682      	mov	sl, r0
 800af32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800af36:	2e00      	cmp	r6, #0
 800af38:	d158      	bne.n	800afec <_dtoa_r+0x4e4>
 800af3a:	4b7e      	ldr	r3, [pc, #504]	; (800b134 <_dtoa_r+0x62c>)
 800af3c:	2200      	movs	r2, #0
 800af3e:	4640      	mov	r0, r8
 800af40:	4649      	mov	r1, r9
 800af42:	f7f5 f9a1 	bl	8000288 <__aeabi_dsub>
 800af46:	4652      	mov	r2, sl
 800af48:	465b      	mov	r3, fp
 800af4a:	4680      	mov	r8, r0
 800af4c:	4689      	mov	r9, r1
 800af4e:	f7f5 fde3 	bl	8000b18 <__aeabi_dcmpgt>
 800af52:	2800      	cmp	r0, #0
 800af54:	f040 8295 	bne.w	800b482 <_dtoa_r+0x97a>
 800af58:	4652      	mov	r2, sl
 800af5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800af5e:	4640      	mov	r0, r8
 800af60:	4649      	mov	r1, r9
 800af62:	f7f5 fdbb 	bl	8000adc <__aeabi_dcmplt>
 800af66:	2800      	cmp	r0, #0
 800af68:	f040 8289 	bne.w	800b47e <_dtoa_r+0x976>
 800af6c:	ec5b ab19 	vmov	sl, fp, d9
 800af70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af72:	2b00      	cmp	r3, #0
 800af74:	f2c0 8148 	blt.w	800b208 <_dtoa_r+0x700>
 800af78:	9a00      	ldr	r2, [sp, #0]
 800af7a:	2a0e      	cmp	r2, #14
 800af7c:	f300 8144 	bgt.w	800b208 <_dtoa_r+0x700>
 800af80:	4b67      	ldr	r3, [pc, #412]	; (800b120 <_dtoa_r+0x618>)
 800af82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af86:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	f280 80d5 	bge.w	800b13c <_dtoa_r+0x634>
 800af92:	9b03      	ldr	r3, [sp, #12]
 800af94:	2b00      	cmp	r3, #0
 800af96:	f300 80d1 	bgt.w	800b13c <_dtoa_r+0x634>
 800af9a:	f040 826f 	bne.w	800b47c <_dtoa_r+0x974>
 800af9e:	4b65      	ldr	r3, [pc, #404]	; (800b134 <_dtoa_r+0x62c>)
 800afa0:	2200      	movs	r2, #0
 800afa2:	4640      	mov	r0, r8
 800afa4:	4649      	mov	r1, r9
 800afa6:	f7f5 fb27 	bl	80005f8 <__aeabi_dmul>
 800afaa:	4652      	mov	r2, sl
 800afac:	465b      	mov	r3, fp
 800afae:	f7f5 fda9 	bl	8000b04 <__aeabi_dcmpge>
 800afb2:	9e03      	ldr	r6, [sp, #12]
 800afb4:	4637      	mov	r7, r6
 800afb6:	2800      	cmp	r0, #0
 800afb8:	f040 8245 	bne.w	800b446 <_dtoa_r+0x93e>
 800afbc:	9d01      	ldr	r5, [sp, #4]
 800afbe:	2331      	movs	r3, #49	; 0x31
 800afc0:	f805 3b01 	strb.w	r3, [r5], #1
 800afc4:	9b00      	ldr	r3, [sp, #0]
 800afc6:	3301      	adds	r3, #1
 800afc8:	9300      	str	r3, [sp, #0]
 800afca:	e240      	b.n	800b44e <_dtoa_r+0x946>
 800afcc:	07f2      	lsls	r2, r6, #31
 800afce:	d505      	bpl.n	800afdc <_dtoa_r+0x4d4>
 800afd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afd4:	f7f5 fb10 	bl	80005f8 <__aeabi_dmul>
 800afd8:	3501      	adds	r5, #1
 800afda:	2301      	movs	r3, #1
 800afdc:	1076      	asrs	r6, r6, #1
 800afde:	3708      	adds	r7, #8
 800afe0:	e777      	b.n	800aed2 <_dtoa_r+0x3ca>
 800afe2:	2502      	movs	r5, #2
 800afe4:	e779      	b.n	800aeda <_dtoa_r+0x3d2>
 800afe6:	9f00      	ldr	r7, [sp, #0]
 800afe8:	9e03      	ldr	r6, [sp, #12]
 800afea:	e794      	b.n	800af16 <_dtoa_r+0x40e>
 800afec:	9901      	ldr	r1, [sp, #4]
 800afee:	4b4c      	ldr	r3, [pc, #304]	; (800b120 <_dtoa_r+0x618>)
 800aff0:	4431      	add	r1, r6
 800aff2:	910d      	str	r1, [sp, #52]	; 0x34
 800aff4:	9908      	ldr	r1, [sp, #32]
 800aff6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800affa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800affe:	2900      	cmp	r1, #0
 800b000:	d043      	beq.n	800b08a <_dtoa_r+0x582>
 800b002:	494d      	ldr	r1, [pc, #308]	; (800b138 <_dtoa_r+0x630>)
 800b004:	2000      	movs	r0, #0
 800b006:	f7f5 fc21 	bl	800084c <__aeabi_ddiv>
 800b00a:	4652      	mov	r2, sl
 800b00c:	465b      	mov	r3, fp
 800b00e:	f7f5 f93b 	bl	8000288 <__aeabi_dsub>
 800b012:	9d01      	ldr	r5, [sp, #4]
 800b014:	4682      	mov	sl, r0
 800b016:	468b      	mov	fp, r1
 800b018:	4649      	mov	r1, r9
 800b01a:	4640      	mov	r0, r8
 800b01c:	f7f5 fd9c 	bl	8000b58 <__aeabi_d2iz>
 800b020:	4606      	mov	r6, r0
 800b022:	f7f5 fa7f 	bl	8000524 <__aeabi_i2d>
 800b026:	4602      	mov	r2, r0
 800b028:	460b      	mov	r3, r1
 800b02a:	4640      	mov	r0, r8
 800b02c:	4649      	mov	r1, r9
 800b02e:	f7f5 f92b 	bl	8000288 <__aeabi_dsub>
 800b032:	3630      	adds	r6, #48	; 0x30
 800b034:	f805 6b01 	strb.w	r6, [r5], #1
 800b038:	4652      	mov	r2, sl
 800b03a:	465b      	mov	r3, fp
 800b03c:	4680      	mov	r8, r0
 800b03e:	4689      	mov	r9, r1
 800b040:	f7f5 fd4c 	bl	8000adc <__aeabi_dcmplt>
 800b044:	2800      	cmp	r0, #0
 800b046:	d163      	bne.n	800b110 <_dtoa_r+0x608>
 800b048:	4642      	mov	r2, r8
 800b04a:	464b      	mov	r3, r9
 800b04c:	4936      	ldr	r1, [pc, #216]	; (800b128 <_dtoa_r+0x620>)
 800b04e:	2000      	movs	r0, #0
 800b050:	f7f5 f91a 	bl	8000288 <__aeabi_dsub>
 800b054:	4652      	mov	r2, sl
 800b056:	465b      	mov	r3, fp
 800b058:	f7f5 fd40 	bl	8000adc <__aeabi_dcmplt>
 800b05c:	2800      	cmp	r0, #0
 800b05e:	f040 80b5 	bne.w	800b1cc <_dtoa_r+0x6c4>
 800b062:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b064:	429d      	cmp	r5, r3
 800b066:	d081      	beq.n	800af6c <_dtoa_r+0x464>
 800b068:	4b30      	ldr	r3, [pc, #192]	; (800b12c <_dtoa_r+0x624>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	4650      	mov	r0, sl
 800b06e:	4659      	mov	r1, fp
 800b070:	f7f5 fac2 	bl	80005f8 <__aeabi_dmul>
 800b074:	4b2d      	ldr	r3, [pc, #180]	; (800b12c <_dtoa_r+0x624>)
 800b076:	4682      	mov	sl, r0
 800b078:	468b      	mov	fp, r1
 800b07a:	4640      	mov	r0, r8
 800b07c:	4649      	mov	r1, r9
 800b07e:	2200      	movs	r2, #0
 800b080:	f7f5 faba 	bl	80005f8 <__aeabi_dmul>
 800b084:	4680      	mov	r8, r0
 800b086:	4689      	mov	r9, r1
 800b088:	e7c6      	b.n	800b018 <_dtoa_r+0x510>
 800b08a:	4650      	mov	r0, sl
 800b08c:	4659      	mov	r1, fp
 800b08e:	f7f5 fab3 	bl	80005f8 <__aeabi_dmul>
 800b092:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b094:	9d01      	ldr	r5, [sp, #4]
 800b096:	930f      	str	r3, [sp, #60]	; 0x3c
 800b098:	4682      	mov	sl, r0
 800b09a:	468b      	mov	fp, r1
 800b09c:	4649      	mov	r1, r9
 800b09e:	4640      	mov	r0, r8
 800b0a0:	f7f5 fd5a 	bl	8000b58 <__aeabi_d2iz>
 800b0a4:	4606      	mov	r6, r0
 800b0a6:	f7f5 fa3d 	bl	8000524 <__aeabi_i2d>
 800b0aa:	3630      	adds	r6, #48	; 0x30
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	4640      	mov	r0, r8
 800b0b2:	4649      	mov	r1, r9
 800b0b4:	f7f5 f8e8 	bl	8000288 <__aeabi_dsub>
 800b0b8:	f805 6b01 	strb.w	r6, [r5], #1
 800b0bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0be:	429d      	cmp	r5, r3
 800b0c0:	4680      	mov	r8, r0
 800b0c2:	4689      	mov	r9, r1
 800b0c4:	f04f 0200 	mov.w	r2, #0
 800b0c8:	d124      	bne.n	800b114 <_dtoa_r+0x60c>
 800b0ca:	4b1b      	ldr	r3, [pc, #108]	; (800b138 <_dtoa_r+0x630>)
 800b0cc:	4650      	mov	r0, sl
 800b0ce:	4659      	mov	r1, fp
 800b0d0:	f7f5 f8dc 	bl	800028c <__adddf3>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	4640      	mov	r0, r8
 800b0da:	4649      	mov	r1, r9
 800b0dc:	f7f5 fd1c 	bl	8000b18 <__aeabi_dcmpgt>
 800b0e0:	2800      	cmp	r0, #0
 800b0e2:	d173      	bne.n	800b1cc <_dtoa_r+0x6c4>
 800b0e4:	4652      	mov	r2, sl
 800b0e6:	465b      	mov	r3, fp
 800b0e8:	4913      	ldr	r1, [pc, #76]	; (800b138 <_dtoa_r+0x630>)
 800b0ea:	2000      	movs	r0, #0
 800b0ec:	f7f5 f8cc 	bl	8000288 <__aeabi_dsub>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	460b      	mov	r3, r1
 800b0f4:	4640      	mov	r0, r8
 800b0f6:	4649      	mov	r1, r9
 800b0f8:	f7f5 fcf0 	bl	8000adc <__aeabi_dcmplt>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	f43f af35 	beq.w	800af6c <_dtoa_r+0x464>
 800b102:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b104:	1e6b      	subs	r3, r5, #1
 800b106:	930f      	str	r3, [sp, #60]	; 0x3c
 800b108:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b10c:	2b30      	cmp	r3, #48	; 0x30
 800b10e:	d0f8      	beq.n	800b102 <_dtoa_r+0x5fa>
 800b110:	9700      	str	r7, [sp, #0]
 800b112:	e049      	b.n	800b1a8 <_dtoa_r+0x6a0>
 800b114:	4b05      	ldr	r3, [pc, #20]	; (800b12c <_dtoa_r+0x624>)
 800b116:	f7f5 fa6f 	bl	80005f8 <__aeabi_dmul>
 800b11a:	4680      	mov	r8, r0
 800b11c:	4689      	mov	r9, r1
 800b11e:	e7bd      	b.n	800b09c <_dtoa_r+0x594>
 800b120:	0800db38 	.word	0x0800db38
 800b124:	0800db10 	.word	0x0800db10
 800b128:	3ff00000 	.word	0x3ff00000
 800b12c:	40240000 	.word	0x40240000
 800b130:	401c0000 	.word	0x401c0000
 800b134:	40140000 	.word	0x40140000
 800b138:	3fe00000 	.word	0x3fe00000
 800b13c:	9d01      	ldr	r5, [sp, #4]
 800b13e:	4656      	mov	r6, sl
 800b140:	465f      	mov	r7, fp
 800b142:	4642      	mov	r2, r8
 800b144:	464b      	mov	r3, r9
 800b146:	4630      	mov	r0, r6
 800b148:	4639      	mov	r1, r7
 800b14a:	f7f5 fb7f 	bl	800084c <__aeabi_ddiv>
 800b14e:	f7f5 fd03 	bl	8000b58 <__aeabi_d2iz>
 800b152:	4682      	mov	sl, r0
 800b154:	f7f5 f9e6 	bl	8000524 <__aeabi_i2d>
 800b158:	4642      	mov	r2, r8
 800b15a:	464b      	mov	r3, r9
 800b15c:	f7f5 fa4c 	bl	80005f8 <__aeabi_dmul>
 800b160:	4602      	mov	r2, r0
 800b162:	460b      	mov	r3, r1
 800b164:	4630      	mov	r0, r6
 800b166:	4639      	mov	r1, r7
 800b168:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b16c:	f7f5 f88c 	bl	8000288 <__aeabi_dsub>
 800b170:	f805 6b01 	strb.w	r6, [r5], #1
 800b174:	9e01      	ldr	r6, [sp, #4]
 800b176:	9f03      	ldr	r7, [sp, #12]
 800b178:	1bae      	subs	r6, r5, r6
 800b17a:	42b7      	cmp	r7, r6
 800b17c:	4602      	mov	r2, r0
 800b17e:	460b      	mov	r3, r1
 800b180:	d135      	bne.n	800b1ee <_dtoa_r+0x6e6>
 800b182:	f7f5 f883 	bl	800028c <__adddf3>
 800b186:	4642      	mov	r2, r8
 800b188:	464b      	mov	r3, r9
 800b18a:	4606      	mov	r6, r0
 800b18c:	460f      	mov	r7, r1
 800b18e:	f7f5 fcc3 	bl	8000b18 <__aeabi_dcmpgt>
 800b192:	b9d0      	cbnz	r0, 800b1ca <_dtoa_r+0x6c2>
 800b194:	4642      	mov	r2, r8
 800b196:	464b      	mov	r3, r9
 800b198:	4630      	mov	r0, r6
 800b19a:	4639      	mov	r1, r7
 800b19c:	f7f5 fc94 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1a0:	b110      	cbz	r0, 800b1a8 <_dtoa_r+0x6a0>
 800b1a2:	f01a 0f01 	tst.w	sl, #1
 800b1a6:	d110      	bne.n	800b1ca <_dtoa_r+0x6c2>
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	ee18 1a10 	vmov	r1, s16
 800b1ae:	f001 f89d 	bl	800c2ec <_Bfree>
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	9800      	ldr	r0, [sp, #0]
 800b1b6:	702b      	strb	r3, [r5, #0]
 800b1b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1ba:	3001      	adds	r0, #1
 800b1bc:	6018      	str	r0, [r3, #0]
 800b1be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	f43f acf1 	beq.w	800aba8 <_dtoa_r+0xa0>
 800b1c6:	601d      	str	r5, [r3, #0]
 800b1c8:	e4ee      	b.n	800aba8 <_dtoa_r+0xa0>
 800b1ca:	9f00      	ldr	r7, [sp, #0]
 800b1cc:	462b      	mov	r3, r5
 800b1ce:	461d      	mov	r5, r3
 800b1d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1d4:	2a39      	cmp	r2, #57	; 0x39
 800b1d6:	d106      	bne.n	800b1e6 <_dtoa_r+0x6de>
 800b1d8:	9a01      	ldr	r2, [sp, #4]
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d1f7      	bne.n	800b1ce <_dtoa_r+0x6c6>
 800b1de:	9901      	ldr	r1, [sp, #4]
 800b1e0:	2230      	movs	r2, #48	; 0x30
 800b1e2:	3701      	adds	r7, #1
 800b1e4:	700a      	strb	r2, [r1, #0]
 800b1e6:	781a      	ldrb	r2, [r3, #0]
 800b1e8:	3201      	adds	r2, #1
 800b1ea:	701a      	strb	r2, [r3, #0]
 800b1ec:	e790      	b.n	800b110 <_dtoa_r+0x608>
 800b1ee:	4ba6      	ldr	r3, [pc, #664]	; (800b488 <_dtoa_r+0x980>)
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f7f5 fa01 	bl	80005f8 <__aeabi_dmul>
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	460f      	mov	r7, r1
 800b1fe:	f7f5 fc63 	bl	8000ac8 <__aeabi_dcmpeq>
 800b202:	2800      	cmp	r0, #0
 800b204:	d09d      	beq.n	800b142 <_dtoa_r+0x63a>
 800b206:	e7cf      	b.n	800b1a8 <_dtoa_r+0x6a0>
 800b208:	9a08      	ldr	r2, [sp, #32]
 800b20a:	2a00      	cmp	r2, #0
 800b20c:	f000 80d7 	beq.w	800b3be <_dtoa_r+0x8b6>
 800b210:	9a06      	ldr	r2, [sp, #24]
 800b212:	2a01      	cmp	r2, #1
 800b214:	f300 80ba 	bgt.w	800b38c <_dtoa_r+0x884>
 800b218:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b21a:	2a00      	cmp	r2, #0
 800b21c:	f000 80b2 	beq.w	800b384 <_dtoa_r+0x87c>
 800b220:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b224:	9e07      	ldr	r6, [sp, #28]
 800b226:	9d04      	ldr	r5, [sp, #16]
 800b228:	9a04      	ldr	r2, [sp, #16]
 800b22a:	441a      	add	r2, r3
 800b22c:	9204      	str	r2, [sp, #16]
 800b22e:	9a05      	ldr	r2, [sp, #20]
 800b230:	2101      	movs	r1, #1
 800b232:	441a      	add	r2, r3
 800b234:	4620      	mov	r0, r4
 800b236:	9205      	str	r2, [sp, #20]
 800b238:	f001 f95a 	bl	800c4f0 <__i2b>
 800b23c:	4607      	mov	r7, r0
 800b23e:	2d00      	cmp	r5, #0
 800b240:	dd0c      	ble.n	800b25c <_dtoa_r+0x754>
 800b242:	9b05      	ldr	r3, [sp, #20]
 800b244:	2b00      	cmp	r3, #0
 800b246:	dd09      	ble.n	800b25c <_dtoa_r+0x754>
 800b248:	42ab      	cmp	r3, r5
 800b24a:	9a04      	ldr	r2, [sp, #16]
 800b24c:	bfa8      	it	ge
 800b24e:	462b      	movge	r3, r5
 800b250:	1ad2      	subs	r2, r2, r3
 800b252:	9204      	str	r2, [sp, #16]
 800b254:	9a05      	ldr	r2, [sp, #20]
 800b256:	1aed      	subs	r5, r5, r3
 800b258:	1ad3      	subs	r3, r2, r3
 800b25a:	9305      	str	r3, [sp, #20]
 800b25c:	9b07      	ldr	r3, [sp, #28]
 800b25e:	b31b      	cbz	r3, 800b2a8 <_dtoa_r+0x7a0>
 800b260:	9b08      	ldr	r3, [sp, #32]
 800b262:	2b00      	cmp	r3, #0
 800b264:	f000 80af 	beq.w	800b3c6 <_dtoa_r+0x8be>
 800b268:	2e00      	cmp	r6, #0
 800b26a:	dd13      	ble.n	800b294 <_dtoa_r+0x78c>
 800b26c:	4639      	mov	r1, r7
 800b26e:	4632      	mov	r2, r6
 800b270:	4620      	mov	r0, r4
 800b272:	f001 f9fd 	bl	800c670 <__pow5mult>
 800b276:	ee18 2a10 	vmov	r2, s16
 800b27a:	4601      	mov	r1, r0
 800b27c:	4607      	mov	r7, r0
 800b27e:	4620      	mov	r0, r4
 800b280:	f001 f94c 	bl	800c51c <__multiply>
 800b284:	ee18 1a10 	vmov	r1, s16
 800b288:	4680      	mov	r8, r0
 800b28a:	4620      	mov	r0, r4
 800b28c:	f001 f82e 	bl	800c2ec <_Bfree>
 800b290:	ee08 8a10 	vmov	s16, r8
 800b294:	9b07      	ldr	r3, [sp, #28]
 800b296:	1b9a      	subs	r2, r3, r6
 800b298:	d006      	beq.n	800b2a8 <_dtoa_r+0x7a0>
 800b29a:	ee18 1a10 	vmov	r1, s16
 800b29e:	4620      	mov	r0, r4
 800b2a0:	f001 f9e6 	bl	800c670 <__pow5mult>
 800b2a4:	ee08 0a10 	vmov	s16, r0
 800b2a8:	2101      	movs	r1, #1
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f001 f920 	bl	800c4f0 <__i2b>
 800b2b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	4606      	mov	r6, r0
 800b2b6:	f340 8088 	ble.w	800b3ca <_dtoa_r+0x8c2>
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	4601      	mov	r1, r0
 800b2be:	4620      	mov	r0, r4
 800b2c0:	f001 f9d6 	bl	800c670 <__pow5mult>
 800b2c4:	9b06      	ldr	r3, [sp, #24]
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	4606      	mov	r6, r0
 800b2ca:	f340 8081 	ble.w	800b3d0 <_dtoa_r+0x8c8>
 800b2ce:	f04f 0800 	mov.w	r8, #0
 800b2d2:	6933      	ldr	r3, [r6, #16]
 800b2d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b2d8:	6918      	ldr	r0, [r3, #16]
 800b2da:	f001 f8b9 	bl	800c450 <__hi0bits>
 800b2de:	f1c0 0020 	rsb	r0, r0, #32
 800b2e2:	9b05      	ldr	r3, [sp, #20]
 800b2e4:	4418      	add	r0, r3
 800b2e6:	f010 001f 	ands.w	r0, r0, #31
 800b2ea:	f000 8092 	beq.w	800b412 <_dtoa_r+0x90a>
 800b2ee:	f1c0 0320 	rsb	r3, r0, #32
 800b2f2:	2b04      	cmp	r3, #4
 800b2f4:	f340 808a 	ble.w	800b40c <_dtoa_r+0x904>
 800b2f8:	f1c0 001c 	rsb	r0, r0, #28
 800b2fc:	9b04      	ldr	r3, [sp, #16]
 800b2fe:	4403      	add	r3, r0
 800b300:	9304      	str	r3, [sp, #16]
 800b302:	9b05      	ldr	r3, [sp, #20]
 800b304:	4403      	add	r3, r0
 800b306:	4405      	add	r5, r0
 800b308:	9305      	str	r3, [sp, #20]
 800b30a:	9b04      	ldr	r3, [sp, #16]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	dd07      	ble.n	800b320 <_dtoa_r+0x818>
 800b310:	ee18 1a10 	vmov	r1, s16
 800b314:	461a      	mov	r2, r3
 800b316:	4620      	mov	r0, r4
 800b318:	f001 fa04 	bl	800c724 <__lshift>
 800b31c:	ee08 0a10 	vmov	s16, r0
 800b320:	9b05      	ldr	r3, [sp, #20]
 800b322:	2b00      	cmp	r3, #0
 800b324:	dd05      	ble.n	800b332 <_dtoa_r+0x82a>
 800b326:	4631      	mov	r1, r6
 800b328:	461a      	mov	r2, r3
 800b32a:	4620      	mov	r0, r4
 800b32c:	f001 f9fa 	bl	800c724 <__lshift>
 800b330:	4606      	mov	r6, r0
 800b332:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b334:	2b00      	cmp	r3, #0
 800b336:	d06e      	beq.n	800b416 <_dtoa_r+0x90e>
 800b338:	ee18 0a10 	vmov	r0, s16
 800b33c:	4631      	mov	r1, r6
 800b33e:	f001 fa61 	bl	800c804 <__mcmp>
 800b342:	2800      	cmp	r0, #0
 800b344:	da67      	bge.n	800b416 <_dtoa_r+0x90e>
 800b346:	9b00      	ldr	r3, [sp, #0]
 800b348:	3b01      	subs	r3, #1
 800b34a:	ee18 1a10 	vmov	r1, s16
 800b34e:	9300      	str	r3, [sp, #0]
 800b350:	220a      	movs	r2, #10
 800b352:	2300      	movs	r3, #0
 800b354:	4620      	mov	r0, r4
 800b356:	f000 ffeb 	bl	800c330 <__multadd>
 800b35a:	9b08      	ldr	r3, [sp, #32]
 800b35c:	ee08 0a10 	vmov	s16, r0
 800b360:	2b00      	cmp	r3, #0
 800b362:	f000 81b1 	beq.w	800b6c8 <_dtoa_r+0xbc0>
 800b366:	2300      	movs	r3, #0
 800b368:	4639      	mov	r1, r7
 800b36a:	220a      	movs	r2, #10
 800b36c:	4620      	mov	r0, r4
 800b36e:	f000 ffdf 	bl	800c330 <__multadd>
 800b372:	9b02      	ldr	r3, [sp, #8]
 800b374:	2b00      	cmp	r3, #0
 800b376:	4607      	mov	r7, r0
 800b378:	f300 808e 	bgt.w	800b498 <_dtoa_r+0x990>
 800b37c:	9b06      	ldr	r3, [sp, #24]
 800b37e:	2b02      	cmp	r3, #2
 800b380:	dc51      	bgt.n	800b426 <_dtoa_r+0x91e>
 800b382:	e089      	b.n	800b498 <_dtoa_r+0x990>
 800b384:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b386:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b38a:	e74b      	b.n	800b224 <_dtoa_r+0x71c>
 800b38c:	9b03      	ldr	r3, [sp, #12]
 800b38e:	1e5e      	subs	r6, r3, #1
 800b390:	9b07      	ldr	r3, [sp, #28]
 800b392:	42b3      	cmp	r3, r6
 800b394:	bfbf      	itttt	lt
 800b396:	9b07      	ldrlt	r3, [sp, #28]
 800b398:	9607      	strlt	r6, [sp, #28]
 800b39a:	1af2      	sublt	r2, r6, r3
 800b39c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b39e:	bfb6      	itet	lt
 800b3a0:	189b      	addlt	r3, r3, r2
 800b3a2:	1b9e      	subge	r6, r3, r6
 800b3a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b3a6:	9b03      	ldr	r3, [sp, #12]
 800b3a8:	bfb8      	it	lt
 800b3aa:	2600      	movlt	r6, #0
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	bfb7      	itett	lt
 800b3b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b3b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b3b8:	1a9d      	sublt	r5, r3, r2
 800b3ba:	2300      	movlt	r3, #0
 800b3bc:	e734      	b.n	800b228 <_dtoa_r+0x720>
 800b3be:	9e07      	ldr	r6, [sp, #28]
 800b3c0:	9d04      	ldr	r5, [sp, #16]
 800b3c2:	9f08      	ldr	r7, [sp, #32]
 800b3c4:	e73b      	b.n	800b23e <_dtoa_r+0x736>
 800b3c6:	9a07      	ldr	r2, [sp, #28]
 800b3c8:	e767      	b.n	800b29a <_dtoa_r+0x792>
 800b3ca:	9b06      	ldr	r3, [sp, #24]
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	dc18      	bgt.n	800b402 <_dtoa_r+0x8fa>
 800b3d0:	f1ba 0f00 	cmp.w	sl, #0
 800b3d4:	d115      	bne.n	800b402 <_dtoa_r+0x8fa>
 800b3d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b3da:	b993      	cbnz	r3, 800b402 <_dtoa_r+0x8fa>
 800b3dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b3e0:	0d1b      	lsrs	r3, r3, #20
 800b3e2:	051b      	lsls	r3, r3, #20
 800b3e4:	b183      	cbz	r3, 800b408 <_dtoa_r+0x900>
 800b3e6:	9b04      	ldr	r3, [sp, #16]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	9304      	str	r3, [sp, #16]
 800b3ec:	9b05      	ldr	r3, [sp, #20]
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	9305      	str	r3, [sp, #20]
 800b3f2:	f04f 0801 	mov.w	r8, #1
 800b3f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f47f af6a 	bne.w	800b2d2 <_dtoa_r+0x7ca>
 800b3fe:	2001      	movs	r0, #1
 800b400:	e76f      	b.n	800b2e2 <_dtoa_r+0x7da>
 800b402:	f04f 0800 	mov.w	r8, #0
 800b406:	e7f6      	b.n	800b3f6 <_dtoa_r+0x8ee>
 800b408:	4698      	mov	r8, r3
 800b40a:	e7f4      	b.n	800b3f6 <_dtoa_r+0x8ee>
 800b40c:	f43f af7d 	beq.w	800b30a <_dtoa_r+0x802>
 800b410:	4618      	mov	r0, r3
 800b412:	301c      	adds	r0, #28
 800b414:	e772      	b.n	800b2fc <_dtoa_r+0x7f4>
 800b416:	9b03      	ldr	r3, [sp, #12]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	dc37      	bgt.n	800b48c <_dtoa_r+0x984>
 800b41c:	9b06      	ldr	r3, [sp, #24]
 800b41e:	2b02      	cmp	r3, #2
 800b420:	dd34      	ble.n	800b48c <_dtoa_r+0x984>
 800b422:	9b03      	ldr	r3, [sp, #12]
 800b424:	9302      	str	r3, [sp, #8]
 800b426:	9b02      	ldr	r3, [sp, #8]
 800b428:	b96b      	cbnz	r3, 800b446 <_dtoa_r+0x93e>
 800b42a:	4631      	mov	r1, r6
 800b42c:	2205      	movs	r2, #5
 800b42e:	4620      	mov	r0, r4
 800b430:	f000 ff7e 	bl	800c330 <__multadd>
 800b434:	4601      	mov	r1, r0
 800b436:	4606      	mov	r6, r0
 800b438:	ee18 0a10 	vmov	r0, s16
 800b43c:	f001 f9e2 	bl	800c804 <__mcmp>
 800b440:	2800      	cmp	r0, #0
 800b442:	f73f adbb 	bgt.w	800afbc <_dtoa_r+0x4b4>
 800b446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b448:	9d01      	ldr	r5, [sp, #4]
 800b44a:	43db      	mvns	r3, r3
 800b44c:	9300      	str	r3, [sp, #0]
 800b44e:	f04f 0800 	mov.w	r8, #0
 800b452:	4631      	mov	r1, r6
 800b454:	4620      	mov	r0, r4
 800b456:	f000 ff49 	bl	800c2ec <_Bfree>
 800b45a:	2f00      	cmp	r7, #0
 800b45c:	f43f aea4 	beq.w	800b1a8 <_dtoa_r+0x6a0>
 800b460:	f1b8 0f00 	cmp.w	r8, #0
 800b464:	d005      	beq.n	800b472 <_dtoa_r+0x96a>
 800b466:	45b8      	cmp	r8, r7
 800b468:	d003      	beq.n	800b472 <_dtoa_r+0x96a>
 800b46a:	4641      	mov	r1, r8
 800b46c:	4620      	mov	r0, r4
 800b46e:	f000 ff3d 	bl	800c2ec <_Bfree>
 800b472:	4639      	mov	r1, r7
 800b474:	4620      	mov	r0, r4
 800b476:	f000 ff39 	bl	800c2ec <_Bfree>
 800b47a:	e695      	b.n	800b1a8 <_dtoa_r+0x6a0>
 800b47c:	2600      	movs	r6, #0
 800b47e:	4637      	mov	r7, r6
 800b480:	e7e1      	b.n	800b446 <_dtoa_r+0x93e>
 800b482:	9700      	str	r7, [sp, #0]
 800b484:	4637      	mov	r7, r6
 800b486:	e599      	b.n	800afbc <_dtoa_r+0x4b4>
 800b488:	40240000 	.word	0x40240000
 800b48c:	9b08      	ldr	r3, [sp, #32]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	f000 80ca 	beq.w	800b628 <_dtoa_r+0xb20>
 800b494:	9b03      	ldr	r3, [sp, #12]
 800b496:	9302      	str	r3, [sp, #8]
 800b498:	2d00      	cmp	r5, #0
 800b49a:	dd05      	ble.n	800b4a8 <_dtoa_r+0x9a0>
 800b49c:	4639      	mov	r1, r7
 800b49e:	462a      	mov	r2, r5
 800b4a0:	4620      	mov	r0, r4
 800b4a2:	f001 f93f 	bl	800c724 <__lshift>
 800b4a6:	4607      	mov	r7, r0
 800b4a8:	f1b8 0f00 	cmp.w	r8, #0
 800b4ac:	d05b      	beq.n	800b566 <_dtoa_r+0xa5e>
 800b4ae:	6879      	ldr	r1, [r7, #4]
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	f000 fedb 	bl	800c26c <_Balloc>
 800b4b6:	4605      	mov	r5, r0
 800b4b8:	b928      	cbnz	r0, 800b4c6 <_dtoa_r+0x9be>
 800b4ba:	4b87      	ldr	r3, [pc, #540]	; (800b6d8 <_dtoa_r+0xbd0>)
 800b4bc:	4602      	mov	r2, r0
 800b4be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b4c2:	f7ff bb3b 	b.w	800ab3c <_dtoa_r+0x34>
 800b4c6:	693a      	ldr	r2, [r7, #16]
 800b4c8:	3202      	adds	r2, #2
 800b4ca:	0092      	lsls	r2, r2, #2
 800b4cc:	f107 010c 	add.w	r1, r7, #12
 800b4d0:	300c      	adds	r0, #12
 800b4d2:	f7fd fafd 	bl	8008ad0 <memcpy>
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	4629      	mov	r1, r5
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f001 f922 	bl	800c724 <__lshift>
 800b4e0:	9b01      	ldr	r3, [sp, #4]
 800b4e2:	f103 0901 	add.w	r9, r3, #1
 800b4e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b4ea:	4413      	add	r3, r2
 800b4ec:	9305      	str	r3, [sp, #20]
 800b4ee:	f00a 0301 	and.w	r3, sl, #1
 800b4f2:	46b8      	mov	r8, r7
 800b4f4:	9304      	str	r3, [sp, #16]
 800b4f6:	4607      	mov	r7, r0
 800b4f8:	4631      	mov	r1, r6
 800b4fa:	ee18 0a10 	vmov	r0, s16
 800b4fe:	f7ff fa75 	bl	800a9ec <quorem>
 800b502:	4641      	mov	r1, r8
 800b504:	9002      	str	r0, [sp, #8]
 800b506:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b50a:	ee18 0a10 	vmov	r0, s16
 800b50e:	f001 f979 	bl	800c804 <__mcmp>
 800b512:	463a      	mov	r2, r7
 800b514:	9003      	str	r0, [sp, #12]
 800b516:	4631      	mov	r1, r6
 800b518:	4620      	mov	r0, r4
 800b51a:	f001 f98f 	bl	800c83c <__mdiff>
 800b51e:	68c2      	ldr	r2, [r0, #12]
 800b520:	f109 3bff 	add.w	fp, r9, #4294967295
 800b524:	4605      	mov	r5, r0
 800b526:	bb02      	cbnz	r2, 800b56a <_dtoa_r+0xa62>
 800b528:	4601      	mov	r1, r0
 800b52a:	ee18 0a10 	vmov	r0, s16
 800b52e:	f001 f969 	bl	800c804 <__mcmp>
 800b532:	4602      	mov	r2, r0
 800b534:	4629      	mov	r1, r5
 800b536:	4620      	mov	r0, r4
 800b538:	9207      	str	r2, [sp, #28]
 800b53a:	f000 fed7 	bl	800c2ec <_Bfree>
 800b53e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b542:	ea43 0102 	orr.w	r1, r3, r2
 800b546:	9b04      	ldr	r3, [sp, #16]
 800b548:	430b      	orrs	r3, r1
 800b54a:	464d      	mov	r5, r9
 800b54c:	d10f      	bne.n	800b56e <_dtoa_r+0xa66>
 800b54e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b552:	d02a      	beq.n	800b5aa <_dtoa_r+0xaa2>
 800b554:	9b03      	ldr	r3, [sp, #12]
 800b556:	2b00      	cmp	r3, #0
 800b558:	dd02      	ble.n	800b560 <_dtoa_r+0xa58>
 800b55a:	9b02      	ldr	r3, [sp, #8]
 800b55c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b560:	f88b a000 	strb.w	sl, [fp]
 800b564:	e775      	b.n	800b452 <_dtoa_r+0x94a>
 800b566:	4638      	mov	r0, r7
 800b568:	e7ba      	b.n	800b4e0 <_dtoa_r+0x9d8>
 800b56a:	2201      	movs	r2, #1
 800b56c:	e7e2      	b.n	800b534 <_dtoa_r+0xa2c>
 800b56e:	9b03      	ldr	r3, [sp, #12]
 800b570:	2b00      	cmp	r3, #0
 800b572:	db04      	blt.n	800b57e <_dtoa_r+0xa76>
 800b574:	9906      	ldr	r1, [sp, #24]
 800b576:	430b      	orrs	r3, r1
 800b578:	9904      	ldr	r1, [sp, #16]
 800b57a:	430b      	orrs	r3, r1
 800b57c:	d122      	bne.n	800b5c4 <_dtoa_r+0xabc>
 800b57e:	2a00      	cmp	r2, #0
 800b580:	ddee      	ble.n	800b560 <_dtoa_r+0xa58>
 800b582:	ee18 1a10 	vmov	r1, s16
 800b586:	2201      	movs	r2, #1
 800b588:	4620      	mov	r0, r4
 800b58a:	f001 f8cb 	bl	800c724 <__lshift>
 800b58e:	4631      	mov	r1, r6
 800b590:	ee08 0a10 	vmov	s16, r0
 800b594:	f001 f936 	bl	800c804 <__mcmp>
 800b598:	2800      	cmp	r0, #0
 800b59a:	dc03      	bgt.n	800b5a4 <_dtoa_r+0xa9c>
 800b59c:	d1e0      	bne.n	800b560 <_dtoa_r+0xa58>
 800b59e:	f01a 0f01 	tst.w	sl, #1
 800b5a2:	d0dd      	beq.n	800b560 <_dtoa_r+0xa58>
 800b5a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b5a8:	d1d7      	bne.n	800b55a <_dtoa_r+0xa52>
 800b5aa:	2339      	movs	r3, #57	; 0x39
 800b5ac:	f88b 3000 	strb.w	r3, [fp]
 800b5b0:	462b      	mov	r3, r5
 800b5b2:	461d      	mov	r5, r3
 800b5b4:	3b01      	subs	r3, #1
 800b5b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b5ba:	2a39      	cmp	r2, #57	; 0x39
 800b5bc:	d071      	beq.n	800b6a2 <_dtoa_r+0xb9a>
 800b5be:	3201      	adds	r2, #1
 800b5c0:	701a      	strb	r2, [r3, #0]
 800b5c2:	e746      	b.n	800b452 <_dtoa_r+0x94a>
 800b5c4:	2a00      	cmp	r2, #0
 800b5c6:	dd07      	ble.n	800b5d8 <_dtoa_r+0xad0>
 800b5c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b5cc:	d0ed      	beq.n	800b5aa <_dtoa_r+0xaa2>
 800b5ce:	f10a 0301 	add.w	r3, sl, #1
 800b5d2:	f88b 3000 	strb.w	r3, [fp]
 800b5d6:	e73c      	b.n	800b452 <_dtoa_r+0x94a>
 800b5d8:	9b05      	ldr	r3, [sp, #20]
 800b5da:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b5de:	4599      	cmp	r9, r3
 800b5e0:	d047      	beq.n	800b672 <_dtoa_r+0xb6a>
 800b5e2:	ee18 1a10 	vmov	r1, s16
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	220a      	movs	r2, #10
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	f000 fea0 	bl	800c330 <__multadd>
 800b5f0:	45b8      	cmp	r8, r7
 800b5f2:	ee08 0a10 	vmov	s16, r0
 800b5f6:	f04f 0300 	mov.w	r3, #0
 800b5fa:	f04f 020a 	mov.w	r2, #10
 800b5fe:	4641      	mov	r1, r8
 800b600:	4620      	mov	r0, r4
 800b602:	d106      	bne.n	800b612 <_dtoa_r+0xb0a>
 800b604:	f000 fe94 	bl	800c330 <__multadd>
 800b608:	4680      	mov	r8, r0
 800b60a:	4607      	mov	r7, r0
 800b60c:	f109 0901 	add.w	r9, r9, #1
 800b610:	e772      	b.n	800b4f8 <_dtoa_r+0x9f0>
 800b612:	f000 fe8d 	bl	800c330 <__multadd>
 800b616:	4639      	mov	r1, r7
 800b618:	4680      	mov	r8, r0
 800b61a:	2300      	movs	r3, #0
 800b61c:	220a      	movs	r2, #10
 800b61e:	4620      	mov	r0, r4
 800b620:	f000 fe86 	bl	800c330 <__multadd>
 800b624:	4607      	mov	r7, r0
 800b626:	e7f1      	b.n	800b60c <_dtoa_r+0xb04>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	9302      	str	r3, [sp, #8]
 800b62c:	9d01      	ldr	r5, [sp, #4]
 800b62e:	ee18 0a10 	vmov	r0, s16
 800b632:	4631      	mov	r1, r6
 800b634:	f7ff f9da 	bl	800a9ec <quorem>
 800b638:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b63c:	9b01      	ldr	r3, [sp, #4]
 800b63e:	f805 ab01 	strb.w	sl, [r5], #1
 800b642:	1aea      	subs	r2, r5, r3
 800b644:	9b02      	ldr	r3, [sp, #8]
 800b646:	4293      	cmp	r3, r2
 800b648:	dd09      	ble.n	800b65e <_dtoa_r+0xb56>
 800b64a:	ee18 1a10 	vmov	r1, s16
 800b64e:	2300      	movs	r3, #0
 800b650:	220a      	movs	r2, #10
 800b652:	4620      	mov	r0, r4
 800b654:	f000 fe6c 	bl	800c330 <__multadd>
 800b658:	ee08 0a10 	vmov	s16, r0
 800b65c:	e7e7      	b.n	800b62e <_dtoa_r+0xb26>
 800b65e:	9b02      	ldr	r3, [sp, #8]
 800b660:	2b00      	cmp	r3, #0
 800b662:	bfc8      	it	gt
 800b664:	461d      	movgt	r5, r3
 800b666:	9b01      	ldr	r3, [sp, #4]
 800b668:	bfd8      	it	le
 800b66a:	2501      	movle	r5, #1
 800b66c:	441d      	add	r5, r3
 800b66e:	f04f 0800 	mov.w	r8, #0
 800b672:	ee18 1a10 	vmov	r1, s16
 800b676:	2201      	movs	r2, #1
 800b678:	4620      	mov	r0, r4
 800b67a:	f001 f853 	bl	800c724 <__lshift>
 800b67e:	4631      	mov	r1, r6
 800b680:	ee08 0a10 	vmov	s16, r0
 800b684:	f001 f8be 	bl	800c804 <__mcmp>
 800b688:	2800      	cmp	r0, #0
 800b68a:	dc91      	bgt.n	800b5b0 <_dtoa_r+0xaa8>
 800b68c:	d102      	bne.n	800b694 <_dtoa_r+0xb8c>
 800b68e:	f01a 0f01 	tst.w	sl, #1
 800b692:	d18d      	bne.n	800b5b0 <_dtoa_r+0xaa8>
 800b694:	462b      	mov	r3, r5
 800b696:	461d      	mov	r5, r3
 800b698:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b69c:	2a30      	cmp	r2, #48	; 0x30
 800b69e:	d0fa      	beq.n	800b696 <_dtoa_r+0xb8e>
 800b6a0:	e6d7      	b.n	800b452 <_dtoa_r+0x94a>
 800b6a2:	9a01      	ldr	r2, [sp, #4]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d184      	bne.n	800b5b2 <_dtoa_r+0xaaa>
 800b6a8:	9b00      	ldr	r3, [sp, #0]
 800b6aa:	3301      	adds	r3, #1
 800b6ac:	9300      	str	r3, [sp, #0]
 800b6ae:	2331      	movs	r3, #49	; 0x31
 800b6b0:	7013      	strb	r3, [r2, #0]
 800b6b2:	e6ce      	b.n	800b452 <_dtoa_r+0x94a>
 800b6b4:	4b09      	ldr	r3, [pc, #36]	; (800b6dc <_dtoa_r+0xbd4>)
 800b6b6:	f7ff ba95 	b.w	800abe4 <_dtoa_r+0xdc>
 800b6ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	f47f aa6e 	bne.w	800ab9e <_dtoa_r+0x96>
 800b6c2:	4b07      	ldr	r3, [pc, #28]	; (800b6e0 <_dtoa_r+0xbd8>)
 800b6c4:	f7ff ba8e 	b.w	800abe4 <_dtoa_r+0xdc>
 800b6c8:	9b02      	ldr	r3, [sp, #8]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	dcae      	bgt.n	800b62c <_dtoa_r+0xb24>
 800b6ce:	9b06      	ldr	r3, [sp, #24]
 800b6d0:	2b02      	cmp	r3, #2
 800b6d2:	f73f aea8 	bgt.w	800b426 <_dtoa_r+0x91e>
 800b6d6:	e7a9      	b.n	800b62c <_dtoa_r+0xb24>
 800b6d8:	0800d9c0 	.word	0x0800d9c0
 800b6dc:	0800d7c0 	.word	0x0800d7c0
 800b6e0:	0800d941 	.word	0x0800d941

0800b6e4 <__sflush_r>:
 800b6e4:	898a      	ldrh	r2, [r1, #12]
 800b6e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ea:	4605      	mov	r5, r0
 800b6ec:	0710      	lsls	r0, r2, #28
 800b6ee:	460c      	mov	r4, r1
 800b6f0:	d458      	bmi.n	800b7a4 <__sflush_r+0xc0>
 800b6f2:	684b      	ldr	r3, [r1, #4]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	dc05      	bgt.n	800b704 <__sflush_r+0x20>
 800b6f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	dc02      	bgt.n	800b704 <__sflush_r+0x20>
 800b6fe:	2000      	movs	r0, #0
 800b700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b706:	2e00      	cmp	r6, #0
 800b708:	d0f9      	beq.n	800b6fe <__sflush_r+0x1a>
 800b70a:	2300      	movs	r3, #0
 800b70c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b710:	682f      	ldr	r7, [r5, #0]
 800b712:	602b      	str	r3, [r5, #0]
 800b714:	d032      	beq.n	800b77c <__sflush_r+0x98>
 800b716:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b718:	89a3      	ldrh	r3, [r4, #12]
 800b71a:	075a      	lsls	r2, r3, #29
 800b71c:	d505      	bpl.n	800b72a <__sflush_r+0x46>
 800b71e:	6863      	ldr	r3, [r4, #4]
 800b720:	1ac0      	subs	r0, r0, r3
 800b722:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b724:	b10b      	cbz	r3, 800b72a <__sflush_r+0x46>
 800b726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b728:	1ac0      	subs	r0, r0, r3
 800b72a:	2300      	movs	r3, #0
 800b72c:	4602      	mov	r2, r0
 800b72e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b730:	6a21      	ldr	r1, [r4, #32]
 800b732:	4628      	mov	r0, r5
 800b734:	47b0      	blx	r6
 800b736:	1c43      	adds	r3, r0, #1
 800b738:	89a3      	ldrh	r3, [r4, #12]
 800b73a:	d106      	bne.n	800b74a <__sflush_r+0x66>
 800b73c:	6829      	ldr	r1, [r5, #0]
 800b73e:	291d      	cmp	r1, #29
 800b740:	d82c      	bhi.n	800b79c <__sflush_r+0xb8>
 800b742:	4a2a      	ldr	r2, [pc, #168]	; (800b7ec <__sflush_r+0x108>)
 800b744:	40ca      	lsrs	r2, r1
 800b746:	07d6      	lsls	r6, r2, #31
 800b748:	d528      	bpl.n	800b79c <__sflush_r+0xb8>
 800b74a:	2200      	movs	r2, #0
 800b74c:	6062      	str	r2, [r4, #4]
 800b74e:	04d9      	lsls	r1, r3, #19
 800b750:	6922      	ldr	r2, [r4, #16]
 800b752:	6022      	str	r2, [r4, #0]
 800b754:	d504      	bpl.n	800b760 <__sflush_r+0x7c>
 800b756:	1c42      	adds	r2, r0, #1
 800b758:	d101      	bne.n	800b75e <__sflush_r+0x7a>
 800b75a:	682b      	ldr	r3, [r5, #0]
 800b75c:	b903      	cbnz	r3, 800b760 <__sflush_r+0x7c>
 800b75e:	6560      	str	r0, [r4, #84]	; 0x54
 800b760:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b762:	602f      	str	r7, [r5, #0]
 800b764:	2900      	cmp	r1, #0
 800b766:	d0ca      	beq.n	800b6fe <__sflush_r+0x1a>
 800b768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b76c:	4299      	cmp	r1, r3
 800b76e:	d002      	beq.n	800b776 <__sflush_r+0x92>
 800b770:	4628      	mov	r0, r5
 800b772:	f7fd f9c3 	bl	8008afc <_free_r>
 800b776:	2000      	movs	r0, #0
 800b778:	6360      	str	r0, [r4, #52]	; 0x34
 800b77a:	e7c1      	b.n	800b700 <__sflush_r+0x1c>
 800b77c:	6a21      	ldr	r1, [r4, #32]
 800b77e:	2301      	movs	r3, #1
 800b780:	4628      	mov	r0, r5
 800b782:	47b0      	blx	r6
 800b784:	1c41      	adds	r1, r0, #1
 800b786:	d1c7      	bne.n	800b718 <__sflush_r+0x34>
 800b788:	682b      	ldr	r3, [r5, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d0c4      	beq.n	800b718 <__sflush_r+0x34>
 800b78e:	2b1d      	cmp	r3, #29
 800b790:	d001      	beq.n	800b796 <__sflush_r+0xb2>
 800b792:	2b16      	cmp	r3, #22
 800b794:	d101      	bne.n	800b79a <__sflush_r+0xb6>
 800b796:	602f      	str	r7, [r5, #0]
 800b798:	e7b1      	b.n	800b6fe <__sflush_r+0x1a>
 800b79a:	89a3      	ldrh	r3, [r4, #12]
 800b79c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7a0:	81a3      	strh	r3, [r4, #12]
 800b7a2:	e7ad      	b.n	800b700 <__sflush_r+0x1c>
 800b7a4:	690f      	ldr	r7, [r1, #16]
 800b7a6:	2f00      	cmp	r7, #0
 800b7a8:	d0a9      	beq.n	800b6fe <__sflush_r+0x1a>
 800b7aa:	0793      	lsls	r3, r2, #30
 800b7ac:	680e      	ldr	r6, [r1, #0]
 800b7ae:	bf08      	it	eq
 800b7b0:	694b      	ldreq	r3, [r1, #20]
 800b7b2:	600f      	str	r7, [r1, #0]
 800b7b4:	bf18      	it	ne
 800b7b6:	2300      	movne	r3, #0
 800b7b8:	eba6 0807 	sub.w	r8, r6, r7
 800b7bc:	608b      	str	r3, [r1, #8]
 800b7be:	f1b8 0f00 	cmp.w	r8, #0
 800b7c2:	dd9c      	ble.n	800b6fe <__sflush_r+0x1a>
 800b7c4:	6a21      	ldr	r1, [r4, #32]
 800b7c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7c8:	4643      	mov	r3, r8
 800b7ca:	463a      	mov	r2, r7
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	47b0      	blx	r6
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	dc06      	bgt.n	800b7e2 <__sflush_r+0xfe>
 800b7d4:	89a3      	ldrh	r3, [r4, #12]
 800b7d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7da:	81a3      	strh	r3, [r4, #12]
 800b7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e0:	e78e      	b.n	800b700 <__sflush_r+0x1c>
 800b7e2:	4407      	add	r7, r0
 800b7e4:	eba8 0800 	sub.w	r8, r8, r0
 800b7e8:	e7e9      	b.n	800b7be <__sflush_r+0xda>
 800b7ea:	bf00      	nop
 800b7ec:	20400001 	.word	0x20400001

0800b7f0 <_fflush_r>:
 800b7f0:	b538      	push	{r3, r4, r5, lr}
 800b7f2:	690b      	ldr	r3, [r1, #16]
 800b7f4:	4605      	mov	r5, r0
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	b913      	cbnz	r3, 800b800 <_fflush_r+0x10>
 800b7fa:	2500      	movs	r5, #0
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	bd38      	pop	{r3, r4, r5, pc}
 800b800:	b118      	cbz	r0, 800b80a <_fflush_r+0x1a>
 800b802:	6983      	ldr	r3, [r0, #24]
 800b804:	b90b      	cbnz	r3, 800b80a <_fflush_r+0x1a>
 800b806:	f000 f887 	bl	800b918 <__sinit>
 800b80a:	4b14      	ldr	r3, [pc, #80]	; (800b85c <_fflush_r+0x6c>)
 800b80c:	429c      	cmp	r4, r3
 800b80e:	d11b      	bne.n	800b848 <_fflush_r+0x58>
 800b810:	686c      	ldr	r4, [r5, #4]
 800b812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d0ef      	beq.n	800b7fa <_fflush_r+0xa>
 800b81a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b81c:	07d0      	lsls	r0, r2, #31
 800b81e:	d404      	bmi.n	800b82a <_fflush_r+0x3a>
 800b820:	0599      	lsls	r1, r3, #22
 800b822:	d402      	bmi.n	800b82a <_fflush_r+0x3a>
 800b824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b826:	f000 fc88 	bl	800c13a <__retarget_lock_acquire_recursive>
 800b82a:	4628      	mov	r0, r5
 800b82c:	4621      	mov	r1, r4
 800b82e:	f7ff ff59 	bl	800b6e4 <__sflush_r>
 800b832:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b834:	07da      	lsls	r2, r3, #31
 800b836:	4605      	mov	r5, r0
 800b838:	d4e0      	bmi.n	800b7fc <_fflush_r+0xc>
 800b83a:	89a3      	ldrh	r3, [r4, #12]
 800b83c:	059b      	lsls	r3, r3, #22
 800b83e:	d4dd      	bmi.n	800b7fc <_fflush_r+0xc>
 800b840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b842:	f000 fc7b 	bl	800c13c <__retarget_lock_release_recursive>
 800b846:	e7d9      	b.n	800b7fc <_fflush_r+0xc>
 800b848:	4b05      	ldr	r3, [pc, #20]	; (800b860 <_fflush_r+0x70>)
 800b84a:	429c      	cmp	r4, r3
 800b84c:	d101      	bne.n	800b852 <_fflush_r+0x62>
 800b84e:	68ac      	ldr	r4, [r5, #8]
 800b850:	e7df      	b.n	800b812 <_fflush_r+0x22>
 800b852:	4b04      	ldr	r3, [pc, #16]	; (800b864 <_fflush_r+0x74>)
 800b854:	429c      	cmp	r4, r3
 800b856:	bf08      	it	eq
 800b858:	68ec      	ldreq	r4, [r5, #12]
 800b85a:	e7da      	b.n	800b812 <_fflush_r+0x22>
 800b85c:	0800d9f4 	.word	0x0800d9f4
 800b860:	0800da14 	.word	0x0800da14
 800b864:	0800d9d4 	.word	0x0800d9d4

0800b868 <std>:
 800b868:	2300      	movs	r3, #0
 800b86a:	b510      	push	{r4, lr}
 800b86c:	4604      	mov	r4, r0
 800b86e:	e9c0 3300 	strd	r3, r3, [r0]
 800b872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b876:	6083      	str	r3, [r0, #8]
 800b878:	8181      	strh	r1, [r0, #12]
 800b87a:	6643      	str	r3, [r0, #100]	; 0x64
 800b87c:	81c2      	strh	r2, [r0, #14]
 800b87e:	6183      	str	r3, [r0, #24]
 800b880:	4619      	mov	r1, r3
 800b882:	2208      	movs	r2, #8
 800b884:	305c      	adds	r0, #92	; 0x5c
 800b886:	f7fd f931 	bl	8008aec <memset>
 800b88a:	4b05      	ldr	r3, [pc, #20]	; (800b8a0 <std+0x38>)
 800b88c:	6263      	str	r3, [r4, #36]	; 0x24
 800b88e:	4b05      	ldr	r3, [pc, #20]	; (800b8a4 <std+0x3c>)
 800b890:	62a3      	str	r3, [r4, #40]	; 0x28
 800b892:	4b05      	ldr	r3, [pc, #20]	; (800b8a8 <std+0x40>)
 800b894:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b896:	4b05      	ldr	r3, [pc, #20]	; (800b8ac <std+0x44>)
 800b898:	6224      	str	r4, [r4, #32]
 800b89a:	6323      	str	r3, [r4, #48]	; 0x30
 800b89c:	bd10      	pop	{r4, pc}
 800b89e:	bf00      	nop
 800b8a0:	08009a1d 	.word	0x08009a1d
 800b8a4:	08009a3f 	.word	0x08009a3f
 800b8a8:	08009a77 	.word	0x08009a77
 800b8ac:	08009a9b 	.word	0x08009a9b

0800b8b0 <_cleanup_r>:
 800b8b0:	4901      	ldr	r1, [pc, #4]	; (800b8b8 <_cleanup_r+0x8>)
 800b8b2:	f000 b8af 	b.w	800ba14 <_fwalk_reent>
 800b8b6:	bf00      	nop
 800b8b8:	0800b7f1 	.word	0x0800b7f1

0800b8bc <__sfmoreglue>:
 800b8bc:	b570      	push	{r4, r5, r6, lr}
 800b8be:	2268      	movs	r2, #104	; 0x68
 800b8c0:	1e4d      	subs	r5, r1, #1
 800b8c2:	4355      	muls	r5, r2
 800b8c4:	460e      	mov	r6, r1
 800b8c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8ca:	f7fd f983 	bl	8008bd4 <_malloc_r>
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	b140      	cbz	r0, 800b8e4 <__sfmoreglue+0x28>
 800b8d2:	2100      	movs	r1, #0
 800b8d4:	e9c0 1600 	strd	r1, r6, [r0]
 800b8d8:	300c      	adds	r0, #12
 800b8da:	60a0      	str	r0, [r4, #8]
 800b8dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b8e0:	f7fd f904 	bl	8008aec <memset>
 800b8e4:	4620      	mov	r0, r4
 800b8e6:	bd70      	pop	{r4, r5, r6, pc}

0800b8e8 <__sfp_lock_acquire>:
 800b8e8:	4801      	ldr	r0, [pc, #4]	; (800b8f0 <__sfp_lock_acquire+0x8>)
 800b8ea:	f000 bc26 	b.w	800c13a <__retarget_lock_acquire_recursive>
 800b8ee:	bf00      	nop
 800b8f0:	2001436d 	.word	0x2001436d

0800b8f4 <__sfp_lock_release>:
 800b8f4:	4801      	ldr	r0, [pc, #4]	; (800b8fc <__sfp_lock_release+0x8>)
 800b8f6:	f000 bc21 	b.w	800c13c <__retarget_lock_release_recursive>
 800b8fa:	bf00      	nop
 800b8fc:	2001436d 	.word	0x2001436d

0800b900 <__sinit_lock_acquire>:
 800b900:	4801      	ldr	r0, [pc, #4]	; (800b908 <__sinit_lock_acquire+0x8>)
 800b902:	f000 bc1a 	b.w	800c13a <__retarget_lock_acquire_recursive>
 800b906:	bf00      	nop
 800b908:	2001436e 	.word	0x2001436e

0800b90c <__sinit_lock_release>:
 800b90c:	4801      	ldr	r0, [pc, #4]	; (800b914 <__sinit_lock_release+0x8>)
 800b90e:	f000 bc15 	b.w	800c13c <__retarget_lock_release_recursive>
 800b912:	bf00      	nop
 800b914:	2001436e 	.word	0x2001436e

0800b918 <__sinit>:
 800b918:	b510      	push	{r4, lr}
 800b91a:	4604      	mov	r4, r0
 800b91c:	f7ff fff0 	bl	800b900 <__sinit_lock_acquire>
 800b920:	69a3      	ldr	r3, [r4, #24]
 800b922:	b11b      	cbz	r3, 800b92c <__sinit+0x14>
 800b924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b928:	f7ff bff0 	b.w	800b90c <__sinit_lock_release>
 800b92c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b930:	6523      	str	r3, [r4, #80]	; 0x50
 800b932:	4b13      	ldr	r3, [pc, #76]	; (800b980 <__sinit+0x68>)
 800b934:	4a13      	ldr	r2, [pc, #76]	; (800b984 <__sinit+0x6c>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	62a2      	str	r2, [r4, #40]	; 0x28
 800b93a:	42a3      	cmp	r3, r4
 800b93c:	bf04      	itt	eq
 800b93e:	2301      	moveq	r3, #1
 800b940:	61a3      	streq	r3, [r4, #24]
 800b942:	4620      	mov	r0, r4
 800b944:	f000 f820 	bl	800b988 <__sfp>
 800b948:	6060      	str	r0, [r4, #4]
 800b94a:	4620      	mov	r0, r4
 800b94c:	f000 f81c 	bl	800b988 <__sfp>
 800b950:	60a0      	str	r0, [r4, #8]
 800b952:	4620      	mov	r0, r4
 800b954:	f000 f818 	bl	800b988 <__sfp>
 800b958:	2200      	movs	r2, #0
 800b95a:	60e0      	str	r0, [r4, #12]
 800b95c:	2104      	movs	r1, #4
 800b95e:	6860      	ldr	r0, [r4, #4]
 800b960:	f7ff ff82 	bl	800b868 <std>
 800b964:	68a0      	ldr	r0, [r4, #8]
 800b966:	2201      	movs	r2, #1
 800b968:	2109      	movs	r1, #9
 800b96a:	f7ff ff7d 	bl	800b868 <std>
 800b96e:	68e0      	ldr	r0, [r4, #12]
 800b970:	2202      	movs	r2, #2
 800b972:	2112      	movs	r1, #18
 800b974:	f7ff ff78 	bl	800b868 <std>
 800b978:	2301      	movs	r3, #1
 800b97a:	61a3      	str	r3, [r4, #24]
 800b97c:	e7d2      	b.n	800b924 <__sinit+0xc>
 800b97e:	bf00      	nop
 800b980:	0800d7ac 	.word	0x0800d7ac
 800b984:	0800b8b1 	.word	0x0800b8b1

0800b988 <__sfp>:
 800b988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b98a:	4607      	mov	r7, r0
 800b98c:	f7ff ffac 	bl	800b8e8 <__sfp_lock_acquire>
 800b990:	4b1e      	ldr	r3, [pc, #120]	; (800ba0c <__sfp+0x84>)
 800b992:	681e      	ldr	r6, [r3, #0]
 800b994:	69b3      	ldr	r3, [r6, #24]
 800b996:	b913      	cbnz	r3, 800b99e <__sfp+0x16>
 800b998:	4630      	mov	r0, r6
 800b99a:	f7ff ffbd 	bl	800b918 <__sinit>
 800b99e:	3648      	adds	r6, #72	; 0x48
 800b9a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b9a4:	3b01      	subs	r3, #1
 800b9a6:	d503      	bpl.n	800b9b0 <__sfp+0x28>
 800b9a8:	6833      	ldr	r3, [r6, #0]
 800b9aa:	b30b      	cbz	r3, 800b9f0 <__sfp+0x68>
 800b9ac:	6836      	ldr	r6, [r6, #0]
 800b9ae:	e7f7      	b.n	800b9a0 <__sfp+0x18>
 800b9b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b9b4:	b9d5      	cbnz	r5, 800b9ec <__sfp+0x64>
 800b9b6:	4b16      	ldr	r3, [pc, #88]	; (800ba10 <__sfp+0x88>)
 800b9b8:	60e3      	str	r3, [r4, #12]
 800b9ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9be:	6665      	str	r5, [r4, #100]	; 0x64
 800b9c0:	f000 fbba 	bl	800c138 <__retarget_lock_init_recursive>
 800b9c4:	f7ff ff96 	bl	800b8f4 <__sfp_lock_release>
 800b9c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b9cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b9d0:	6025      	str	r5, [r4, #0]
 800b9d2:	61a5      	str	r5, [r4, #24]
 800b9d4:	2208      	movs	r2, #8
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b9dc:	f7fd f886 	bl	8008aec <memset>
 800b9e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b9e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b9e8:	4620      	mov	r0, r4
 800b9ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9ec:	3468      	adds	r4, #104	; 0x68
 800b9ee:	e7d9      	b.n	800b9a4 <__sfp+0x1c>
 800b9f0:	2104      	movs	r1, #4
 800b9f2:	4638      	mov	r0, r7
 800b9f4:	f7ff ff62 	bl	800b8bc <__sfmoreglue>
 800b9f8:	4604      	mov	r4, r0
 800b9fa:	6030      	str	r0, [r6, #0]
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	d1d5      	bne.n	800b9ac <__sfp+0x24>
 800ba00:	f7ff ff78 	bl	800b8f4 <__sfp_lock_release>
 800ba04:	230c      	movs	r3, #12
 800ba06:	603b      	str	r3, [r7, #0]
 800ba08:	e7ee      	b.n	800b9e8 <__sfp+0x60>
 800ba0a:	bf00      	nop
 800ba0c:	0800d7ac 	.word	0x0800d7ac
 800ba10:	ffff0001 	.word	0xffff0001

0800ba14 <_fwalk_reent>:
 800ba14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba18:	4606      	mov	r6, r0
 800ba1a:	4688      	mov	r8, r1
 800ba1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba20:	2700      	movs	r7, #0
 800ba22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba26:	f1b9 0901 	subs.w	r9, r9, #1
 800ba2a:	d505      	bpl.n	800ba38 <_fwalk_reent+0x24>
 800ba2c:	6824      	ldr	r4, [r4, #0]
 800ba2e:	2c00      	cmp	r4, #0
 800ba30:	d1f7      	bne.n	800ba22 <_fwalk_reent+0xe>
 800ba32:	4638      	mov	r0, r7
 800ba34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba38:	89ab      	ldrh	r3, [r5, #12]
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d907      	bls.n	800ba4e <_fwalk_reent+0x3a>
 800ba3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba42:	3301      	adds	r3, #1
 800ba44:	d003      	beq.n	800ba4e <_fwalk_reent+0x3a>
 800ba46:	4629      	mov	r1, r5
 800ba48:	4630      	mov	r0, r6
 800ba4a:	47c0      	blx	r8
 800ba4c:	4307      	orrs	r7, r0
 800ba4e:	3568      	adds	r5, #104	; 0x68
 800ba50:	e7e9      	b.n	800ba26 <_fwalk_reent+0x12>

0800ba52 <rshift>:
 800ba52:	6903      	ldr	r3, [r0, #16]
 800ba54:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba5c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba60:	f100 0414 	add.w	r4, r0, #20
 800ba64:	dd45      	ble.n	800baf2 <rshift+0xa0>
 800ba66:	f011 011f 	ands.w	r1, r1, #31
 800ba6a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba6e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba72:	d10c      	bne.n	800ba8e <rshift+0x3c>
 800ba74:	f100 0710 	add.w	r7, r0, #16
 800ba78:	4629      	mov	r1, r5
 800ba7a:	42b1      	cmp	r1, r6
 800ba7c:	d334      	bcc.n	800bae8 <rshift+0x96>
 800ba7e:	1a9b      	subs	r3, r3, r2
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	1eea      	subs	r2, r5, #3
 800ba84:	4296      	cmp	r6, r2
 800ba86:	bf38      	it	cc
 800ba88:	2300      	movcc	r3, #0
 800ba8a:	4423      	add	r3, r4
 800ba8c:	e015      	b.n	800baba <rshift+0x68>
 800ba8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba92:	f1c1 0820 	rsb	r8, r1, #32
 800ba96:	40cf      	lsrs	r7, r1
 800ba98:	f105 0e04 	add.w	lr, r5, #4
 800ba9c:	46a1      	mov	r9, r4
 800ba9e:	4576      	cmp	r6, lr
 800baa0:	46f4      	mov	ip, lr
 800baa2:	d815      	bhi.n	800bad0 <rshift+0x7e>
 800baa4:	1a9a      	subs	r2, r3, r2
 800baa6:	0092      	lsls	r2, r2, #2
 800baa8:	3a04      	subs	r2, #4
 800baaa:	3501      	adds	r5, #1
 800baac:	42ae      	cmp	r6, r5
 800baae:	bf38      	it	cc
 800bab0:	2200      	movcc	r2, #0
 800bab2:	18a3      	adds	r3, r4, r2
 800bab4:	50a7      	str	r7, [r4, r2]
 800bab6:	b107      	cbz	r7, 800baba <rshift+0x68>
 800bab8:	3304      	adds	r3, #4
 800baba:	1b1a      	subs	r2, r3, r4
 800babc:	42a3      	cmp	r3, r4
 800babe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bac2:	bf08      	it	eq
 800bac4:	2300      	moveq	r3, #0
 800bac6:	6102      	str	r2, [r0, #16]
 800bac8:	bf08      	it	eq
 800baca:	6143      	streq	r3, [r0, #20]
 800bacc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bad0:	f8dc c000 	ldr.w	ip, [ip]
 800bad4:	fa0c fc08 	lsl.w	ip, ip, r8
 800bad8:	ea4c 0707 	orr.w	r7, ip, r7
 800badc:	f849 7b04 	str.w	r7, [r9], #4
 800bae0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bae4:	40cf      	lsrs	r7, r1
 800bae6:	e7da      	b.n	800ba9e <rshift+0x4c>
 800bae8:	f851 cb04 	ldr.w	ip, [r1], #4
 800baec:	f847 cf04 	str.w	ip, [r7, #4]!
 800baf0:	e7c3      	b.n	800ba7a <rshift+0x28>
 800baf2:	4623      	mov	r3, r4
 800baf4:	e7e1      	b.n	800baba <rshift+0x68>

0800baf6 <__hexdig_fun>:
 800baf6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bafa:	2b09      	cmp	r3, #9
 800bafc:	d802      	bhi.n	800bb04 <__hexdig_fun+0xe>
 800bafe:	3820      	subs	r0, #32
 800bb00:	b2c0      	uxtb	r0, r0
 800bb02:	4770      	bx	lr
 800bb04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bb08:	2b05      	cmp	r3, #5
 800bb0a:	d801      	bhi.n	800bb10 <__hexdig_fun+0x1a>
 800bb0c:	3847      	subs	r0, #71	; 0x47
 800bb0e:	e7f7      	b.n	800bb00 <__hexdig_fun+0xa>
 800bb10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bb14:	2b05      	cmp	r3, #5
 800bb16:	d801      	bhi.n	800bb1c <__hexdig_fun+0x26>
 800bb18:	3827      	subs	r0, #39	; 0x27
 800bb1a:	e7f1      	b.n	800bb00 <__hexdig_fun+0xa>
 800bb1c:	2000      	movs	r0, #0
 800bb1e:	4770      	bx	lr

0800bb20 <__gethex>:
 800bb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb24:	ed2d 8b02 	vpush	{d8}
 800bb28:	b089      	sub	sp, #36	; 0x24
 800bb2a:	ee08 0a10 	vmov	s16, r0
 800bb2e:	9304      	str	r3, [sp, #16]
 800bb30:	4bb4      	ldr	r3, [pc, #720]	; (800be04 <__gethex+0x2e4>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	9301      	str	r3, [sp, #4]
 800bb36:	4618      	mov	r0, r3
 800bb38:	468b      	mov	fp, r1
 800bb3a:	4690      	mov	r8, r2
 800bb3c:	f7f4 fb48 	bl	80001d0 <strlen>
 800bb40:	9b01      	ldr	r3, [sp, #4]
 800bb42:	f8db 2000 	ldr.w	r2, [fp]
 800bb46:	4403      	add	r3, r0
 800bb48:	4682      	mov	sl, r0
 800bb4a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bb4e:	9305      	str	r3, [sp, #20]
 800bb50:	1c93      	adds	r3, r2, #2
 800bb52:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bb56:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bb5a:	32fe      	adds	r2, #254	; 0xfe
 800bb5c:	18d1      	adds	r1, r2, r3
 800bb5e:	461f      	mov	r7, r3
 800bb60:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bb64:	9100      	str	r1, [sp, #0]
 800bb66:	2830      	cmp	r0, #48	; 0x30
 800bb68:	d0f8      	beq.n	800bb5c <__gethex+0x3c>
 800bb6a:	f7ff ffc4 	bl	800baf6 <__hexdig_fun>
 800bb6e:	4604      	mov	r4, r0
 800bb70:	2800      	cmp	r0, #0
 800bb72:	d13a      	bne.n	800bbea <__gethex+0xca>
 800bb74:	9901      	ldr	r1, [sp, #4]
 800bb76:	4652      	mov	r2, sl
 800bb78:	4638      	mov	r0, r7
 800bb7a:	f7fd ff92 	bl	8009aa2 <strncmp>
 800bb7e:	4605      	mov	r5, r0
 800bb80:	2800      	cmp	r0, #0
 800bb82:	d168      	bne.n	800bc56 <__gethex+0x136>
 800bb84:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bb88:	eb07 060a 	add.w	r6, r7, sl
 800bb8c:	f7ff ffb3 	bl	800baf6 <__hexdig_fun>
 800bb90:	2800      	cmp	r0, #0
 800bb92:	d062      	beq.n	800bc5a <__gethex+0x13a>
 800bb94:	4633      	mov	r3, r6
 800bb96:	7818      	ldrb	r0, [r3, #0]
 800bb98:	2830      	cmp	r0, #48	; 0x30
 800bb9a:	461f      	mov	r7, r3
 800bb9c:	f103 0301 	add.w	r3, r3, #1
 800bba0:	d0f9      	beq.n	800bb96 <__gethex+0x76>
 800bba2:	f7ff ffa8 	bl	800baf6 <__hexdig_fun>
 800bba6:	2301      	movs	r3, #1
 800bba8:	fab0 f480 	clz	r4, r0
 800bbac:	0964      	lsrs	r4, r4, #5
 800bbae:	4635      	mov	r5, r6
 800bbb0:	9300      	str	r3, [sp, #0]
 800bbb2:	463a      	mov	r2, r7
 800bbb4:	4616      	mov	r6, r2
 800bbb6:	3201      	adds	r2, #1
 800bbb8:	7830      	ldrb	r0, [r6, #0]
 800bbba:	f7ff ff9c 	bl	800baf6 <__hexdig_fun>
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	d1f8      	bne.n	800bbb4 <__gethex+0x94>
 800bbc2:	9901      	ldr	r1, [sp, #4]
 800bbc4:	4652      	mov	r2, sl
 800bbc6:	4630      	mov	r0, r6
 800bbc8:	f7fd ff6b 	bl	8009aa2 <strncmp>
 800bbcc:	b980      	cbnz	r0, 800bbf0 <__gethex+0xd0>
 800bbce:	b94d      	cbnz	r5, 800bbe4 <__gethex+0xc4>
 800bbd0:	eb06 050a 	add.w	r5, r6, sl
 800bbd4:	462a      	mov	r2, r5
 800bbd6:	4616      	mov	r6, r2
 800bbd8:	3201      	adds	r2, #1
 800bbda:	7830      	ldrb	r0, [r6, #0]
 800bbdc:	f7ff ff8b 	bl	800baf6 <__hexdig_fun>
 800bbe0:	2800      	cmp	r0, #0
 800bbe2:	d1f8      	bne.n	800bbd6 <__gethex+0xb6>
 800bbe4:	1bad      	subs	r5, r5, r6
 800bbe6:	00ad      	lsls	r5, r5, #2
 800bbe8:	e004      	b.n	800bbf4 <__gethex+0xd4>
 800bbea:	2400      	movs	r4, #0
 800bbec:	4625      	mov	r5, r4
 800bbee:	e7e0      	b.n	800bbb2 <__gethex+0x92>
 800bbf0:	2d00      	cmp	r5, #0
 800bbf2:	d1f7      	bne.n	800bbe4 <__gethex+0xc4>
 800bbf4:	7833      	ldrb	r3, [r6, #0]
 800bbf6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bbfa:	2b50      	cmp	r3, #80	; 0x50
 800bbfc:	d13b      	bne.n	800bc76 <__gethex+0x156>
 800bbfe:	7873      	ldrb	r3, [r6, #1]
 800bc00:	2b2b      	cmp	r3, #43	; 0x2b
 800bc02:	d02c      	beq.n	800bc5e <__gethex+0x13e>
 800bc04:	2b2d      	cmp	r3, #45	; 0x2d
 800bc06:	d02e      	beq.n	800bc66 <__gethex+0x146>
 800bc08:	1c71      	adds	r1, r6, #1
 800bc0a:	f04f 0900 	mov.w	r9, #0
 800bc0e:	7808      	ldrb	r0, [r1, #0]
 800bc10:	f7ff ff71 	bl	800baf6 <__hexdig_fun>
 800bc14:	1e43      	subs	r3, r0, #1
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	2b18      	cmp	r3, #24
 800bc1a:	d82c      	bhi.n	800bc76 <__gethex+0x156>
 800bc1c:	f1a0 0210 	sub.w	r2, r0, #16
 800bc20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc24:	f7ff ff67 	bl	800baf6 <__hexdig_fun>
 800bc28:	1e43      	subs	r3, r0, #1
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b18      	cmp	r3, #24
 800bc2e:	d91d      	bls.n	800bc6c <__gethex+0x14c>
 800bc30:	f1b9 0f00 	cmp.w	r9, #0
 800bc34:	d000      	beq.n	800bc38 <__gethex+0x118>
 800bc36:	4252      	negs	r2, r2
 800bc38:	4415      	add	r5, r2
 800bc3a:	f8cb 1000 	str.w	r1, [fp]
 800bc3e:	b1e4      	cbz	r4, 800bc7a <__gethex+0x15a>
 800bc40:	9b00      	ldr	r3, [sp, #0]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	bf14      	ite	ne
 800bc46:	2700      	movne	r7, #0
 800bc48:	2706      	moveq	r7, #6
 800bc4a:	4638      	mov	r0, r7
 800bc4c:	b009      	add	sp, #36	; 0x24
 800bc4e:	ecbd 8b02 	vpop	{d8}
 800bc52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc56:	463e      	mov	r6, r7
 800bc58:	4625      	mov	r5, r4
 800bc5a:	2401      	movs	r4, #1
 800bc5c:	e7ca      	b.n	800bbf4 <__gethex+0xd4>
 800bc5e:	f04f 0900 	mov.w	r9, #0
 800bc62:	1cb1      	adds	r1, r6, #2
 800bc64:	e7d3      	b.n	800bc0e <__gethex+0xee>
 800bc66:	f04f 0901 	mov.w	r9, #1
 800bc6a:	e7fa      	b.n	800bc62 <__gethex+0x142>
 800bc6c:	230a      	movs	r3, #10
 800bc6e:	fb03 0202 	mla	r2, r3, r2, r0
 800bc72:	3a10      	subs	r2, #16
 800bc74:	e7d4      	b.n	800bc20 <__gethex+0x100>
 800bc76:	4631      	mov	r1, r6
 800bc78:	e7df      	b.n	800bc3a <__gethex+0x11a>
 800bc7a:	1bf3      	subs	r3, r6, r7
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	4621      	mov	r1, r4
 800bc80:	2b07      	cmp	r3, #7
 800bc82:	dc0b      	bgt.n	800bc9c <__gethex+0x17c>
 800bc84:	ee18 0a10 	vmov	r0, s16
 800bc88:	f000 faf0 	bl	800c26c <_Balloc>
 800bc8c:	4604      	mov	r4, r0
 800bc8e:	b940      	cbnz	r0, 800bca2 <__gethex+0x182>
 800bc90:	4b5d      	ldr	r3, [pc, #372]	; (800be08 <__gethex+0x2e8>)
 800bc92:	4602      	mov	r2, r0
 800bc94:	21de      	movs	r1, #222	; 0xde
 800bc96:	485d      	ldr	r0, [pc, #372]	; (800be0c <__gethex+0x2ec>)
 800bc98:	f001 fa9c 	bl	800d1d4 <__assert_func>
 800bc9c:	3101      	adds	r1, #1
 800bc9e:	105b      	asrs	r3, r3, #1
 800bca0:	e7ee      	b.n	800bc80 <__gethex+0x160>
 800bca2:	f100 0914 	add.w	r9, r0, #20
 800bca6:	f04f 0b00 	mov.w	fp, #0
 800bcaa:	f1ca 0301 	rsb	r3, sl, #1
 800bcae:	f8cd 9008 	str.w	r9, [sp, #8]
 800bcb2:	f8cd b000 	str.w	fp, [sp]
 800bcb6:	9306      	str	r3, [sp, #24]
 800bcb8:	42b7      	cmp	r7, r6
 800bcba:	d340      	bcc.n	800bd3e <__gethex+0x21e>
 800bcbc:	9802      	ldr	r0, [sp, #8]
 800bcbe:	9b00      	ldr	r3, [sp, #0]
 800bcc0:	f840 3b04 	str.w	r3, [r0], #4
 800bcc4:	eba0 0009 	sub.w	r0, r0, r9
 800bcc8:	1080      	asrs	r0, r0, #2
 800bcca:	0146      	lsls	r6, r0, #5
 800bccc:	6120      	str	r0, [r4, #16]
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f000 fbbe 	bl	800c450 <__hi0bits>
 800bcd4:	1a30      	subs	r0, r6, r0
 800bcd6:	f8d8 6000 	ldr.w	r6, [r8]
 800bcda:	42b0      	cmp	r0, r6
 800bcdc:	dd63      	ble.n	800bda6 <__gethex+0x286>
 800bcde:	1b87      	subs	r7, r0, r6
 800bce0:	4639      	mov	r1, r7
 800bce2:	4620      	mov	r0, r4
 800bce4:	f000 ff62 	bl	800cbac <__any_on>
 800bce8:	4682      	mov	sl, r0
 800bcea:	b1a8      	cbz	r0, 800bd18 <__gethex+0x1f8>
 800bcec:	1e7b      	subs	r3, r7, #1
 800bcee:	1159      	asrs	r1, r3, #5
 800bcf0:	f003 021f 	and.w	r2, r3, #31
 800bcf4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bcf8:	f04f 0a01 	mov.w	sl, #1
 800bcfc:	fa0a f202 	lsl.w	r2, sl, r2
 800bd00:	420a      	tst	r2, r1
 800bd02:	d009      	beq.n	800bd18 <__gethex+0x1f8>
 800bd04:	4553      	cmp	r3, sl
 800bd06:	dd05      	ble.n	800bd14 <__gethex+0x1f4>
 800bd08:	1eb9      	subs	r1, r7, #2
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f000 ff4e 	bl	800cbac <__any_on>
 800bd10:	2800      	cmp	r0, #0
 800bd12:	d145      	bne.n	800bda0 <__gethex+0x280>
 800bd14:	f04f 0a02 	mov.w	sl, #2
 800bd18:	4639      	mov	r1, r7
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f7ff fe99 	bl	800ba52 <rshift>
 800bd20:	443d      	add	r5, r7
 800bd22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd26:	42ab      	cmp	r3, r5
 800bd28:	da4c      	bge.n	800bdc4 <__gethex+0x2a4>
 800bd2a:	ee18 0a10 	vmov	r0, s16
 800bd2e:	4621      	mov	r1, r4
 800bd30:	f000 fadc 	bl	800c2ec <_Bfree>
 800bd34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd36:	2300      	movs	r3, #0
 800bd38:	6013      	str	r3, [r2, #0]
 800bd3a:	27a3      	movs	r7, #163	; 0xa3
 800bd3c:	e785      	b.n	800bc4a <__gethex+0x12a>
 800bd3e:	1e73      	subs	r3, r6, #1
 800bd40:	9a05      	ldr	r2, [sp, #20]
 800bd42:	9303      	str	r3, [sp, #12]
 800bd44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d019      	beq.n	800bd80 <__gethex+0x260>
 800bd4c:	f1bb 0f20 	cmp.w	fp, #32
 800bd50:	d107      	bne.n	800bd62 <__gethex+0x242>
 800bd52:	9b02      	ldr	r3, [sp, #8]
 800bd54:	9a00      	ldr	r2, [sp, #0]
 800bd56:	f843 2b04 	str.w	r2, [r3], #4
 800bd5a:	9302      	str	r3, [sp, #8]
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	9300      	str	r3, [sp, #0]
 800bd60:	469b      	mov	fp, r3
 800bd62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bd66:	f7ff fec6 	bl	800baf6 <__hexdig_fun>
 800bd6a:	9b00      	ldr	r3, [sp, #0]
 800bd6c:	f000 000f 	and.w	r0, r0, #15
 800bd70:	fa00 f00b 	lsl.w	r0, r0, fp
 800bd74:	4303      	orrs	r3, r0
 800bd76:	9300      	str	r3, [sp, #0]
 800bd78:	f10b 0b04 	add.w	fp, fp, #4
 800bd7c:	9b03      	ldr	r3, [sp, #12]
 800bd7e:	e00d      	b.n	800bd9c <__gethex+0x27c>
 800bd80:	9b03      	ldr	r3, [sp, #12]
 800bd82:	9a06      	ldr	r2, [sp, #24]
 800bd84:	4413      	add	r3, r2
 800bd86:	42bb      	cmp	r3, r7
 800bd88:	d3e0      	bcc.n	800bd4c <__gethex+0x22c>
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	9901      	ldr	r1, [sp, #4]
 800bd8e:	9307      	str	r3, [sp, #28]
 800bd90:	4652      	mov	r2, sl
 800bd92:	f7fd fe86 	bl	8009aa2 <strncmp>
 800bd96:	9b07      	ldr	r3, [sp, #28]
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	d1d7      	bne.n	800bd4c <__gethex+0x22c>
 800bd9c:	461e      	mov	r6, r3
 800bd9e:	e78b      	b.n	800bcb8 <__gethex+0x198>
 800bda0:	f04f 0a03 	mov.w	sl, #3
 800bda4:	e7b8      	b.n	800bd18 <__gethex+0x1f8>
 800bda6:	da0a      	bge.n	800bdbe <__gethex+0x29e>
 800bda8:	1a37      	subs	r7, r6, r0
 800bdaa:	4621      	mov	r1, r4
 800bdac:	ee18 0a10 	vmov	r0, s16
 800bdb0:	463a      	mov	r2, r7
 800bdb2:	f000 fcb7 	bl	800c724 <__lshift>
 800bdb6:	1bed      	subs	r5, r5, r7
 800bdb8:	4604      	mov	r4, r0
 800bdba:	f100 0914 	add.w	r9, r0, #20
 800bdbe:	f04f 0a00 	mov.w	sl, #0
 800bdc2:	e7ae      	b.n	800bd22 <__gethex+0x202>
 800bdc4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bdc8:	42a8      	cmp	r0, r5
 800bdca:	dd72      	ble.n	800beb2 <__gethex+0x392>
 800bdcc:	1b45      	subs	r5, r0, r5
 800bdce:	42ae      	cmp	r6, r5
 800bdd0:	dc36      	bgt.n	800be40 <__gethex+0x320>
 800bdd2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdd6:	2b02      	cmp	r3, #2
 800bdd8:	d02a      	beq.n	800be30 <__gethex+0x310>
 800bdda:	2b03      	cmp	r3, #3
 800bddc:	d02c      	beq.n	800be38 <__gethex+0x318>
 800bdde:	2b01      	cmp	r3, #1
 800bde0:	d11c      	bne.n	800be1c <__gethex+0x2fc>
 800bde2:	42ae      	cmp	r6, r5
 800bde4:	d11a      	bne.n	800be1c <__gethex+0x2fc>
 800bde6:	2e01      	cmp	r6, #1
 800bde8:	d112      	bne.n	800be10 <__gethex+0x2f0>
 800bdea:	9a04      	ldr	r2, [sp, #16]
 800bdec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bdf0:	6013      	str	r3, [r2, #0]
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	6123      	str	r3, [r4, #16]
 800bdf6:	f8c9 3000 	str.w	r3, [r9]
 800bdfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bdfc:	2762      	movs	r7, #98	; 0x62
 800bdfe:	601c      	str	r4, [r3, #0]
 800be00:	e723      	b.n	800bc4a <__gethex+0x12a>
 800be02:	bf00      	nop
 800be04:	0800da9c 	.word	0x0800da9c
 800be08:	0800d9c0 	.word	0x0800d9c0
 800be0c:	0800da34 	.word	0x0800da34
 800be10:	1e71      	subs	r1, r6, #1
 800be12:	4620      	mov	r0, r4
 800be14:	f000 feca 	bl	800cbac <__any_on>
 800be18:	2800      	cmp	r0, #0
 800be1a:	d1e6      	bne.n	800bdea <__gethex+0x2ca>
 800be1c:	ee18 0a10 	vmov	r0, s16
 800be20:	4621      	mov	r1, r4
 800be22:	f000 fa63 	bl	800c2ec <_Bfree>
 800be26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800be28:	2300      	movs	r3, #0
 800be2a:	6013      	str	r3, [r2, #0]
 800be2c:	2750      	movs	r7, #80	; 0x50
 800be2e:	e70c      	b.n	800bc4a <__gethex+0x12a>
 800be30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be32:	2b00      	cmp	r3, #0
 800be34:	d1f2      	bne.n	800be1c <__gethex+0x2fc>
 800be36:	e7d8      	b.n	800bdea <__gethex+0x2ca>
 800be38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d1d5      	bne.n	800bdea <__gethex+0x2ca>
 800be3e:	e7ed      	b.n	800be1c <__gethex+0x2fc>
 800be40:	1e6f      	subs	r7, r5, #1
 800be42:	f1ba 0f00 	cmp.w	sl, #0
 800be46:	d131      	bne.n	800beac <__gethex+0x38c>
 800be48:	b127      	cbz	r7, 800be54 <__gethex+0x334>
 800be4a:	4639      	mov	r1, r7
 800be4c:	4620      	mov	r0, r4
 800be4e:	f000 fead 	bl	800cbac <__any_on>
 800be52:	4682      	mov	sl, r0
 800be54:	117b      	asrs	r3, r7, #5
 800be56:	2101      	movs	r1, #1
 800be58:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800be5c:	f007 071f 	and.w	r7, r7, #31
 800be60:	fa01 f707 	lsl.w	r7, r1, r7
 800be64:	421f      	tst	r7, r3
 800be66:	4629      	mov	r1, r5
 800be68:	4620      	mov	r0, r4
 800be6a:	bf18      	it	ne
 800be6c:	f04a 0a02 	orrne.w	sl, sl, #2
 800be70:	1b76      	subs	r6, r6, r5
 800be72:	f7ff fdee 	bl	800ba52 <rshift>
 800be76:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800be7a:	2702      	movs	r7, #2
 800be7c:	f1ba 0f00 	cmp.w	sl, #0
 800be80:	d048      	beq.n	800bf14 <__gethex+0x3f4>
 800be82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be86:	2b02      	cmp	r3, #2
 800be88:	d015      	beq.n	800beb6 <__gethex+0x396>
 800be8a:	2b03      	cmp	r3, #3
 800be8c:	d017      	beq.n	800bebe <__gethex+0x39e>
 800be8e:	2b01      	cmp	r3, #1
 800be90:	d109      	bne.n	800bea6 <__gethex+0x386>
 800be92:	f01a 0f02 	tst.w	sl, #2
 800be96:	d006      	beq.n	800bea6 <__gethex+0x386>
 800be98:	f8d9 0000 	ldr.w	r0, [r9]
 800be9c:	ea4a 0a00 	orr.w	sl, sl, r0
 800bea0:	f01a 0f01 	tst.w	sl, #1
 800bea4:	d10e      	bne.n	800bec4 <__gethex+0x3a4>
 800bea6:	f047 0710 	orr.w	r7, r7, #16
 800beaa:	e033      	b.n	800bf14 <__gethex+0x3f4>
 800beac:	f04f 0a01 	mov.w	sl, #1
 800beb0:	e7d0      	b.n	800be54 <__gethex+0x334>
 800beb2:	2701      	movs	r7, #1
 800beb4:	e7e2      	b.n	800be7c <__gethex+0x35c>
 800beb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800beb8:	f1c3 0301 	rsb	r3, r3, #1
 800bebc:	9315      	str	r3, [sp, #84]	; 0x54
 800bebe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d0f0      	beq.n	800bea6 <__gethex+0x386>
 800bec4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bec8:	f104 0314 	add.w	r3, r4, #20
 800becc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bed0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bed4:	f04f 0c00 	mov.w	ip, #0
 800bed8:	4618      	mov	r0, r3
 800beda:	f853 2b04 	ldr.w	r2, [r3], #4
 800bede:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bee2:	d01c      	beq.n	800bf1e <__gethex+0x3fe>
 800bee4:	3201      	adds	r2, #1
 800bee6:	6002      	str	r2, [r0, #0]
 800bee8:	2f02      	cmp	r7, #2
 800beea:	f104 0314 	add.w	r3, r4, #20
 800beee:	d13f      	bne.n	800bf70 <__gethex+0x450>
 800bef0:	f8d8 2000 	ldr.w	r2, [r8]
 800bef4:	3a01      	subs	r2, #1
 800bef6:	42b2      	cmp	r2, r6
 800bef8:	d10a      	bne.n	800bf10 <__gethex+0x3f0>
 800befa:	1171      	asrs	r1, r6, #5
 800befc:	2201      	movs	r2, #1
 800befe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bf02:	f006 061f 	and.w	r6, r6, #31
 800bf06:	fa02 f606 	lsl.w	r6, r2, r6
 800bf0a:	421e      	tst	r6, r3
 800bf0c:	bf18      	it	ne
 800bf0e:	4617      	movne	r7, r2
 800bf10:	f047 0720 	orr.w	r7, r7, #32
 800bf14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf16:	601c      	str	r4, [r3, #0]
 800bf18:	9b04      	ldr	r3, [sp, #16]
 800bf1a:	601d      	str	r5, [r3, #0]
 800bf1c:	e695      	b.n	800bc4a <__gethex+0x12a>
 800bf1e:	4299      	cmp	r1, r3
 800bf20:	f843 cc04 	str.w	ip, [r3, #-4]
 800bf24:	d8d8      	bhi.n	800bed8 <__gethex+0x3b8>
 800bf26:	68a3      	ldr	r3, [r4, #8]
 800bf28:	459b      	cmp	fp, r3
 800bf2a:	db19      	blt.n	800bf60 <__gethex+0x440>
 800bf2c:	6861      	ldr	r1, [r4, #4]
 800bf2e:	ee18 0a10 	vmov	r0, s16
 800bf32:	3101      	adds	r1, #1
 800bf34:	f000 f99a 	bl	800c26c <_Balloc>
 800bf38:	4681      	mov	r9, r0
 800bf3a:	b918      	cbnz	r0, 800bf44 <__gethex+0x424>
 800bf3c:	4b1a      	ldr	r3, [pc, #104]	; (800bfa8 <__gethex+0x488>)
 800bf3e:	4602      	mov	r2, r0
 800bf40:	2184      	movs	r1, #132	; 0x84
 800bf42:	e6a8      	b.n	800bc96 <__gethex+0x176>
 800bf44:	6922      	ldr	r2, [r4, #16]
 800bf46:	3202      	adds	r2, #2
 800bf48:	f104 010c 	add.w	r1, r4, #12
 800bf4c:	0092      	lsls	r2, r2, #2
 800bf4e:	300c      	adds	r0, #12
 800bf50:	f7fc fdbe 	bl	8008ad0 <memcpy>
 800bf54:	4621      	mov	r1, r4
 800bf56:	ee18 0a10 	vmov	r0, s16
 800bf5a:	f000 f9c7 	bl	800c2ec <_Bfree>
 800bf5e:	464c      	mov	r4, r9
 800bf60:	6923      	ldr	r3, [r4, #16]
 800bf62:	1c5a      	adds	r2, r3, #1
 800bf64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf68:	6122      	str	r2, [r4, #16]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	615a      	str	r2, [r3, #20]
 800bf6e:	e7bb      	b.n	800bee8 <__gethex+0x3c8>
 800bf70:	6922      	ldr	r2, [r4, #16]
 800bf72:	455a      	cmp	r2, fp
 800bf74:	dd0b      	ble.n	800bf8e <__gethex+0x46e>
 800bf76:	2101      	movs	r1, #1
 800bf78:	4620      	mov	r0, r4
 800bf7a:	f7ff fd6a 	bl	800ba52 <rshift>
 800bf7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf82:	3501      	adds	r5, #1
 800bf84:	42ab      	cmp	r3, r5
 800bf86:	f6ff aed0 	blt.w	800bd2a <__gethex+0x20a>
 800bf8a:	2701      	movs	r7, #1
 800bf8c:	e7c0      	b.n	800bf10 <__gethex+0x3f0>
 800bf8e:	f016 061f 	ands.w	r6, r6, #31
 800bf92:	d0fa      	beq.n	800bf8a <__gethex+0x46a>
 800bf94:	4453      	add	r3, sl
 800bf96:	f1c6 0620 	rsb	r6, r6, #32
 800bf9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf9e:	f000 fa57 	bl	800c450 <__hi0bits>
 800bfa2:	42b0      	cmp	r0, r6
 800bfa4:	dbe7      	blt.n	800bf76 <__gethex+0x456>
 800bfa6:	e7f0      	b.n	800bf8a <__gethex+0x46a>
 800bfa8:	0800d9c0 	.word	0x0800d9c0

0800bfac <L_shift>:
 800bfac:	f1c2 0208 	rsb	r2, r2, #8
 800bfb0:	0092      	lsls	r2, r2, #2
 800bfb2:	b570      	push	{r4, r5, r6, lr}
 800bfb4:	f1c2 0620 	rsb	r6, r2, #32
 800bfb8:	6843      	ldr	r3, [r0, #4]
 800bfba:	6804      	ldr	r4, [r0, #0]
 800bfbc:	fa03 f506 	lsl.w	r5, r3, r6
 800bfc0:	432c      	orrs	r4, r5
 800bfc2:	40d3      	lsrs	r3, r2
 800bfc4:	6004      	str	r4, [r0, #0]
 800bfc6:	f840 3f04 	str.w	r3, [r0, #4]!
 800bfca:	4288      	cmp	r0, r1
 800bfcc:	d3f4      	bcc.n	800bfb8 <L_shift+0xc>
 800bfce:	bd70      	pop	{r4, r5, r6, pc}

0800bfd0 <__match>:
 800bfd0:	b530      	push	{r4, r5, lr}
 800bfd2:	6803      	ldr	r3, [r0, #0]
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfda:	b914      	cbnz	r4, 800bfe2 <__match+0x12>
 800bfdc:	6003      	str	r3, [r0, #0]
 800bfde:	2001      	movs	r0, #1
 800bfe0:	bd30      	pop	{r4, r5, pc}
 800bfe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfe6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bfea:	2d19      	cmp	r5, #25
 800bfec:	bf98      	it	ls
 800bfee:	3220      	addls	r2, #32
 800bff0:	42a2      	cmp	r2, r4
 800bff2:	d0f0      	beq.n	800bfd6 <__match+0x6>
 800bff4:	2000      	movs	r0, #0
 800bff6:	e7f3      	b.n	800bfe0 <__match+0x10>

0800bff8 <__hexnan>:
 800bff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffc:	680b      	ldr	r3, [r1, #0]
 800bffe:	115e      	asrs	r6, r3, #5
 800c000:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c004:	f013 031f 	ands.w	r3, r3, #31
 800c008:	b087      	sub	sp, #28
 800c00a:	bf18      	it	ne
 800c00c:	3604      	addne	r6, #4
 800c00e:	2500      	movs	r5, #0
 800c010:	1f37      	subs	r7, r6, #4
 800c012:	4690      	mov	r8, r2
 800c014:	6802      	ldr	r2, [r0, #0]
 800c016:	9301      	str	r3, [sp, #4]
 800c018:	4682      	mov	sl, r0
 800c01a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c01e:	46b9      	mov	r9, r7
 800c020:	463c      	mov	r4, r7
 800c022:	9502      	str	r5, [sp, #8]
 800c024:	46ab      	mov	fp, r5
 800c026:	7851      	ldrb	r1, [r2, #1]
 800c028:	1c53      	adds	r3, r2, #1
 800c02a:	9303      	str	r3, [sp, #12]
 800c02c:	b341      	cbz	r1, 800c080 <__hexnan+0x88>
 800c02e:	4608      	mov	r0, r1
 800c030:	9205      	str	r2, [sp, #20]
 800c032:	9104      	str	r1, [sp, #16]
 800c034:	f7ff fd5f 	bl	800baf6 <__hexdig_fun>
 800c038:	2800      	cmp	r0, #0
 800c03a:	d14f      	bne.n	800c0dc <__hexnan+0xe4>
 800c03c:	9904      	ldr	r1, [sp, #16]
 800c03e:	9a05      	ldr	r2, [sp, #20]
 800c040:	2920      	cmp	r1, #32
 800c042:	d818      	bhi.n	800c076 <__hexnan+0x7e>
 800c044:	9b02      	ldr	r3, [sp, #8]
 800c046:	459b      	cmp	fp, r3
 800c048:	dd13      	ble.n	800c072 <__hexnan+0x7a>
 800c04a:	454c      	cmp	r4, r9
 800c04c:	d206      	bcs.n	800c05c <__hexnan+0x64>
 800c04e:	2d07      	cmp	r5, #7
 800c050:	dc04      	bgt.n	800c05c <__hexnan+0x64>
 800c052:	462a      	mov	r2, r5
 800c054:	4649      	mov	r1, r9
 800c056:	4620      	mov	r0, r4
 800c058:	f7ff ffa8 	bl	800bfac <L_shift>
 800c05c:	4544      	cmp	r4, r8
 800c05e:	d950      	bls.n	800c102 <__hexnan+0x10a>
 800c060:	2300      	movs	r3, #0
 800c062:	f1a4 0904 	sub.w	r9, r4, #4
 800c066:	f844 3c04 	str.w	r3, [r4, #-4]
 800c06a:	f8cd b008 	str.w	fp, [sp, #8]
 800c06e:	464c      	mov	r4, r9
 800c070:	461d      	mov	r5, r3
 800c072:	9a03      	ldr	r2, [sp, #12]
 800c074:	e7d7      	b.n	800c026 <__hexnan+0x2e>
 800c076:	2929      	cmp	r1, #41	; 0x29
 800c078:	d156      	bne.n	800c128 <__hexnan+0x130>
 800c07a:	3202      	adds	r2, #2
 800c07c:	f8ca 2000 	str.w	r2, [sl]
 800c080:	f1bb 0f00 	cmp.w	fp, #0
 800c084:	d050      	beq.n	800c128 <__hexnan+0x130>
 800c086:	454c      	cmp	r4, r9
 800c088:	d206      	bcs.n	800c098 <__hexnan+0xa0>
 800c08a:	2d07      	cmp	r5, #7
 800c08c:	dc04      	bgt.n	800c098 <__hexnan+0xa0>
 800c08e:	462a      	mov	r2, r5
 800c090:	4649      	mov	r1, r9
 800c092:	4620      	mov	r0, r4
 800c094:	f7ff ff8a 	bl	800bfac <L_shift>
 800c098:	4544      	cmp	r4, r8
 800c09a:	d934      	bls.n	800c106 <__hexnan+0x10e>
 800c09c:	f1a8 0204 	sub.w	r2, r8, #4
 800c0a0:	4623      	mov	r3, r4
 800c0a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800c0a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800c0aa:	429f      	cmp	r7, r3
 800c0ac:	d2f9      	bcs.n	800c0a2 <__hexnan+0xaa>
 800c0ae:	1b3b      	subs	r3, r7, r4
 800c0b0:	f023 0303 	bic.w	r3, r3, #3
 800c0b4:	3304      	adds	r3, #4
 800c0b6:	3401      	adds	r4, #1
 800c0b8:	3e03      	subs	r6, #3
 800c0ba:	42b4      	cmp	r4, r6
 800c0bc:	bf88      	it	hi
 800c0be:	2304      	movhi	r3, #4
 800c0c0:	4443      	add	r3, r8
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f843 2b04 	str.w	r2, [r3], #4
 800c0c8:	429f      	cmp	r7, r3
 800c0ca:	d2fb      	bcs.n	800c0c4 <__hexnan+0xcc>
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	b91b      	cbnz	r3, 800c0d8 <__hexnan+0xe0>
 800c0d0:	4547      	cmp	r7, r8
 800c0d2:	d127      	bne.n	800c124 <__hexnan+0x12c>
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	603b      	str	r3, [r7, #0]
 800c0d8:	2005      	movs	r0, #5
 800c0da:	e026      	b.n	800c12a <__hexnan+0x132>
 800c0dc:	3501      	adds	r5, #1
 800c0de:	2d08      	cmp	r5, #8
 800c0e0:	f10b 0b01 	add.w	fp, fp, #1
 800c0e4:	dd06      	ble.n	800c0f4 <__hexnan+0xfc>
 800c0e6:	4544      	cmp	r4, r8
 800c0e8:	d9c3      	bls.n	800c072 <__hexnan+0x7a>
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	f844 3c04 	str.w	r3, [r4, #-4]
 800c0f0:	2501      	movs	r5, #1
 800c0f2:	3c04      	subs	r4, #4
 800c0f4:	6822      	ldr	r2, [r4, #0]
 800c0f6:	f000 000f 	and.w	r0, r0, #15
 800c0fa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c0fe:	6022      	str	r2, [r4, #0]
 800c100:	e7b7      	b.n	800c072 <__hexnan+0x7a>
 800c102:	2508      	movs	r5, #8
 800c104:	e7b5      	b.n	800c072 <__hexnan+0x7a>
 800c106:	9b01      	ldr	r3, [sp, #4]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d0df      	beq.n	800c0cc <__hexnan+0xd4>
 800c10c:	f04f 32ff 	mov.w	r2, #4294967295
 800c110:	f1c3 0320 	rsb	r3, r3, #32
 800c114:	fa22 f303 	lsr.w	r3, r2, r3
 800c118:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c11c:	401a      	ands	r2, r3
 800c11e:	f846 2c04 	str.w	r2, [r6, #-4]
 800c122:	e7d3      	b.n	800c0cc <__hexnan+0xd4>
 800c124:	3f04      	subs	r7, #4
 800c126:	e7d1      	b.n	800c0cc <__hexnan+0xd4>
 800c128:	2004      	movs	r0, #4
 800c12a:	b007      	add	sp, #28
 800c12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c130 <_localeconv_r>:
 800c130:	4800      	ldr	r0, [pc, #0]	; (800c134 <_localeconv_r+0x4>)
 800c132:	4770      	bx	lr
 800c134:	2000016c 	.word	0x2000016c

0800c138 <__retarget_lock_init_recursive>:
 800c138:	4770      	bx	lr

0800c13a <__retarget_lock_acquire_recursive>:
 800c13a:	4770      	bx	lr

0800c13c <__retarget_lock_release_recursive>:
 800c13c:	4770      	bx	lr
	...

0800c140 <_lseek_r>:
 800c140:	b538      	push	{r3, r4, r5, lr}
 800c142:	4d07      	ldr	r5, [pc, #28]	; (800c160 <_lseek_r+0x20>)
 800c144:	4604      	mov	r4, r0
 800c146:	4608      	mov	r0, r1
 800c148:	4611      	mov	r1, r2
 800c14a:	2200      	movs	r2, #0
 800c14c:	602a      	str	r2, [r5, #0]
 800c14e:	461a      	mov	r2, r3
 800c150:	f7f6 fb86 	bl	8002860 <_lseek>
 800c154:	1c43      	adds	r3, r0, #1
 800c156:	d102      	bne.n	800c15e <_lseek_r+0x1e>
 800c158:	682b      	ldr	r3, [r5, #0]
 800c15a:	b103      	cbz	r3, 800c15e <_lseek_r+0x1e>
 800c15c:	6023      	str	r3, [r4, #0]
 800c15e:	bd38      	pop	{r3, r4, r5, pc}
 800c160:	20014370 	.word	0x20014370

0800c164 <__swhatbuf_r>:
 800c164:	b570      	push	{r4, r5, r6, lr}
 800c166:	460e      	mov	r6, r1
 800c168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c16c:	2900      	cmp	r1, #0
 800c16e:	b096      	sub	sp, #88	; 0x58
 800c170:	4614      	mov	r4, r2
 800c172:	461d      	mov	r5, r3
 800c174:	da08      	bge.n	800c188 <__swhatbuf_r+0x24>
 800c176:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	602a      	str	r2, [r5, #0]
 800c17e:	061a      	lsls	r2, r3, #24
 800c180:	d410      	bmi.n	800c1a4 <__swhatbuf_r+0x40>
 800c182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c186:	e00e      	b.n	800c1a6 <__swhatbuf_r+0x42>
 800c188:	466a      	mov	r2, sp
 800c18a:	f001 f853 	bl	800d234 <_fstat_r>
 800c18e:	2800      	cmp	r0, #0
 800c190:	dbf1      	blt.n	800c176 <__swhatbuf_r+0x12>
 800c192:	9a01      	ldr	r2, [sp, #4]
 800c194:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c198:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c19c:	425a      	negs	r2, r3
 800c19e:	415a      	adcs	r2, r3
 800c1a0:	602a      	str	r2, [r5, #0]
 800c1a2:	e7ee      	b.n	800c182 <__swhatbuf_r+0x1e>
 800c1a4:	2340      	movs	r3, #64	; 0x40
 800c1a6:	2000      	movs	r0, #0
 800c1a8:	6023      	str	r3, [r4, #0]
 800c1aa:	b016      	add	sp, #88	; 0x58
 800c1ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1b0 <__smakebuf_r>:
 800c1b0:	898b      	ldrh	r3, [r1, #12]
 800c1b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c1b4:	079d      	lsls	r5, r3, #30
 800c1b6:	4606      	mov	r6, r0
 800c1b8:	460c      	mov	r4, r1
 800c1ba:	d507      	bpl.n	800c1cc <__smakebuf_r+0x1c>
 800c1bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c1c0:	6023      	str	r3, [r4, #0]
 800c1c2:	6123      	str	r3, [r4, #16]
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	6163      	str	r3, [r4, #20]
 800c1c8:	b002      	add	sp, #8
 800c1ca:	bd70      	pop	{r4, r5, r6, pc}
 800c1cc:	ab01      	add	r3, sp, #4
 800c1ce:	466a      	mov	r2, sp
 800c1d0:	f7ff ffc8 	bl	800c164 <__swhatbuf_r>
 800c1d4:	9900      	ldr	r1, [sp, #0]
 800c1d6:	4605      	mov	r5, r0
 800c1d8:	4630      	mov	r0, r6
 800c1da:	f7fc fcfb 	bl	8008bd4 <_malloc_r>
 800c1de:	b948      	cbnz	r0, 800c1f4 <__smakebuf_r+0x44>
 800c1e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1e4:	059a      	lsls	r2, r3, #22
 800c1e6:	d4ef      	bmi.n	800c1c8 <__smakebuf_r+0x18>
 800c1e8:	f023 0303 	bic.w	r3, r3, #3
 800c1ec:	f043 0302 	orr.w	r3, r3, #2
 800c1f0:	81a3      	strh	r3, [r4, #12]
 800c1f2:	e7e3      	b.n	800c1bc <__smakebuf_r+0xc>
 800c1f4:	4b0d      	ldr	r3, [pc, #52]	; (800c22c <__smakebuf_r+0x7c>)
 800c1f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c1f8:	89a3      	ldrh	r3, [r4, #12]
 800c1fa:	6020      	str	r0, [r4, #0]
 800c1fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c200:	81a3      	strh	r3, [r4, #12]
 800c202:	9b00      	ldr	r3, [sp, #0]
 800c204:	6163      	str	r3, [r4, #20]
 800c206:	9b01      	ldr	r3, [sp, #4]
 800c208:	6120      	str	r0, [r4, #16]
 800c20a:	b15b      	cbz	r3, 800c224 <__smakebuf_r+0x74>
 800c20c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c210:	4630      	mov	r0, r6
 800c212:	f001 f821 	bl	800d258 <_isatty_r>
 800c216:	b128      	cbz	r0, 800c224 <__smakebuf_r+0x74>
 800c218:	89a3      	ldrh	r3, [r4, #12]
 800c21a:	f023 0303 	bic.w	r3, r3, #3
 800c21e:	f043 0301 	orr.w	r3, r3, #1
 800c222:	81a3      	strh	r3, [r4, #12]
 800c224:	89a0      	ldrh	r0, [r4, #12]
 800c226:	4305      	orrs	r5, r0
 800c228:	81a5      	strh	r5, [r4, #12]
 800c22a:	e7cd      	b.n	800c1c8 <__smakebuf_r+0x18>
 800c22c:	0800b8b1 	.word	0x0800b8b1

0800c230 <__ascii_mbtowc>:
 800c230:	b082      	sub	sp, #8
 800c232:	b901      	cbnz	r1, 800c236 <__ascii_mbtowc+0x6>
 800c234:	a901      	add	r1, sp, #4
 800c236:	b142      	cbz	r2, 800c24a <__ascii_mbtowc+0x1a>
 800c238:	b14b      	cbz	r3, 800c24e <__ascii_mbtowc+0x1e>
 800c23a:	7813      	ldrb	r3, [r2, #0]
 800c23c:	600b      	str	r3, [r1, #0]
 800c23e:	7812      	ldrb	r2, [r2, #0]
 800c240:	1e10      	subs	r0, r2, #0
 800c242:	bf18      	it	ne
 800c244:	2001      	movne	r0, #1
 800c246:	b002      	add	sp, #8
 800c248:	4770      	bx	lr
 800c24a:	4610      	mov	r0, r2
 800c24c:	e7fb      	b.n	800c246 <__ascii_mbtowc+0x16>
 800c24e:	f06f 0001 	mvn.w	r0, #1
 800c252:	e7f8      	b.n	800c246 <__ascii_mbtowc+0x16>

0800c254 <__malloc_lock>:
 800c254:	4801      	ldr	r0, [pc, #4]	; (800c25c <__malloc_lock+0x8>)
 800c256:	f7ff bf70 	b.w	800c13a <__retarget_lock_acquire_recursive>
 800c25a:	bf00      	nop
 800c25c:	2001436c 	.word	0x2001436c

0800c260 <__malloc_unlock>:
 800c260:	4801      	ldr	r0, [pc, #4]	; (800c268 <__malloc_unlock+0x8>)
 800c262:	f7ff bf6b 	b.w	800c13c <__retarget_lock_release_recursive>
 800c266:	bf00      	nop
 800c268:	2001436c 	.word	0x2001436c

0800c26c <_Balloc>:
 800c26c:	b570      	push	{r4, r5, r6, lr}
 800c26e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c270:	4604      	mov	r4, r0
 800c272:	460d      	mov	r5, r1
 800c274:	b976      	cbnz	r6, 800c294 <_Balloc+0x28>
 800c276:	2010      	movs	r0, #16
 800c278:	f7fc fc22 	bl	8008ac0 <malloc>
 800c27c:	4602      	mov	r2, r0
 800c27e:	6260      	str	r0, [r4, #36]	; 0x24
 800c280:	b920      	cbnz	r0, 800c28c <_Balloc+0x20>
 800c282:	4b18      	ldr	r3, [pc, #96]	; (800c2e4 <_Balloc+0x78>)
 800c284:	4818      	ldr	r0, [pc, #96]	; (800c2e8 <_Balloc+0x7c>)
 800c286:	2166      	movs	r1, #102	; 0x66
 800c288:	f000 ffa4 	bl	800d1d4 <__assert_func>
 800c28c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c290:	6006      	str	r6, [r0, #0]
 800c292:	60c6      	str	r6, [r0, #12]
 800c294:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c296:	68f3      	ldr	r3, [r6, #12]
 800c298:	b183      	cbz	r3, 800c2bc <_Balloc+0x50>
 800c29a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c29c:	68db      	ldr	r3, [r3, #12]
 800c29e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c2a2:	b9b8      	cbnz	r0, 800c2d4 <_Balloc+0x68>
 800c2a4:	2101      	movs	r1, #1
 800c2a6:	fa01 f605 	lsl.w	r6, r1, r5
 800c2aa:	1d72      	adds	r2, r6, #5
 800c2ac:	0092      	lsls	r2, r2, #2
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	f000 fc9d 	bl	800cbee <_calloc_r>
 800c2b4:	b160      	cbz	r0, 800c2d0 <_Balloc+0x64>
 800c2b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c2ba:	e00e      	b.n	800c2da <_Balloc+0x6e>
 800c2bc:	2221      	movs	r2, #33	; 0x21
 800c2be:	2104      	movs	r1, #4
 800c2c0:	4620      	mov	r0, r4
 800c2c2:	f000 fc94 	bl	800cbee <_calloc_r>
 800c2c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c2c8:	60f0      	str	r0, [r6, #12]
 800c2ca:	68db      	ldr	r3, [r3, #12]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d1e4      	bne.n	800c29a <_Balloc+0x2e>
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	bd70      	pop	{r4, r5, r6, pc}
 800c2d4:	6802      	ldr	r2, [r0, #0]
 800c2d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2da:	2300      	movs	r3, #0
 800c2dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2e0:	e7f7      	b.n	800c2d2 <_Balloc+0x66>
 800c2e2:	bf00      	nop
 800c2e4:	0800d94e 	.word	0x0800d94e
 800c2e8:	0800dab0 	.word	0x0800dab0

0800c2ec <_Bfree>:
 800c2ec:	b570      	push	{r4, r5, r6, lr}
 800c2ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c2f0:	4605      	mov	r5, r0
 800c2f2:	460c      	mov	r4, r1
 800c2f4:	b976      	cbnz	r6, 800c314 <_Bfree+0x28>
 800c2f6:	2010      	movs	r0, #16
 800c2f8:	f7fc fbe2 	bl	8008ac0 <malloc>
 800c2fc:	4602      	mov	r2, r0
 800c2fe:	6268      	str	r0, [r5, #36]	; 0x24
 800c300:	b920      	cbnz	r0, 800c30c <_Bfree+0x20>
 800c302:	4b09      	ldr	r3, [pc, #36]	; (800c328 <_Bfree+0x3c>)
 800c304:	4809      	ldr	r0, [pc, #36]	; (800c32c <_Bfree+0x40>)
 800c306:	218a      	movs	r1, #138	; 0x8a
 800c308:	f000 ff64 	bl	800d1d4 <__assert_func>
 800c30c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c310:	6006      	str	r6, [r0, #0]
 800c312:	60c6      	str	r6, [r0, #12]
 800c314:	b13c      	cbz	r4, 800c326 <_Bfree+0x3a>
 800c316:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c318:	6862      	ldr	r2, [r4, #4]
 800c31a:	68db      	ldr	r3, [r3, #12]
 800c31c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c320:	6021      	str	r1, [r4, #0]
 800c322:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c326:	bd70      	pop	{r4, r5, r6, pc}
 800c328:	0800d94e 	.word	0x0800d94e
 800c32c:	0800dab0 	.word	0x0800dab0

0800c330 <__multadd>:
 800c330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c334:	690d      	ldr	r5, [r1, #16]
 800c336:	4607      	mov	r7, r0
 800c338:	460c      	mov	r4, r1
 800c33a:	461e      	mov	r6, r3
 800c33c:	f101 0c14 	add.w	ip, r1, #20
 800c340:	2000      	movs	r0, #0
 800c342:	f8dc 3000 	ldr.w	r3, [ip]
 800c346:	b299      	uxth	r1, r3
 800c348:	fb02 6101 	mla	r1, r2, r1, r6
 800c34c:	0c1e      	lsrs	r6, r3, #16
 800c34e:	0c0b      	lsrs	r3, r1, #16
 800c350:	fb02 3306 	mla	r3, r2, r6, r3
 800c354:	b289      	uxth	r1, r1
 800c356:	3001      	adds	r0, #1
 800c358:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c35c:	4285      	cmp	r5, r0
 800c35e:	f84c 1b04 	str.w	r1, [ip], #4
 800c362:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c366:	dcec      	bgt.n	800c342 <__multadd+0x12>
 800c368:	b30e      	cbz	r6, 800c3ae <__multadd+0x7e>
 800c36a:	68a3      	ldr	r3, [r4, #8]
 800c36c:	42ab      	cmp	r3, r5
 800c36e:	dc19      	bgt.n	800c3a4 <__multadd+0x74>
 800c370:	6861      	ldr	r1, [r4, #4]
 800c372:	4638      	mov	r0, r7
 800c374:	3101      	adds	r1, #1
 800c376:	f7ff ff79 	bl	800c26c <_Balloc>
 800c37a:	4680      	mov	r8, r0
 800c37c:	b928      	cbnz	r0, 800c38a <__multadd+0x5a>
 800c37e:	4602      	mov	r2, r0
 800c380:	4b0c      	ldr	r3, [pc, #48]	; (800c3b4 <__multadd+0x84>)
 800c382:	480d      	ldr	r0, [pc, #52]	; (800c3b8 <__multadd+0x88>)
 800c384:	21b5      	movs	r1, #181	; 0xb5
 800c386:	f000 ff25 	bl	800d1d4 <__assert_func>
 800c38a:	6922      	ldr	r2, [r4, #16]
 800c38c:	3202      	adds	r2, #2
 800c38e:	f104 010c 	add.w	r1, r4, #12
 800c392:	0092      	lsls	r2, r2, #2
 800c394:	300c      	adds	r0, #12
 800c396:	f7fc fb9b 	bl	8008ad0 <memcpy>
 800c39a:	4621      	mov	r1, r4
 800c39c:	4638      	mov	r0, r7
 800c39e:	f7ff ffa5 	bl	800c2ec <_Bfree>
 800c3a2:	4644      	mov	r4, r8
 800c3a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3a8:	3501      	adds	r5, #1
 800c3aa:	615e      	str	r6, [r3, #20]
 800c3ac:	6125      	str	r5, [r4, #16]
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b4:	0800d9c0 	.word	0x0800d9c0
 800c3b8:	0800dab0 	.word	0x0800dab0

0800c3bc <__s2b>:
 800c3bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3c0:	460c      	mov	r4, r1
 800c3c2:	4615      	mov	r5, r2
 800c3c4:	461f      	mov	r7, r3
 800c3c6:	2209      	movs	r2, #9
 800c3c8:	3308      	adds	r3, #8
 800c3ca:	4606      	mov	r6, r0
 800c3cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	db09      	blt.n	800c3ec <__s2b+0x30>
 800c3d8:	4630      	mov	r0, r6
 800c3da:	f7ff ff47 	bl	800c26c <_Balloc>
 800c3de:	b940      	cbnz	r0, 800c3f2 <__s2b+0x36>
 800c3e0:	4602      	mov	r2, r0
 800c3e2:	4b19      	ldr	r3, [pc, #100]	; (800c448 <__s2b+0x8c>)
 800c3e4:	4819      	ldr	r0, [pc, #100]	; (800c44c <__s2b+0x90>)
 800c3e6:	21ce      	movs	r1, #206	; 0xce
 800c3e8:	f000 fef4 	bl	800d1d4 <__assert_func>
 800c3ec:	0052      	lsls	r2, r2, #1
 800c3ee:	3101      	adds	r1, #1
 800c3f0:	e7f0      	b.n	800c3d4 <__s2b+0x18>
 800c3f2:	9b08      	ldr	r3, [sp, #32]
 800c3f4:	6143      	str	r3, [r0, #20]
 800c3f6:	2d09      	cmp	r5, #9
 800c3f8:	f04f 0301 	mov.w	r3, #1
 800c3fc:	6103      	str	r3, [r0, #16]
 800c3fe:	dd16      	ble.n	800c42e <__s2b+0x72>
 800c400:	f104 0909 	add.w	r9, r4, #9
 800c404:	46c8      	mov	r8, r9
 800c406:	442c      	add	r4, r5
 800c408:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c40c:	4601      	mov	r1, r0
 800c40e:	3b30      	subs	r3, #48	; 0x30
 800c410:	220a      	movs	r2, #10
 800c412:	4630      	mov	r0, r6
 800c414:	f7ff ff8c 	bl	800c330 <__multadd>
 800c418:	45a0      	cmp	r8, r4
 800c41a:	d1f5      	bne.n	800c408 <__s2b+0x4c>
 800c41c:	f1a5 0408 	sub.w	r4, r5, #8
 800c420:	444c      	add	r4, r9
 800c422:	1b2d      	subs	r5, r5, r4
 800c424:	1963      	adds	r3, r4, r5
 800c426:	42bb      	cmp	r3, r7
 800c428:	db04      	blt.n	800c434 <__s2b+0x78>
 800c42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c42e:	340a      	adds	r4, #10
 800c430:	2509      	movs	r5, #9
 800c432:	e7f6      	b.n	800c422 <__s2b+0x66>
 800c434:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c438:	4601      	mov	r1, r0
 800c43a:	3b30      	subs	r3, #48	; 0x30
 800c43c:	220a      	movs	r2, #10
 800c43e:	4630      	mov	r0, r6
 800c440:	f7ff ff76 	bl	800c330 <__multadd>
 800c444:	e7ee      	b.n	800c424 <__s2b+0x68>
 800c446:	bf00      	nop
 800c448:	0800d9c0 	.word	0x0800d9c0
 800c44c:	0800dab0 	.word	0x0800dab0

0800c450 <__hi0bits>:
 800c450:	0c03      	lsrs	r3, r0, #16
 800c452:	041b      	lsls	r3, r3, #16
 800c454:	b9d3      	cbnz	r3, 800c48c <__hi0bits+0x3c>
 800c456:	0400      	lsls	r0, r0, #16
 800c458:	2310      	movs	r3, #16
 800c45a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c45e:	bf04      	itt	eq
 800c460:	0200      	lsleq	r0, r0, #8
 800c462:	3308      	addeq	r3, #8
 800c464:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c468:	bf04      	itt	eq
 800c46a:	0100      	lsleq	r0, r0, #4
 800c46c:	3304      	addeq	r3, #4
 800c46e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c472:	bf04      	itt	eq
 800c474:	0080      	lsleq	r0, r0, #2
 800c476:	3302      	addeq	r3, #2
 800c478:	2800      	cmp	r0, #0
 800c47a:	db05      	blt.n	800c488 <__hi0bits+0x38>
 800c47c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c480:	f103 0301 	add.w	r3, r3, #1
 800c484:	bf08      	it	eq
 800c486:	2320      	moveq	r3, #32
 800c488:	4618      	mov	r0, r3
 800c48a:	4770      	bx	lr
 800c48c:	2300      	movs	r3, #0
 800c48e:	e7e4      	b.n	800c45a <__hi0bits+0xa>

0800c490 <__lo0bits>:
 800c490:	6803      	ldr	r3, [r0, #0]
 800c492:	f013 0207 	ands.w	r2, r3, #7
 800c496:	4601      	mov	r1, r0
 800c498:	d00b      	beq.n	800c4b2 <__lo0bits+0x22>
 800c49a:	07da      	lsls	r2, r3, #31
 800c49c:	d423      	bmi.n	800c4e6 <__lo0bits+0x56>
 800c49e:	0798      	lsls	r0, r3, #30
 800c4a0:	bf49      	itett	mi
 800c4a2:	085b      	lsrmi	r3, r3, #1
 800c4a4:	089b      	lsrpl	r3, r3, #2
 800c4a6:	2001      	movmi	r0, #1
 800c4a8:	600b      	strmi	r3, [r1, #0]
 800c4aa:	bf5c      	itt	pl
 800c4ac:	600b      	strpl	r3, [r1, #0]
 800c4ae:	2002      	movpl	r0, #2
 800c4b0:	4770      	bx	lr
 800c4b2:	b298      	uxth	r0, r3
 800c4b4:	b9a8      	cbnz	r0, 800c4e2 <__lo0bits+0x52>
 800c4b6:	0c1b      	lsrs	r3, r3, #16
 800c4b8:	2010      	movs	r0, #16
 800c4ba:	b2da      	uxtb	r2, r3
 800c4bc:	b90a      	cbnz	r2, 800c4c2 <__lo0bits+0x32>
 800c4be:	3008      	adds	r0, #8
 800c4c0:	0a1b      	lsrs	r3, r3, #8
 800c4c2:	071a      	lsls	r2, r3, #28
 800c4c4:	bf04      	itt	eq
 800c4c6:	091b      	lsreq	r3, r3, #4
 800c4c8:	3004      	addeq	r0, #4
 800c4ca:	079a      	lsls	r2, r3, #30
 800c4cc:	bf04      	itt	eq
 800c4ce:	089b      	lsreq	r3, r3, #2
 800c4d0:	3002      	addeq	r0, #2
 800c4d2:	07da      	lsls	r2, r3, #31
 800c4d4:	d403      	bmi.n	800c4de <__lo0bits+0x4e>
 800c4d6:	085b      	lsrs	r3, r3, #1
 800c4d8:	f100 0001 	add.w	r0, r0, #1
 800c4dc:	d005      	beq.n	800c4ea <__lo0bits+0x5a>
 800c4de:	600b      	str	r3, [r1, #0]
 800c4e0:	4770      	bx	lr
 800c4e2:	4610      	mov	r0, r2
 800c4e4:	e7e9      	b.n	800c4ba <__lo0bits+0x2a>
 800c4e6:	2000      	movs	r0, #0
 800c4e8:	4770      	bx	lr
 800c4ea:	2020      	movs	r0, #32
 800c4ec:	4770      	bx	lr
	...

0800c4f0 <__i2b>:
 800c4f0:	b510      	push	{r4, lr}
 800c4f2:	460c      	mov	r4, r1
 800c4f4:	2101      	movs	r1, #1
 800c4f6:	f7ff feb9 	bl	800c26c <_Balloc>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	b928      	cbnz	r0, 800c50a <__i2b+0x1a>
 800c4fe:	4b05      	ldr	r3, [pc, #20]	; (800c514 <__i2b+0x24>)
 800c500:	4805      	ldr	r0, [pc, #20]	; (800c518 <__i2b+0x28>)
 800c502:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c506:	f000 fe65 	bl	800d1d4 <__assert_func>
 800c50a:	2301      	movs	r3, #1
 800c50c:	6144      	str	r4, [r0, #20]
 800c50e:	6103      	str	r3, [r0, #16]
 800c510:	bd10      	pop	{r4, pc}
 800c512:	bf00      	nop
 800c514:	0800d9c0 	.word	0x0800d9c0
 800c518:	0800dab0 	.word	0x0800dab0

0800c51c <__multiply>:
 800c51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c520:	4691      	mov	r9, r2
 800c522:	690a      	ldr	r2, [r1, #16]
 800c524:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c528:	429a      	cmp	r2, r3
 800c52a:	bfb8      	it	lt
 800c52c:	460b      	movlt	r3, r1
 800c52e:	460c      	mov	r4, r1
 800c530:	bfbc      	itt	lt
 800c532:	464c      	movlt	r4, r9
 800c534:	4699      	movlt	r9, r3
 800c536:	6927      	ldr	r7, [r4, #16]
 800c538:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c53c:	68a3      	ldr	r3, [r4, #8]
 800c53e:	6861      	ldr	r1, [r4, #4]
 800c540:	eb07 060a 	add.w	r6, r7, sl
 800c544:	42b3      	cmp	r3, r6
 800c546:	b085      	sub	sp, #20
 800c548:	bfb8      	it	lt
 800c54a:	3101      	addlt	r1, #1
 800c54c:	f7ff fe8e 	bl	800c26c <_Balloc>
 800c550:	b930      	cbnz	r0, 800c560 <__multiply+0x44>
 800c552:	4602      	mov	r2, r0
 800c554:	4b44      	ldr	r3, [pc, #272]	; (800c668 <__multiply+0x14c>)
 800c556:	4845      	ldr	r0, [pc, #276]	; (800c66c <__multiply+0x150>)
 800c558:	f240 115d 	movw	r1, #349	; 0x15d
 800c55c:	f000 fe3a 	bl	800d1d4 <__assert_func>
 800c560:	f100 0514 	add.w	r5, r0, #20
 800c564:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c568:	462b      	mov	r3, r5
 800c56a:	2200      	movs	r2, #0
 800c56c:	4543      	cmp	r3, r8
 800c56e:	d321      	bcc.n	800c5b4 <__multiply+0x98>
 800c570:	f104 0314 	add.w	r3, r4, #20
 800c574:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c578:	f109 0314 	add.w	r3, r9, #20
 800c57c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c580:	9202      	str	r2, [sp, #8]
 800c582:	1b3a      	subs	r2, r7, r4
 800c584:	3a15      	subs	r2, #21
 800c586:	f022 0203 	bic.w	r2, r2, #3
 800c58a:	3204      	adds	r2, #4
 800c58c:	f104 0115 	add.w	r1, r4, #21
 800c590:	428f      	cmp	r7, r1
 800c592:	bf38      	it	cc
 800c594:	2204      	movcc	r2, #4
 800c596:	9201      	str	r2, [sp, #4]
 800c598:	9a02      	ldr	r2, [sp, #8]
 800c59a:	9303      	str	r3, [sp, #12]
 800c59c:	429a      	cmp	r2, r3
 800c59e:	d80c      	bhi.n	800c5ba <__multiply+0x9e>
 800c5a0:	2e00      	cmp	r6, #0
 800c5a2:	dd03      	ble.n	800c5ac <__multiply+0x90>
 800c5a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d05a      	beq.n	800c662 <__multiply+0x146>
 800c5ac:	6106      	str	r6, [r0, #16]
 800c5ae:	b005      	add	sp, #20
 800c5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5b4:	f843 2b04 	str.w	r2, [r3], #4
 800c5b8:	e7d8      	b.n	800c56c <__multiply+0x50>
 800c5ba:	f8b3 a000 	ldrh.w	sl, [r3]
 800c5be:	f1ba 0f00 	cmp.w	sl, #0
 800c5c2:	d024      	beq.n	800c60e <__multiply+0xf2>
 800c5c4:	f104 0e14 	add.w	lr, r4, #20
 800c5c8:	46a9      	mov	r9, r5
 800c5ca:	f04f 0c00 	mov.w	ip, #0
 800c5ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c5d2:	f8d9 1000 	ldr.w	r1, [r9]
 800c5d6:	fa1f fb82 	uxth.w	fp, r2
 800c5da:	b289      	uxth	r1, r1
 800c5dc:	fb0a 110b 	mla	r1, sl, fp, r1
 800c5e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c5e4:	f8d9 2000 	ldr.w	r2, [r9]
 800c5e8:	4461      	add	r1, ip
 800c5ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c5ee:	fb0a c20b 	mla	r2, sl, fp, ip
 800c5f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c5f6:	b289      	uxth	r1, r1
 800c5f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c5fc:	4577      	cmp	r7, lr
 800c5fe:	f849 1b04 	str.w	r1, [r9], #4
 800c602:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c606:	d8e2      	bhi.n	800c5ce <__multiply+0xb2>
 800c608:	9a01      	ldr	r2, [sp, #4]
 800c60a:	f845 c002 	str.w	ip, [r5, r2]
 800c60e:	9a03      	ldr	r2, [sp, #12]
 800c610:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c614:	3304      	adds	r3, #4
 800c616:	f1b9 0f00 	cmp.w	r9, #0
 800c61a:	d020      	beq.n	800c65e <__multiply+0x142>
 800c61c:	6829      	ldr	r1, [r5, #0]
 800c61e:	f104 0c14 	add.w	ip, r4, #20
 800c622:	46ae      	mov	lr, r5
 800c624:	f04f 0a00 	mov.w	sl, #0
 800c628:	f8bc b000 	ldrh.w	fp, [ip]
 800c62c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c630:	fb09 220b 	mla	r2, r9, fp, r2
 800c634:	4492      	add	sl, r2
 800c636:	b289      	uxth	r1, r1
 800c638:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c63c:	f84e 1b04 	str.w	r1, [lr], #4
 800c640:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c644:	f8be 1000 	ldrh.w	r1, [lr]
 800c648:	0c12      	lsrs	r2, r2, #16
 800c64a:	fb09 1102 	mla	r1, r9, r2, r1
 800c64e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c652:	4567      	cmp	r7, ip
 800c654:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c658:	d8e6      	bhi.n	800c628 <__multiply+0x10c>
 800c65a:	9a01      	ldr	r2, [sp, #4]
 800c65c:	50a9      	str	r1, [r5, r2]
 800c65e:	3504      	adds	r5, #4
 800c660:	e79a      	b.n	800c598 <__multiply+0x7c>
 800c662:	3e01      	subs	r6, #1
 800c664:	e79c      	b.n	800c5a0 <__multiply+0x84>
 800c666:	bf00      	nop
 800c668:	0800d9c0 	.word	0x0800d9c0
 800c66c:	0800dab0 	.word	0x0800dab0

0800c670 <__pow5mult>:
 800c670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c674:	4615      	mov	r5, r2
 800c676:	f012 0203 	ands.w	r2, r2, #3
 800c67a:	4606      	mov	r6, r0
 800c67c:	460f      	mov	r7, r1
 800c67e:	d007      	beq.n	800c690 <__pow5mult+0x20>
 800c680:	4c25      	ldr	r4, [pc, #148]	; (800c718 <__pow5mult+0xa8>)
 800c682:	3a01      	subs	r2, #1
 800c684:	2300      	movs	r3, #0
 800c686:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c68a:	f7ff fe51 	bl	800c330 <__multadd>
 800c68e:	4607      	mov	r7, r0
 800c690:	10ad      	asrs	r5, r5, #2
 800c692:	d03d      	beq.n	800c710 <__pow5mult+0xa0>
 800c694:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c696:	b97c      	cbnz	r4, 800c6b8 <__pow5mult+0x48>
 800c698:	2010      	movs	r0, #16
 800c69a:	f7fc fa11 	bl	8008ac0 <malloc>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	6270      	str	r0, [r6, #36]	; 0x24
 800c6a2:	b928      	cbnz	r0, 800c6b0 <__pow5mult+0x40>
 800c6a4:	4b1d      	ldr	r3, [pc, #116]	; (800c71c <__pow5mult+0xac>)
 800c6a6:	481e      	ldr	r0, [pc, #120]	; (800c720 <__pow5mult+0xb0>)
 800c6a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c6ac:	f000 fd92 	bl	800d1d4 <__assert_func>
 800c6b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c6b4:	6004      	str	r4, [r0, #0]
 800c6b6:	60c4      	str	r4, [r0, #12]
 800c6b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c6bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c6c0:	b94c      	cbnz	r4, 800c6d6 <__pow5mult+0x66>
 800c6c2:	f240 2171 	movw	r1, #625	; 0x271
 800c6c6:	4630      	mov	r0, r6
 800c6c8:	f7ff ff12 	bl	800c4f0 <__i2b>
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6d2:	4604      	mov	r4, r0
 800c6d4:	6003      	str	r3, [r0, #0]
 800c6d6:	f04f 0900 	mov.w	r9, #0
 800c6da:	07eb      	lsls	r3, r5, #31
 800c6dc:	d50a      	bpl.n	800c6f4 <__pow5mult+0x84>
 800c6de:	4639      	mov	r1, r7
 800c6e0:	4622      	mov	r2, r4
 800c6e2:	4630      	mov	r0, r6
 800c6e4:	f7ff ff1a 	bl	800c51c <__multiply>
 800c6e8:	4639      	mov	r1, r7
 800c6ea:	4680      	mov	r8, r0
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	f7ff fdfd 	bl	800c2ec <_Bfree>
 800c6f2:	4647      	mov	r7, r8
 800c6f4:	106d      	asrs	r5, r5, #1
 800c6f6:	d00b      	beq.n	800c710 <__pow5mult+0xa0>
 800c6f8:	6820      	ldr	r0, [r4, #0]
 800c6fa:	b938      	cbnz	r0, 800c70c <__pow5mult+0x9c>
 800c6fc:	4622      	mov	r2, r4
 800c6fe:	4621      	mov	r1, r4
 800c700:	4630      	mov	r0, r6
 800c702:	f7ff ff0b 	bl	800c51c <__multiply>
 800c706:	6020      	str	r0, [r4, #0]
 800c708:	f8c0 9000 	str.w	r9, [r0]
 800c70c:	4604      	mov	r4, r0
 800c70e:	e7e4      	b.n	800c6da <__pow5mult+0x6a>
 800c710:	4638      	mov	r0, r7
 800c712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c716:	bf00      	nop
 800c718:	0800dc00 	.word	0x0800dc00
 800c71c:	0800d94e 	.word	0x0800d94e
 800c720:	0800dab0 	.word	0x0800dab0

0800c724 <__lshift>:
 800c724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c728:	460c      	mov	r4, r1
 800c72a:	6849      	ldr	r1, [r1, #4]
 800c72c:	6923      	ldr	r3, [r4, #16]
 800c72e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c732:	68a3      	ldr	r3, [r4, #8]
 800c734:	4607      	mov	r7, r0
 800c736:	4691      	mov	r9, r2
 800c738:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c73c:	f108 0601 	add.w	r6, r8, #1
 800c740:	42b3      	cmp	r3, r6
 800c742:	db0b      	blt.n	800c75c <__lshift+0x38>
 800c744:	4638      	mov	r0, r7
 800c746:	f7ff fd91 	bl	800c26c <_Balloc>
 800c74a:	4605      	mov	r5, r0
 800c74c:	b948      	cbnz	r0, 800c762 <__lshift+0x3e>
 800c74e:	4602      	mov	r2, r0
 800c750:	4b2a      	ldr	r3, [pc, #168]	; (800c7fc <__lshift+0xd8>)
 800c752:	482b      	ldr	r0, [pc, #172]	; (800c800 <__lshift+0xdc>)
 800c754:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c758:	f000 fd3c 	bl	800d1d4 <__assert_func>
 800c75c:	3101      	adds	r1, #1
 800c75e:	005b      	lsls	r3, r3, #1
 800c760:	e7ee      	b.n	800c740 <__lshift+0x1c>
 800c762:	2300      	movs	r3, #0
 800c764:	f100 0114 	add.w	r1, r0, #20
 800c768:	f100 0210 	add.w	r2, r0, #16
 800c76c:	4618      	mov	r0, r3
 800c76e:	4553      	cmp	r3, sl
 800c770:	db37      	blt.n	800c7e2 <__lshift+0xbe>
 800c772:	6920      	ldr	r0, [r4, #16]
 800c774:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c778:	f104 0314 	add.w	r3, r4, #20
 800c77c:	f019 091f 	ands.w	r9, r9, #31
 800c780:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c784:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c788:	d02f      	beq.n	800c7ea <__lshift+0xc6>
 800c78a:	f1c9 0e20 	rsb	lr, r9, #32
 800c78e:	468a      	mov	sl, r1
 800c790:	f04f 0c00 	mov.w	ip, #0
 800c794:	681a      	ldr	r2, [r3, #0]
 800c796:	fa02 f209 	lsl.w	r2, r2, r9
 800c79a:	ea42 020c 	orr.w	r2, r2, ip
 800c79e:	f84a 2b04 	str.w	r2, [sl], #4
 800c7a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7a6:	4298      	cmp	r0, r3
 800c7a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c7ac:	d8f2      	bhi.n	800c794 <__lshift+0x70>
 800c7ae:	1b03      	subs	r3, r0, r4
 800c7b0:	3b15      	subs	r3, #21
 800c7b2:	f023 0303 	bic.w	r3, r3, #3
 800c7b6:	3304      	adds	r3, #4
 800c7b8:	f104 0215 	add.w	r2, r4, #21
 800c7bc:	4290      	cmp	r0, r2
 800c7be:	bf38      	it	cc
 800c7c0:	2304      	movcc	r3, #4
 800c7c2:	f841 c003 	str.w	ip, [r1, r3]
 800c7c6:	f1bc 0f00 	cmp.w	ip, #0
 800c7ca:	d001      	beq.n	800c7d0 <__lshift+0xac>
 800c7cc:	f108 0602 	add.w	r6, r8, #2
 800c7d0:	3e01      	subs	r6, #1
 800c7d2:	4638      	mov	r0, r7
 800c7d4:	612e      	str	r6, [r5, #16]
 800c7d6:	4621      	mov	r1, r4
 800c7d8:	f7ff fd88 	bl	800c2ec <_Bfree>
 800c7dc:	4628      	mov	r0, r5
 800c7de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	e7c1      	b.n	800c76e <__lshift+0x4a>
 800c7ea:	3904      	subs	r1, #4
 800c7ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7f4:	4298      	cmp	r0, r3
 800c7f6:	d8f9      	bhi.n	800c7ec <__lshift+0xc8>
 800c7f8:	e7ea      	b.n	800c7d0 <__lshift+0xac>
 800c7fa:	bf00      	nop
 800c7fc:	0800d9c0 	.word	0x0800d9c0
 800c800:	0800dab0 	.word	0x0800dab0

0800c804 <__mcmp>:
 800c804:	b530      	push	{r4, r5, lr}
 800c806:	6902      	ldr	r2, [r0, #16]
 800c808:	690c      	ldr	r4, [r1, #16]
 800c80a:	1b12      	subs	r2, r2, r4
 800c80c:	d10e      	bne.n	800c82c <__mcmp+0x28>
 800c80e:	f100 0314 	add.w	r3, r0, #20
 800c812:	3114      	adds	r1, #20
 800c814:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c818:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c81c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c820:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c824:	42a5      	cmp	r5, r4
 800c826:	d003      	beq.n	800c830 <__mcmp+0x2c>
 800c828:	d305      	bcc.n	800c836 <__mcmp+0x32>
 800c82a:	2201      	movs	r2, #1
 800c82c:	4610      	mov	r0, r2
 800c82e:	bd30      	pop	{r4, r5, pc}
 800c830:	4283      	cmp	r3, r0
 800c832:	d3f3      	bcc.n	800c81c <__mcmp+0x18>
 800c834:	e7fa      	b.n	800c82c <__mcmp+0x28>
 800c836:	f04f 32ff 	mov.w	r2, #4294967295
 800c83a:	e7f7      	b.n	800c82c <__mcmp+0x28>

0800c83c <__mdiff>:
 800c83c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c840:	460c      	mov	r4, r1
 800c842:	4606      	mov	r6, r0
 800c844:	4611      	mov	r1, r2
 800c846:	4620      	mov	r0, r4
 800c848:	4690      	mov	r8, r2
 800c84a:	f7ff ffdb 	bl	800c804 <__mcmp>
 800c84e:	1e05      	subs	r5, r0, #0
 800c850:	d110      	bne.n	800c874 <__mdiff+0x38>
 800c852:	4629      	mov	r1, r5
 800c854:	4630      	mov	r0, r6
 800c856:	f7ff fd09 	bl	800c26c <_Balloc>
 800c85a:	b930      	cbnz	r0, 800c86a <__mdiff+0x2e>
 800c85c:	4b3a      	ldr	r3, [pc, #232]	; (800c948 <__mdiff+0x10c>)
 800c85e:	4602      	mov	r2, r0
 800c860:	f240 2132 	movw	r1, #562	; 0x232
 800c864:	4839      	ldr	r0, [pc, #228]	; (800c94c <__mdiff+0x110>)
 800c866:	f000 fcb5 	bl	800d1d4 <__assert_func>
 800c86a:	2301      	movs	r3, #1
 800c86c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c870:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c874:	bfa4      	itt	ge
 800c876:	4643      	movge	r3, r8
 800c878:	46a0      	movge	r8, r4
 800c87a:	4630      	mov	r0, r6
 800c87c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c880:	bfa6      	itte	ge
 800c882:	461c      	movge	r4, r3
 800c884:	2500      	movge	r5, #0
 800c886:	2501      	movlt	r5, #1
 800c888:	f7ff fcf0 	bl	800c26c <_Balloc>
 800c88c:	b920      	cbnz	r0, 800c898 <__mdiff+0x5c>
 800c88e:	4b2e      	ldr	r3, [pc, #184]	; (800c948 <__mdiff+0x10c>)
 800c890:	4602      	mov	r2, r0
 800c892:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c896:	e7e5      	b.n	800c864 <__mdiff+0x28>
 800c898:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c89c:	6926      	ldr	r6, [r4, #16]
 800c89e:	60c5      	str	r5, [r0, #12]
 800c8a0:	f104 0914 	add.w	r9, r4, #20
 800c8a4:	f108 0514 	add.w	r5, r8, #20
 800c8a8:	f100 0e14 	add.w	lr, r0, #20
 800c8ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c8b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c8b4:	f108 0210 	add.w	r2, r8, #16
 800c8b8:	46f2      	mov	sl, lr
 800c8ba:	2100      	movs	r1, #0
 800c8bc:	f859 3b04 	ldr.w	r3, [r9], #4
 800c8c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c8c4:	fa1f f883 	uxth.w	r8, r3
 800c8c8:	fa11 f18b 	uxtah	r1, r1, fp
 800c8cc:	0c1b      	lsrs	r3, r3, #16
 800c8ce:	eba1 0808 	sub.w	r8, r1, r8
 800c8d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c8d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c8da:	fa1f f888 	uxth.w	r8, r8
 800c8de:	1419      	asrs	r1, r3, #16
 800c8e0:	454e      	cmp	r6, r9
 800c8e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c8e6:	f84a 3b04 	str.w	r3, [sl], #4
 800c8ea:	d8e7      	bhi.n	800c8bc <__mdiff+0x80>
 800c8ec:	1b33      	subs	r3, r6, r4
 800c8ee:	3b15      	subs	r3, #21
 800c8f0:	f023 0303 	bic.w	r3, r3, #3
 800c8f4:	3304      	adds	r3, #4
 800c8f6:	3415      	adds	r4, #21
 800c8f8:	42a6      	cmp	r6, r4
 800c8fa:	bf38      	it	cc
 800c8fc:	2304      	movcc	r3, #4
 800c8fe:	441d      	add	r5, r3
 800c900:	4473      	add	r3, lr
 800c902:	469e      	mov	lr, r3
 800c904:	462e      	mov	r6, r5
 800c906:	4566      	cmp	r6, ip
 800c908:	d30e      	bcc.n	800c928 <__mdiff+0xec>
 800c90a:	f10c 0203 	add.w	r2, ip, #3
 800c90e:	1b52      	subs	r2, r2, r5
 800c910:	f022 0203 	bic.w	r2, r2, #3
 800c914:	3d03      	subs	r5, #3
 800c916:	45ac      	cmp	ip, r5
 800c918:	bf38      	it	cc
 800c91a:	2200      	movcc	r2, #0
 800c91c:	441a      	add	r2, r3
 800c91e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c922:	b17b      	cbz	r3, 800c944 <__mdiff+0x108>
 800c924:	6107      	str	r7, [r0, #16]
 800c926:	e7a3      	b.n	800c870 <__mdiff+0x34>
 800c928:	f856 8b04 	ldr.w	r8, [r6], #4
 800c92c:	fa11 f288 	uxtah	r2, r1, r8
 800c930:	1414      	asrs	r4, r2, #16
 800c932:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c936:	b292      	uxth	r2, r2
 800c938:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c93c:	f84e 2b04 	str.w	r2, [lr], #4
 800c940:	1421      	asrs	r1, r4, #16
 800c942:	e7e0      	b.n	800c906 <__mdiff+0xca>
 800c944:	3f01      	subs	r7, #1
 800c946:	e7ea      	b.n	800c91e <__mdiff+0xe2>
 800c948:	0800d9c0 	.word	0x0800d9c0
 800c94c:	0800dab0 	.word	0x0800dab0

0800c950 <__ulp>:
 800c950:	b082      	sub	sp, #8
 800c952:	ed8d 0b00 	vstr	d0, [sp]
 800c956:	9b01      	ldr	r3, [sp, #4]
 800c958:	4912      	ldr	r1, [pc, #72]	; (800c9a4 <__ulp+0x54>)
 800c95a:	4019      	ands	r1, r3
 800c95c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c960:	2900      	cmp	r1, #0
 800c962:	dd05      	ble.n	800c970 <__ulp+0x20>
 800c964:	2200      	movs	r2, #0
 800c966:	460b      	mov	r3, r1
 800c968:	ec43 2b10 	vmov	d0, r2, r3
 800c96c:	b002      	add	sp, #8
 800c96e:	4770      	bx	lr
 800c970:	4249      	negs	r1, r1
 800c972:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c976:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c97a:	f04f 0200 	mov.w	r2, #0
 800c97e:	f04f 0300 	mov.w	r3, #0
 800c982:	da04      	bge.n	800c98e <__ulp+0x3e>
 800c984:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c988:	fa41 f300 	asr.w	r3, r1, r0
 800c98c:	e7ec      	b.n	800c968 <__ulp+0x18>
 800c98e:	f1a0 0114 	sub.w	r1, r0, #20
 800c992:	291e      	cmp	r1, #30
 800c994:	bfda      	itte	le
 800c996:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c99a:	fa20 f101 	lsrle.w	r1, r0, r1
 800c99e:	2101      	movgt	r1, #1
 800c9a0:	460a      	mov	r2, r1
 800c9a2:	e7e1      	b.n	800c968 <__ulp+0x18>
 800c9a4:	7ff00000 	.word	0x7ff00000

0800c9a8 <__b2d>:
 800c9a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9aa:	6905      	ldr	r5, [r0, #16]
 800c9ac:	f100 0714 	add.w	r7, r0, #20
 800c9b0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c9b4:	1f2e      	subs	r6, r5, #4
 800c9b6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c9ba:	4620      	mov	r0, r4
 800c9bc:	f7ff fd48 	bl	800c450 <__hi0bits>
 800c9c0:	f1c0 0320 	rsb	r3, r0, #32
 800c9c4:	280a      	cmp	r0, #10
 800c9c6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ca44 <__b2d+0x9c>
 800c9ca:	600b      	str	r3, [r1, #0]
 800c9cc:	dc14      	bgt.n	800c9f8 <__b2d+0x50>
 800c9ce:	f1c0 0e0b 	rsb	lr, r0, #11
 800c9d2:	fa24 f10e 	lsr.w	r1, r4, lr
 800c9d6:	42b7      	cmp	r7, r6
 800c9d8:	ea41 030c 	orr.w	r3, r1, ip
 800c9dc:	bf34      	ite	cc
 800c9de:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c9e2:	2100      	movcs	r1, #0
 800c9e4:	3015      	adds	r0, #21
 800c9e6:	fa04 f000 	lsl.w	r0, r4, r0
 800c9ea:	fa21 f10e 	lsr.w	r1, r1, lr
 800c9ee:	ea40 0201 	orr.w	r2, r0, r1
 800c9f2:	ec43 2b10 	vmov	d0, r2, r3
 800c9f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9f8:	42b7      	cmp	r7, r6
 800c9fa:	bf3a      	itte	cc
 800c9fc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ca00:	f1a5 0608 	subcc.w	r6, r5, #8
 800ca04:	2100      	movcs	r1, #0
 800ca06:	380b      	subs	r0, #11
 800ca08:	d017      	beq.n	800ca3a <__b2d+0x92>
 800ca0a:	f1c0 0c20 	rsb	ip, r0, #32
 800ca0e:	fa04 f500 	lsl.w	r5, r4, r0
 800ca12:	42be      	cmp	r6, r7
 800ca14:	fa21 f40c 	lsr.w	r4, r1, ip
 800ca18:	ea45 0504 	orr.w	r5, r5, r4
 800ca1c:	bf8c      	ite	hi
 800ca1e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ca22:	2400      	movls	r4, #0
 800ca24:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ca28:	fa01 f000 	lsl.w	r0, r1, r0
 800ca2c:	fa24 f40c 	lsr.w	r4, r4, ip
 800ca30:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ca34:	ea40 0204 	orr.w	r2, r0, r4
 800ca38:	e7db      	b.n	800c9f2 <__b2d+0x4a>
 800ca3a:	ea44 030c 	orr.w	r3, r4, ip
 800ca3e:	460a      	mov	r2, r1
 800ca40:	e7d7      	b.n	800c9f2 <__b2d+0x4a>
 800ca42:	bf00      	nop
 800ca44:	3ff00000 	.word	0x3ff00000

0800ca48 <__d2b>:
 800ca48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca4c:	4689      	mov	r9, r1
 800ca4e:	2101      	movs	r1, #1
 800ca50:	ec57 6b10 	vmov	r6, r7, d0
 800ca54:	4690      	mov	r8, r2
 800ca56:	f7ff fc09 	bl	800c26c <_Balloc>
 800ca5a:	4604      	mov	r4, r0
 800ca5c:	b930      	cbnz	r0, 800ca6c <__d2b+0x24>
 800ca5e:	4602      	mov	r2, r0
 800ca60:	4b25      	ldr	r3, [pc, #148]	; (800caf8 <__d2b+0xb0>)
 800ca62:	4826      	ldr	r0, [pc, #152]	; (800cafc <__d2b+0xb4>)
 800ca64:	f240 310a 	movw	r1, #778	; 0x30a
 800ca68:	f000 fbb4 	bl	800d1d4 <__assert_func>
 800ca6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ca70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ca74:	bb35      	cbnz	r5, 800cac4 <__d2b+0x7c>
 800ca76:	2e00      	cmp	r6, #0
 800ca78:	9301      	str	r3, [sp, #4]
 800ca7a:	d028      	beq.n	800cace <__d2b+0x86>
 800ca7c:	4668      	mov	r0, sp
 800ca7e:	9600      	str	r6, [sp, #0]
 800ca80:	f7ff fd06 	bl	800c490 <__lo0bits>
 800ca84:	9900      	ldr	r1, [sp, #0]
 800ca86:	b300      	cbz	r0, 800caca <__d2b+0x82>
 800ca88:	9a01      	ldr	r2, [sp, #4]
 800ca8a:	f1c0 0320 	rsb	r3, r0, #32
 800ca8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ca92:	430b      	orrs	r3, r1
 800ca94:	40c2      	lsrs	r2, r0
 800ca96:	6163      	str	r3, [r4, #20]
 800ca98:	9201      	str	r2, [sp, #4]
 800ca9a:	9b01      	ldr	r3, [sp, #4]
 800ca9c:	61a3      	str	r3, [r4, #24]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	bf14      	ite	ne
 800caa2:	2202      	movne	r2, #2
 800caa4:	2201      	moveq	r2, #1
 800caa6:	6122      	str	r2, [r4, #16]
 800caa8:	b1d5      	cbz	r5, 800cae0 <__d2b+0x98>
 800caaa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800caae:	4405      	add	r5, r0
 800cab0:	f8c9 5000 	str.w	r5, [r9]
 800cab4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cab8:	f8c8 0000 	str.w	r0, [r8]
 800cabc:	4620      	mov	r0, r4
 800cabe:	b003      	add	sp, #12
 800cac0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cac4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cac8:	e7d5      	b.n	800ca76 <__d2b+0x2e>
 800caca:	6161      	str	r1, [r4, #20]
 800cacc:	e7e5      	b.n	800ca9a <__d2b+0x52>
 800cace:	a801      	add	r0, sp, #4
 800cad0:	f7ff fcde 	bl	800c490 <__lo0bits>
 800cad4:	9b01      	ldr	r3, [sp, #4]
 800cad6:	6163      	str	r3, [r4, #20]
 800cad8:	2201      	movs	r2, #1
 800cada:	6122      	str	r2, [r4, #16]
 800cadc:	3020      	adds	r0, #32
 800cade:	e7e3      	b.n	800caa8 <__d2b+0x60>
 800cae0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cae4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cae8:	f8c9 0000 	str.w	r0, [r9]
 800caec:	6918      	ldr	r0, [r3, #16]
 800caee:	f7ff fcaf 	bl	800c450 <__hi0bits>
 800caf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800caf6:	e7df      	b.n	800cab8 <__d2b+0x70>
 800caf8:	0800d9c0 	.word	0x0800d9c0
 800cafc:	0800dab0 	.word	0x0800dab0

0800cb00 <__ratio>:
 800cb00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb04:	4688      	mov	r8, r1
 800cb06:	4669      	mov	r1, sp
 800cb08:	4681      	mov	r9, r0
 800cb0a:	f7ff ff4d 	bl	800c9a8 <__b2d>
 800cb0e:	a901      	add	r1, sp, #4
 800cb10:	4640      	mov	r0, r8
 800cb12:	ec55 4b10 	vmov	r4, r5, d0
 800cb16:	f7ff ff47 	bl	800c9a8 <__b2d>
 800cb1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cb1e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cb22:	eba3 0c02 	sub.w	ip, r3, r2
 800cb26:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cb2a:	1a9b      	subs	r3, r3, r2
 800cb2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cb30:	ec51 0b10 	vmov	r0, r1, d0
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	bfd6      	itet	le
 800cb38:	460a      	movle	r2, r1
 800cb3a:	462a      	movgt	r2, r5
 800cb3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cb40:	468b      	mov	fp, r1
 800cb42:	462f      	mov	r7, r5
 800cb44:	bfd4      	ite	le
 800cb46:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800cb4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cb4e:	4620      	mov	r0, r4
 800cb50:	ee10 2a10 	vmov	r2, s0
 800cb54:	465b      	mov	r3, fp
 800cb56:	4639      	mov	r1, r7
 800cb58:	f7f3 fe78 	bl	800084c <__aeabi_ddiv>
 800cb5c:	ec41 0b10 	vmov	d0, r0, r1
 800cb60:	b003      	add	sp, #12
 800cb62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb66 <__copybits>:
 800cb66:	3901      	subs	r1, #1
 800cb68:	b570      	push	{r4, r5, r6, lr}
 800cb6a:	1149      	asrs	r1, r1, #5
 800cb6c:	6914      	ldr	r4, [r2, #16]
 800cb6e:	3101      	adds	r1, #1
 800cb70:	f102 0314 	add.w	r3, r2, #20
 800cb74:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb78:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb7c:	1f05      	subs	r5, r0, #4
 800cb7e:	42a3      	cmp	r3, r4
 800cb80:	d30c      	bcc.n	800cb9c <__copybits+0x36>
 800cb82:	1aa3      	subs	r3, r4, r2
 800cb84:	3b11      	subs	r3, #17
 800cb86:	f023 0303 	bic.w	r3, r3, #3
 800cb8a:	3211      	adds	r2, #17
 800cb8c:	42a2      	cmp	r2, r4
 800cb8e:	bf88      	it	hi
 800cb90:	2300      	movhi	r3, #0
 800cb92:	4418      	add	r0, r3
 800cb94:	2300      	movs	r3, #0
 800cb96:	4288      	cmp	r0, r1
 800cb98:	d305      	bcc.n	800cba6 <__copybits+0x40>
 800cb9a:	bd70      	pop	{r4, r5, r6, pc}
 800cb9c:	f853 6b04 	ldr.w	r6, [r3], #4
 800cba0:	f845 6f04 	str.w	r6, [r5, #4]!
 800cba4:	e7eb      	b.n	800cb7e <__copybits+0x18>
 800cba6:	f840 3b04 	str.w	r3, [r0], #4
 800cbaa:	e7f4      	b.n	800cb96 <__copybits+0x30>

0800cbac <__any_on>:
 800cbac:	f100 0214 	add.w	r2, r0, #20
 800cbb0:	6900      	ldr	r0, [r0, #16]
 800cbb2:	114b      	asrs	r3, r1, #5
 800cbb4:	4298      	cmp	r0, r3
 800cbb6:	b510      	push	{r4, lr}
 800cbb8:	db11      	blt.n	800cbde <__any_on+0x32>
 800cbba:	dd0a      	ble.n	800cbd2 <__any_on+0x26>
 800cbbc:	f011 011f 	ands.w	r1, r1, #31
 800cbc0:	d007      	beq.n	800cbd2 <__any_on+0x26>
 800cbc2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cbc6:	fa24 f001 	lsr.w	r0, r4, r1
 800cbca:	fa00 f101 	lsl.w	r1, r0, r1
 800cbce:	428c      	cmp	r4, r1
 800cbd0:	d10b      	bne.n	800cbea <__any_on+0x3e>
 800cbd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cbd6:	4293      	cmp	r3, r2
 800cbd8:	d803      	bhi.n	800cbe2 <__any_on+0x36>
 800cbda:	2000      	movs	r0, #0
 800cbdc:	bd10      	pop	{r4, pc}
 800cbde:	4603      	mov	r3, r0
 800cbe0:	e7f7      	b.n	800cbd2 <__any_on+0x26>
 800cbe2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cbe6:	2900      	cmp	r1, #0
 800cbe8:	d0f5      	beq.n	800cbd6 <__any_on+0x2a>
 800cbea:	2001      	movs	r0, #1
 800cbec:	e7f6      	b.n	800cbdc <__any_on+0x30>

0800cbee <_calloc_r>:
 800cbee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbf0:	fba1 2402 	umull	r2, r4, r1, r2
 800cbf4:	b94c      	cbnz	r4, 800cc0a <_calloc_r+0x1c>
 800cbf6:	4611      	mov	r1, r2
 800cbf8:	9201      	str	r2, [sp, #4]
 800cbfa:	f7fb ffeb 	bl	8008bd4 <_malloc_r>
 800cbfe:	9a01      	ldr	r2, [sp, #4]
 800cc00:	4605      	mov	r5, r0
 800cc02:	b930      	cbnz	r0, 800cc12 <_calloc_r+0x24>
 800cc04:	4628      	mov	r0, r5
 800cc06:	b003      	add	sp, #12
 800cc08:	bd30      	pop	{r4, r5, pc}
 800cc0a:	220c      	movs	r2, #12
 800cc0c:	6002      	str	r2, [r0, #0]
 800cc0e:	2500      	movs	r5, #0
 800cc10:	e7f8      	b.n	800cc04 <_calloc_r+0x16>
 800cc12:	4621      	mov	r1, r4
 800cc14:	f7fb ff6a 	bl	8008aec <memset>
 800cc18:	e7f4      	b.n	800cc04 <_calloc_r+0x16>

0800cc1a <__ssputs_r>:
 800cc1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc1e:	688e      	ldr	r6, [r1, #8]
 800cc20:	429e      	cmp	r6, r3
 800cc22:	4682      	mov	sl, r0
 800cc24:	460c      	mov	r4, r1
 800cc26:	4690      	mov	r8, r2
 800cc28:	461f      	mov	r7, r3
 800cc2a:	d838      	bhi.n	800cc9e <__ssputs_r+0x84>
 800cc2c:	898a      	ldrh	r2, [r1, #12]
 800cc2e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cc32:	d032      	beq.n	800cc9a <__ssputs_r+0x80>
 800cc34:	6825      	ldr	r5, [r4, #0]
 800cc36:	6909      	ldr	r1, [r1, #16]
 800cc38:	eba5 0901 	sub.w	r9, r5, r1
 800cc3c:	6965      	ldr	r5, [r4, #20]
 800cc3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc46:	3301      	adds	r3, #1
 800cc48:	444b      	add	r3, r9
 800cc4a:	106d      	asrs	r5, r5, #1
 800cc4c:	429d      	cmp	r5, r3
 800cc4e:	bf38      	it	cc
 800cc50:	461d      	movcc	r5, r3
 800cc52:	0553      	lsls	r3, r2, #21
 800cc54:	d531      	bpl.n	800ccba <__ssputs_r+0xa0>
 800cc56:	4629      	mov	r1, r5
 800cc58:	f7fb ffbc 	bl	8008bd4 <_malloc_r>
 800cc5c:	4606      	mov	r6, r0
 800cc5e:	b950      	cbnz	r0, 800cc76 <__ssputs_r+0x5c>
 800cc60:	230c      	movs	r3, #12
 800cc62:	f8ca 3000 	str.w	r3, [sl]
 800cc66:	89a3      	ldrh	r3, [r4, #12]
 800cc68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc6c:	81a3      	strh	r3, [r4, #12]
 800cc6e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc76:	6921      	ldr	r1, [r4, #16]
 800cc78:	464a      	mov	r2, r9
 800cc7a:	f7fb ff29 	bl	8008ad0 <memcpy>
 800cc7e:	89a3      	ldrh	r3, [r4, #12]
 800cc80:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cc84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc88:	81a3      	strh	r3, [r4, #12]
 800cc8a:	6126      	str	r6, [r4, #16]
 800cc8c:	6165      	str	r5, [r4, #20]
 800cc8e:	444e      	add	r6, r9
 800cc90:	eba5 0509 	sub.w	r5, r5, r9
 800cc94:	6026      	str	r6, [r4, #0]
 800cc96:	60a5      	str	r5, [r4, #8]
 800cc98:	463e      	mov	r6, r7
 800cc9a:	42be      	cmp	r6, r7
 800cc9c:	d900      	bls.n	800cca0 <__ssputs_r+0x86>
 800cc9e:	463e      	mov	r6, r7
 800cca0:	6820      	ldr	r0, [r4, #0]
 800cca2:	4632      	mov	r2, r6
 800cca4:	4641      	mov	r1, r8
 800cca6:	f000 fae7 	bl	800d278 <memmove>
 800ccaa:	68a3      	ldr	r3, [r4, #8]
 800ccac:	1b9b      	subs	r3, r3, r6
 800ccae:	60a3      	str	r3, [r4, #8]
 800ccb0:	6823      	ldr	r3, [r4, #0]
 800ccb2:	4433      	add	r3, r6
 800ccb4:	6023      	str	r3, [r4, #0]
 800ccb6:	2000      	movs	r0, #0
 800ccb8:	e7db      	b.n	800cc72 <__ssputs_r+0x58>
 800ccba:	462a      	mov	r2, r5
 800ccbc:	f000 faf6 	bl	800d2ac <_realloc_r>
 800ccc0:	4606      	mov	r6, r0
 800ccc2:	2800      	cmp	r0, #0
 800ccc4:	d1e1      	bne.n	800cc8a <__ssputs_r+0x70>
 800ccc6:	6921      	ldr	r1, [r4, #16]
 800ccc8:	4650      	mov	r0, sl
 800ccca:	f7fb ff17 	bl	8008afc <_free_r>
 800ccce:	e7c7      	b.n	800cc60 <__ssputs_r+0x46>

0800ccd0 <_svfiprintf_r>:
 800ccd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccd4:	4698      	mov	r8, r3
 800ccd6:	898b      	ldrh	r3, [r1, #12]
 800ccd8:	061b      	lsls	r3, r3, #24
 800ccda:	b09d      	sub	sp, #116	; 0x74
 800ccdc:	4607      	mov	r7, r0
 800ccde:	460d      	mov	r5, r1
 800cce0:	4614      	mov	r4, r2
 800cce2:	d50e      	bpl.n	800cd02 <_svfiprintf_r+0x32>
 800cce4:	690b      	ldr	r3, [r1, #16]
 800cce6:	b963      	cbnz	r3, 800cd02 <_svfiprintf_r+0x32>
 800cce8:	2140      	movs	r1, #64	; 0x40
 800ccea:	f7fb ff73 	bl	8008bd4 <_malloc_r>
 800ccee:	6028      	str	r0, [r5, #0]
 800ccf0:	6128      	str	r0, [r5, #16]
 800ccf2:	b920      	cbnz	r0, 800ccfe <_svfiprintf_r+0x2e>
 800ccf4:	230c      	movs	r3, #12
 800ccf6:	603b      	str	r3, [r7, #0]
 800ccf8:	f04f 30ff 	mov.w	r0, #4294967295
 800ccfc:	e0d1      	b.n	800cea2 <_svfiprintf_r+0x1d2>
 800ccfe:	2340      	movs	r3, #64	; 0x40
 800cd00:	616b      	str	r3, [r5, #20]
 800cd02:	2300      	movs	r3, #0
 800cd04:	9309      	str	r3, [sp, #36]	; 0x24
 800cd06:	2320      	movs	r3, #32
 800cd08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd10:	2330      	movs	r3, #48	; 0x30
 800cd12:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cebc <_svfiprintf_r+0x1ec>
 800cd16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd1a:	f04f 0901 	mov.w	r9, #1
 800cd1e:	4623      	mov	r3, r4
 800cd20:	469a      	mov	sl, r3
 800cd22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd26:	b10a      	cbz	r2, 800cd2c <_svfiprintf_r+0x5c>
 800cd28:	2a25      	cmp	r2, #37	; 0x25
 800cd2a:	d1f9      	bne.n	800cd20 <_svfiprintf_r+0x50>
 800cd2c:	ebba 0b04 	subs.w	fp, sl, r4
 800cd30:	d00b      	beq.n	800cd4a <_svfiprintf_r+0x7a>
 800cd32:	465b      	mov	r3, fp
 800cd34:	4622      	mov	r2, r4
 800cd36:	4629      	mov	r1, r5
 800cd38:	4638      	mov	r0, r7
 800cd3a:	f7ff ff6e 	bl	800cc1a <__ssputs_r>
 800cd3e:	3001      	adds	r0, #1
 800cd40:	f000 80aa 	beq.w	800ce98 <_svfiprintf_r+0x1c8>
 800cd44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd46:	445a      	add	r2, fp
 800cd48:	9209      	str	r2, [sp, #36]	; 0x24
 800cd4a:	f89a 3000 	ldrb.w	r3, [sl]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	f000 80a2 	beq.w	800ce98 <_svfiprintf_r+0x1c8>
 800cd54:	2300      	movs	r3, #0
 800cd56:	f04f 32ff 	mov.w	r2, #4294967295
 800cd5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd5e:	f10a 0a01 	add.w	sl, sl, #1
 800cd62:	9304      	str	r3, [sp, #16]
 800cd64:	9307      	str	r3, [sp, #28]
 800cd66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd6a:	931a      	str	r3, [sp, #104]	; 0x68
 800cd6c:	4654      	mov	r4, sl
 800cd6e:	2205      	movs	r2, #5
 800cd70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd74:	4851      	ldr	r0, [pc, #324]	; (800cebc <_svfiprintf_r+0x1ec>)
 800cd76:	f7f3 fa33 	bl	80001e0 <memchr>
 800cd7a:	9a04      	ldr	r2, [sp, #16]
 800cd7c:	b9d8      	cbnz	r0, 800cdb6 <_svfiprintf_r+0xe6>
 800cd7e:	06d0      	lsls	r0, r2, #27
 800cd80:	bf44      	itt	mi
 800cd82:	2320      	movmi	r3, #32
 800cd84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd88:	0711      	lsls	r1, r2, #28
 800cd8a:	bf44      	itt	mi
 800cd8c:	232b      	movmi	r3, #43	; 0x2b
 800cd8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd92:	f89a 3000 	ldrb.w	r3, [sl]
 800cd96:	2b2a      	cmp	r3, #42	; 0x2a
 800cd98:	d015      	beq.n	800cdc6 <_svfiprintf_r+0xf6>
 800cd9a:	9a07      	ldr	r2, [sp, #28]
 800cd9c:	4654      	mov	r4, sl
 800cd9e:	2000      	movs	r0, #0
 800cda0:	f04f 0c0a 	mov.w	ip, #10
 800cda4:	4621      	mov	r1, r4
 800cda6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdaa:	3b30      	subs	r3, #48	; 0x30
 800cdac:	2b09      	cmp	r3, #9
 800cdae:	d94e      	bls.n	800ce4e <_svfiprintf_r+0x17e>
 800cdb0:	b1b0      	cbz	r0, 800cde0 <_svfiprintf_r+0x110>
 800cdb2:	9207      	str	r2, [sp, #28]
 800cdb4:	e014      	b.n	800cde0 <_svfiprintf_r+0x110>
 800cdb6:	eba0 0308 	sub.w	r3, r0, r8
 800cdba:	fa09 f303 	lsl.w	r3, r9, r3
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	9304      	str	r3, [sp, #16]
 800cdc2:	46a2      	mov	sl, r4
 800cdc4:	e7d2      	b.n	800cd6c <_svfiprintf_r+0x9c>
 800cdc6:	9b03      	ldr	r3, [sp, #12]
 800cdc8:	1d19      	adds	r1, r3, #4
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	9103      	str	r1, [sp, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	bfbb      	ittet	lt
 800cdd2:	425b      	neglt	r3, r3
 800cdd4:	f042 0202 	orrlt.w	r2, r2, #2
 800cdd8:	9307      	strge	r3, [sp, #28]
 800cdda:	9307      	strlt	r3, [sp, #28]
 800cddc:	bfb8      	it	lt
 800cdde:	9204      	strlt	r2, [sp, #16]
 800cde0:	7823      	ldrb	r3, [r4, #0]
 800cde2:	2b2e      	cmp	r3, #46	; 0x2e
 800cde4:	d10c      	bne.n	800ce00 <_svfiprintf_r+0x130>
 800cde6:	7863      	ldrb	r3, [r4, #1]
 800cde8:	2b2a      	cmp	r3, #42	; 0x2a
 800cdea:	d135      	bne.n	800ce58 <_svfiprintf_r+0x188>
 800cdec:	9b03      	ldr	r3, [sp, #12]
 800cdee:	1d1a      	adds	r2, r3, #4
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	9203      	str	r2, [sp, #12]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	bfb8      	it	lt
 800cdf8:	f04f 33ff 	movlt.w	r3, #4294967295
 800cdfc:	3402      	adds	r4, #2
 800cdfe:	9305      	str	r3, [sp, #20]
 800ce00:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cecc <_svfiprintf_r+0x1fc>
 800ce04:	7821      	ldrb	r1, [r4, #0]
 800ce06:	2203      	movs	r2, #3
 800ce08:	4650      	mov	r0, sl
 800ce0a:	f7f3 f9e9 	bl	80001e0 <memchr>
 800ce0e:	b140      	cbz	r0, 800ce22 <_svfiprintf_r+0x152>
 800ce10:	2340      	movs	r3, #64	; 0x40
 800ce12:	eba0 000a 	sub.w	r0, r0, sl
 800ce16:	fa03 f000 	lsl.w	r0, r3, r0
 800ce1a:	9b04      	ldr	r3, [sp, #16]
 800ce1c:	4303      	orrs	r3, r0
 800ce1e:	3401      	adds	r4, #1
 800ce20:	9304      	str	r3, [sp, #16]
 800ce22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce26:	4826      	ldr	r0, [pc, #152]	; (800cec0 <_svfiprintf_r+0x1f0>)
 800ce28:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce2c:	2206      	movs	r2, #6
 800ce2e:	f7f3 f9d7 	bl	80001e0 <memchr>
 800ce32:	2800      	cmp	r0, #0
 800ce34:	d038      	beq.n	800cea8 <_svfiprintf_r+0x1d8>
 800ce36:	4b23      	ldr	r3, [pc, #140]	; (800cec4 <_svfiprintf_r+0x1f4>)
 800ce38:	bb1b      	cbnz	r3, 800ce82 <_svfiprintf_r+0x1b2>
 800ce3a:	9b03      	ldr	r3, [sp, #12]
 800ce3c:	3307      	adds	r3, #7
 800ce3e:	f023 0307 	bic.w	r3, r3, #7
 800ce42:	3308      	adds	r3, #8
 800ce44:	9303      	str	r3, [sp, #12]
 800ce46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce48:	4433      	add	r3, r6
 800ce4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ce4c:	e767      	b.n	800cd1e <_svfiprintf_r+0x4e>
 800ce4e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce52:	460c      	mov	r4, r1
 800ce54:	2001      	movs	r0, #1
 800ce56:	e7a5      	b.n	800cda4 <_svfiprintf_r+0xd4>
 800ce58:	2300      	movs	r3, #0
 800ce5a:	3401      	adds	r4, #1
 800ce5c:	9305      	str	r3, [sp, #20]
 800ce5e:	4619      	mov	r1, r3
 800ce60:	f04f 0c0a 	mov.w	ip, #10
 800ce64:	4620      	mov	r0, r4
 800ce66:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce6a:	3a30      	subs	r2, #48	; 0x30
 800ce6c:	2a09      	cmp	r2, #9
 800ce6e:	d903      	bls.n	800ce78 <_svfiprintf_r+0x1a8>
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d0c5      	beq.n	800ce00 <_svfiprintf_r+0x130>
 800ce74:	9105      	str	r1, [sp, #20]
 800ce76:	e7c3      	b.n	800ce00 <_svfiprintf_r+0x130>
 800ce78:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce7c:	4604      	mov	r4, r0
 800ce7e:	2301      	movs	r3, #1
 800ce80:	e7f0      	b.n	800ce64 <_svfiprintf_r+0x194>
 800ce82:	ab03      	add	r3, sp, #12
 800ce84:	9300      	str	r3, [sp, #0]
 800ce86:	462a      	mov	r2, r5
 800ce88:	4b0f      	ldr	r3, [pc, #60]	; (800cec8 <_svfiprintf_r+0x1f8>)
 800ce8a:	a904      	add	r1, sp, #16
 800ce8c:	4638      	mov	r0, r7
 800ce8e:	f7fb ffb5 	bl	8008dfc <_printf_float>
 800ce92:	1c42      	adds	r2, r0, #1
 800ce94:	4606      	mov	r6, r0
 800ce96:	d1d6      	bne.n	800ce46 <_svfiprintf_r+0x176>
 800ce98:	89ab      	ldrh	r3, [r5, #12]
 800ce9a:	065b      	lsls	r3, r3, #25
 800ce9c:	f53f af2c 	bmi.w	800ccf8 <_svfiprintf_r+0x28>
 800cea0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cea2:	b01d      	add	sp, #116	; 0x74
 800cea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cea8:	ab03      	add	r3, sp, #12
 800ceaa:	9300      	str	r3, [sp, #0]
 800ceac:	462a      	mov	r2, r5
 800ceae:	4b06      	ldr	r3, [pc, #24]	; (800cec8 <_svfiprintf_r+0x1f8>)
 800ceb0:	a904      	add	r1, sp, #16
 800ceb2:	4638      	mov	r0, r7
 800ceb4:	f7fc fa46 	bl	8009344 <_printf_i>
 800ceb8:	e7eb      	b.n	800ce92 <_svfiprintf_r+0x1c2>
 800ceba:	bf00      	nop
 800cebc:	0800dc0c 	.word	0x0800dc0c
 800cec0:	0800dc16 	.word	0x0800dc16
 800cec4:	08008dfd 	.word	0x08008dfd
 800cec8:	0800cc1b 	.word	0x0800cc1b
 800cecc:	0800dc12 	.word	0x0800dc12

0800ced0 <__sfputc_r>:
 800ced0:	6893      	ldr	r3, [r2, #8]
 800ced2:	3b01      	subs	r3, #1
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	b410      	push	{r4}
 800ced8:	6093      	str	r3, [r2, #8]
 800ceda:	da08      	bge.n	800ceee <__sfputc_r+0x1e>
 800cedc:	6994      	ldr	r4, [r2, #24]
 800cede:	42a3      	cmp	r3, r4
 800cee0:	db01      	blt.n	800cee6 <__sfputc_r+0x16>
 800cee2:	290a      	cmp	r1, #10
 800cee4:	d103      	bne.n	800ceee <__sfputc_r+0x1e>
 800cee6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ceea:	f7fd bc9d 	b.w	800a828 <__swbuf_r>
 800ceee:	6813      	ldr	r3, [r2, #0]
 800cef0:	1c58      	adds	r0, r3, #1
 800cef2:	6010      	str	r0, [r2, #0]
 800cef4:	7019      	strb	r1, [r3, #0]
 800cef6:	4608      	mov	r0, r1
 800cef8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cefc:	4770      	bx	lr

0800cefe <__sfputs_r>:
 800cefe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf00:	4606      	mov	r6, r0
 800cf02:	460f      	mov	r7, r1
 800cf04:	4614      	mov	r4, r2
 800cf06:	18d5      	adds	r5, r2, r3
 800cf08:	42ac      	cmp	r4, r5
 800cf0a:	d101      	bne.n	800cf10 <__sfputs_r+0x12>
 800cf0c:	2000      	movs	r0, #0
 800cf0e:	e007      	b.n	800cf20 <__sfputs_r+0x22>
 800cf10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf14:	463a      	mov	r2, r7
 800cf16:	4630      	mov	r0, r6
 800cf18:	f7ff ffda 	bl	800ced0 <__sfputc_r>
 800cf1c:	1c43      	adds	r3, r0, #1
 800cf1e:	d1f3      	bne.n	800cf08 <__sfputs_r+0xa>
 800cf20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf24 <_vfiprintf_r>:
 800cf24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf28:	460d      	mov	r5, r1
 800cf2a:	b09d      	sub	sp, #116	; 0x74
 800cf2c:	4614      	mov	r4, r2
 800cf2e:	4698      	mov	r8, r3
 800cf30:	4606      	mov	r6, r0
 800cf32:	b118      	cbz	r0, 800cf3c <_vfiprintf_r+0x18>
 800cf34:	6983      	ldr	r3, [r0, #24]
 800cf36:	b90b      	cbnz	r3, 800cf3c <_vfiprintf_r+0x18>
 800cf38:	f7fe fcee 	bl	800b918 <__sinit>
 800cf3c:	4b89      	ldr	r3, [pc, #548]	; (800d164 <_vfiprintf_r+0x240>)
 800cf3e:	429d      	cmp	r5, r3
 800cf40:	d11b      	bne.n	800cf7a <_vfiprintf_r+0x56>
 800cf42:	6875      	ldr	r5, [r6, #4]
 800cf44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf46:	07d9      	lsls	r1, r3, #31
 800cf48:	d405      	bmi.n	800cf56 <_vfiprintf_r+0x32>
 800cf4a:	89ab      	ldrh	r3, [r5, #12]
 800cf4c:	059a      	lsls	r2, r3, #22
 800cf4e:	d402      	bmi.n	800cf56 <_vfiprintf_r+0x32>
 800cf50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf52:	f7ff f8f2 	bl	800c13a <__retarget_lock_acquire_recursive>
 800cf56:	89ab      	ldrh	r3, [r5, #12]
 800cf58:	071b      	lsls	r3, r3, #28
 800cf5a:	d501      	bpl.n	800cf60 <_vfiprintf_r+0x3c>
 800cf5c:	692b      	ldr	r3, [r5, #16]
 800cf5e:	b9eb      	cbnz	r3, 800cf9c <_vfiprintf_r+0x78>
 800cf60:	4629      	mov	r1, r5
 800cf62:	4630      	mov	r0, r6
 800cf64:	f7fd fcc4 	bl	800a8f0 <__swsetup_r>
 800cf68:	b1c0      	cbz	r0, 800cf9c <_vfiprintf_r+0x78>
 800cf6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf6c:	07dc      	lsls	r4, r3, #31
 800cf6e:	d50e      	bpl.n	800cf8e <_vfiprintf_r+0x6a>
 800cf70:	f04f 30ff 	mov.w	r0, #4294967295
 800cf74:	b01d      	add	sp, #116	; 0x74
 800cf76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf7a:	4b7b      	ldr	r3, [pc, #492]	; (800d168 <_vfiprintf_r+0x244>)
 800cf7c:	429d      	cmp	r5, r3
 800cf7e:	d101      	bne.n	800cf84 <_vfiprintf_r+0x60>
 800cf80:	68b5      	ldr	r5, [r6, #8]
 800cf82:	e7df      	b.n	800cf44 <_vfiprintf_r+0x20>
 800cf84:	4b79      	ldr	r3, [pc, #484]	; (800d16c <_vfiprintf_r+0x248>)
 800cf86:	429d      	cmp	r5, r3
 800cf88:	bf08      	it	eq
 800cf8a:	68f5      	ldreq	r5, [r6, #12]
 800cf8c:	e7da      	b.n	800cf44 <_vfiprintf_r+0x20>
 800cf8e:	89ab      	ldrh	r3, [r5, #12]
 800cf90:	0598      	lsls	r0, r3, #22
 800cf92:	d4ed      	bmi.n	800cf70 <_vfiprintf_r+0x4c>
 800cf94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf96:	f7ff f8d1 	bl	800c13c <__retarget_lock_release_recursive>
 800cf9a:	e7e9      	b.n	800cf70 <_vfiprintf_r+0x4c>
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	9309      	str	r3, [sp, #36]	; 0x24
 800cfa0:	2320      	movs	r3, #32
 800cfa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfa6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfaa:	2330      	movs	r3, #48	; 0x30
 800cfac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d170 <_vfiprintf_r+0x24c>
 800cfb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfb4:	f04f 0901 	mov.w	r9, #1
 800cfb8:	4623      	mov	r3, r4
 800cfba:	469a      	mov	sl, r3
 800cfbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfc0:	b10a      	cbz	r2, 800cfc6 <_vfiprintf_r+0xa2>
 800cfc2:	2a25      	cmp	r2, #37	; 0x25
 800cfc4:	d1f9      	bne.n	800cfba <_vfiprintf_r+0x96>
 800cfc6:	ebba 0b04 	subs.w	fp, sl, r4
 800cfca:	d00b      	beq.n	800cfe4 <_vfiprintf_r+0xc0>
 800cfcc:	465b      	mov	r3, fp
 800cfce:	4622      	mov	r2, r4
 800cfd0:	4629      	mov	r1, r5
 800cfd2:	4630      	mov	r0, r6
 800cfd4:	f7ff ff93 	bl	800cefe <__sfputs_r>
 800cfd8:	3001      	adds	r0, #1
 800cfda:	f000 80aa 	beq.w	800d132 <_vfiprintf_r+0x20e>
 800cfde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfe0:	445a      	add	r2, fp
 800cfe2:	9209      	str	r2, [sp, #36]	; 0x24
 800cfe4:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	f000 80a2 	beq.w	800d132 <_vfiprintf_r+0x20e>
 800cfee:	2300      	movs	r3, #0
 800cff0:	f04f 32ff 	mov.w	r2, #4294967295
 800cff4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cff8:	f10a 0a01 	add.w	sl, sl, #1
 800cffc:	9304      	str	r3, [sp, #16]
 800cffe:	9307      	str	r3, [sp, #28]
 800d000:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d004:	931a      	str	r3, [sp, #104]	; 0x68
 800d006:	4654      	mov	r4, sl
 800d008:	2205      	movs	r2, #5
 800d00a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d00e:	4858      	ldr	r0, [pc, #352]	; (800d170 <_vfiprintf_r+0x24c>)
 800d010:	f7f3 f8e6 	bl	80001e0 <memchr>
 800d014:	9a04      	ldr	r2, [sp, #16]
 800d016:	b9d8      	cbnz	r0, 800d050 <_vfiprintf_r+0x12c>
 800d018:	06d1      	lsls	r1, r2, #27
 800d01a:	bf44      	itt	mi
 800d01c:	2320      	movmi	r3, #32
 800d01e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d022:	0713      	lsls	r3, r2, #28
 800d024:	bf44      	itt	mi
 800d026:	232b      	movmi	r3, #43	; 0x2b
 800d028:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d02c:	f89a 3000 	ldrb.w	r3, [sl]
 800d030:	2b2a      	cmp	r3, #42	; 0x2a
 800d032:	d015      	beq.n	800d060 <_vfiprintf_r+0x13c>
 800d034:	9a07      	ldr	r2, [sp, #28]
 800d036:	4654      	mov	r4, sl
 800d038:	2000      	movs	r0, #0
 800d03a:	f04f 0c0a 	mov.w	ip, #10
 800d03e:	4621      	mov	r1, r4
 800d040:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d044:	3b30      	subs	r3, #48	; 0x30
 800d046:	2b09      	cmp	r3, #9
 800d048:	d94e      	bls.n	800d0e8 <_vfiprintf_r+0x1c4>
 800d04a:	b1b0      	cbz	r0, 800d07a <_vfiprintf_r+0x156>
 800d04c:	9207      	str	r2, [sp, #28]
 800d04e:	e014      	b.n	800d07a <_vfiprintf_r+0x156>
 800d050:	eba0 0308 	sub.w	r3, r0, r8
 800d054:	fa09 f303 	lsl.w	r3, r9, r3
 800d058:	4313      	orrs	r3, r2
 800d05a:	9304      	str	r3, [sp, #16]
 800d05c:	46a2      	mov	sl, r4
 800d05e:	e7d2      	b.n	800d006 <_vfiprintf_r+0xe2>
 800d060:	9b03      	ldr	r3, [sp, #12]
 800d062:	1d19      	adds	r1, r3, #4
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	9103      	str	r1, [sp, #12]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	bfbb      	ittet	lt
 800d06c:	425b      	neglt	r3, r3
 800d06e:	f042 0202 	orrlt.w	r2, r2, #2
 800d072:	9307      	strge	r3, [sp, #28]
 800d074:	9307      	strlt	r3, [sp, #28]
 800d076:	bfb8      	it	lt
 800d078:	9204      	strlt	r2, [sp, #16]
 800d07a:	7823      	ldrb	r3, [r4, #0]
 800d07c:	2b2e      	cmp	r3, #46	; 0x2e
 800d07e:	d10c      	bne.n	800d09a <_vfiprintf_r+0x176>
 800d080:	7863      	ldrb	r3, [r4, #1]
 800d082:	2b2a      	cmp	r3, #42	; 0x2a
 800d084:	d135      	bne.n	800d0f2 <_vfiprintf_r+0x1ce>
 800d086:	9b03      	ldr	r3, [sp, #12]
 800d088:	1d1a      	adds	r2, r3, #4
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	9203      	str	r2, [sp, #12]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	bfb8      	it	lt
 800d092:	f04f 33ff 	movlt.w	r3, #4294967295
 800d096:	3402      	adds	r4, #2
 800d098:	9305      	str	r3, [sp, #20]
 800d09a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d180 <_vfiprintf_r+0x25c>
 800d09e:	7821      	ldrb	r1, [r4, #0]
 800d0a0:	2203      	movs	r2, #3
 800d0a2:	4650      	mov	r0, sl
 800d0a4:	f7f3 f89c 	bl	80001e0 <memchr>
 800d0a8:	b140      	cbz	r0, 800d0bc <_vfiprintf_r+0x198>
 800d0aa:	2340      	movs	r3, #64	; 0x40
 800d0ac:	eba0 000a 	sub.w	r0, r0, sl
 800d0b0:	fa03 f000 	lsl.w	r0, r3, r0
 800d0b4:	9b04      	ldr	r3, [sp, #16]
 800d0b6:	4303      	orrs	r3, r0
 800d0b8:	3401      	adds	r4, #1
 800d0ba:	9304      	str	r3, [sp, #16]
 800d0bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0c0:	482c      	ldr	r0, [pc, #176]	; (800d174 <_vfiprintf_r+0x250>)
 800d0c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0c6:	2206      	movs	r2, #6
 800d0c8:	f7f3 f88a 	bl	80001e0 <memchr>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d03f      	beq.n	800d150 <_vfiprintf_r+0x22c>
 800d0d0:	4b29      	ldr	r3, [pc, #164]	; (800d178 <_vfiprintf_r+0x254>)
 800d0d2:	bb1b      	cbnz	r3, 800d11c <_vfiprintf_r+0x1f8>
 800d0d4:	9b03      	ldr	r3, [sp, #12]
 800d0d6:	3307      	adds	r3, #7
 800d0d8:	f023 0307 	bic.w	r3, r3, #7
 800d0dc:	3308      	adds	r3, #8
 800d0de:	9303      	str	r3, [sp, #12]
 800d0e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0e2:	443b      	add	r3, r7
 800d0e4:	9309      	str	r3, [sp, #36]	; 0x24
 800d0e6:	e767      	b.n	800cfb8 <_vfiprintf_r+0x94>
 800d0e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0ec:	460c      	mov	r4, r1
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	e7a5      	b.n	800d03e <_vfiprintf_r+0x11a>
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	3401      	adds	r4, #1
 800d0f6:	9305      	str	r3, [sp, #20]
 800d0f8:	4619      	mov	r1, r3
 800d0fa:	f04f 0c0a 	mov.w	ip, #10
 800d0fe:	4620      	mov	r0, r4
 800d100:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d104:	3a30      	subs	r2, #48	; 0x30
 800d106:	2a09      	cmp	r2, #9
 800d108:	d903      	bls.n	800d112 <_vfiprintf_r+0x1ee>
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d0c5      	beq.n	800d09a <_vfiprintf_r+0x176>
 800d10e:	9105      	str	r1, [sp, #20]
 800d110:	e7c3      	b.n	800d09a <_vfiprintf_r+0x176>
 800d112:	fb0c 2101 	mla	r1, ip, r1, r2
 800d116:	4604      	mov	r4, r0
 800d118:	2301      	movs	r3, #1
 800d11a:	e7f0      	b.n	800d0fe <_vfiprintf_r+0x1da>
 800d11c:	ab03      	add	r3, sp, #12
 800d11e:	9300      	str	r3, [sp, #0]
 800d120:	462a      	mov	r2, r5
 800d122:	4b16      	ldr	r3, [pc, #88]	; (800d17c <_vfiprintf_r+0x258>)
 800d124:	a904      	add	r1, sp, #16
 800d126:	4630      	mov	r0, r6
 800d128:	f7fb fe68 	bl	8008dfc <_printf_float>
 800d12c:	4607      	mov	r7, r0
 800d12e:	1c78      	adds	r0, r7, #1
 800d130:	d1d6      	bne.n	800d0e0 <_vfiprintf_r+0x1bc>
 800d132:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d134:	07d9      	lsls	r1, r3, #31
 800d136:	d405      	bmi.n	800d144 <_vfiprintf_r+0x220>
 800d138:	89ab      	ldrh	r3, [r5, #12]
 800d13a:	059a      	lsls	r2, r3, #22
 800d13c:	d402      	bmi.n	800d144 <_vfiprintf_r+0x220>
 800d13e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d140:	f7fe fffc 	bl	800c13c <__retarget_lock_release_recursive>
 800d144:	89ab      	ldrh	r3, [r5, #12]
 800d146:	065b      	lsls	r3, r3, #25
 800d148:	f53f af12 	bmi.w	800cf70 <_vfiprintf_r+0x4c>
 800d14c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d14e:	e711      	b.n	800cf74 <_vfiprintf_r+0x50>
 800d150:	ab03      	add	r3, sp, #12
 800d152:	9300      	str	r3, [sp, #0]
 800d154:	462a      	mov	r2, r5
 800d156:	4b09      	ldr	r3, [pc, #36]	; (800d17c <_vfiprintf_r+0x258>)
 800d158:	a904      	add	r1, sp, #16
 800d15a:	4630      	mov	r0, r6
 800d15c:	f7fc f8f2 	bl	8009344 <_printf_i>
 800d160:	e7e4      	b.n	800d12c <_vfiprintf_r+0x208>
 800d162:	bf00      	nop
 800d164:	0800d9f4 	.word	0x0800d9f4
 800d168:	0800da14 	.word	0x0800da14
 800d16c:	0800d9d4 	.word	0x0800d9d4
 800d170:	0800dc0c 	.word	0x0800dc0c
 800d174:	0800dc16 	.word	0x0800dc16
 800d178:	08008dfd 	.word	0x08008dfd
 800d17c:	0800ceff 	.word	0x0800ceff
 800d180:	0800dc12 	.word	0x0800dc12

0800d184 <_read_r>:
 800d184:	b538      	push	{r3, r4, r5, lr}
 800d186:	4d07      	ldr	r5, [pc, #28]	; (800d1a4 <_read_r+0x20>)
 800d188:	4604      	mov	r4, r0
 800d18a:	4608      	mov	r0, r1
 800d18c:	4611      	mov	r1, r2
 800d18e:	2200      	movs	r2, #0
 800d190:	602a      	str	r2, [r5, #0]
 800d192:	461a      	mov	r2, r3
 800d194:	f7f5 fb04 	bl	80027a0 <_read>
 800d198:	1c43      	adds	r3, r0, #1
 800d19a:	d102      	bne.n	800d1a2 <_read_r+0x1e>
 800d19c:	682b      	ldr	r3, [r5, #0]
 800d19e:	b103      	cbz	r3, 800d1a2 <_read_r+0x1e>
 800d1a0:	6023      	str	r3, [r4, #0]
 800d1a2:	bd38      	pop	{r3, r4, r5, pc}
 800d1a4:	20014370 	.word	0x20014370

0800d1a8 <nan>:
 800d1a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d1b0 <nan+0x8>
 800d1ac:	4770      	bx	lr
 800d1ae:	bf00      	nop
 800d1b0:	00000000 	.word	0x00000000
 800d1b4:	7ff80000 	.word	0x7ff80000

0800d1b8 <__ascii_wctomb>:
 800d1b8:	b149      	cbz	r1, 800d1ce <__ascii_wctomb+0x16>
 800d1ba:	2aff      	cmp	r2, #255	; 0xff
 800d1bc:	bf85      	ittet	hi
 800d1be:	238a      	movhi	r3, #138	; 0x8a
 800d1c0:	6003      	strhi	r3, [r0, #0]
 800d1c2:	700a      	strbls	r2, [r1, #0]
 800d1c4:	f04f 30ff 	movhi.w	r0, #4294967295
 800d1c8:	bf98      	it	ls
 800d1ca:	2001      	movls	r0, #1
 800d1cc:	4770      	bx	lr
 800d1ce:	4608      	mov	r0, r1
 800d1d0:	4770      	bx	lr
	...

0800d1d4 <__assert_func>:
 800d1d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d1d6:	4614      	mov	r4, r2
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4b09      	ldr	r3, [pc, #36]	; (800d200 <__assert_func+0x2c>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	4605      	mov	r5, r0
 800d1e0:	68d8      	ldr	r0, [r3, #12]
 800d1e2:	b14c      	cbz	r4, 800d1f8 <__assert_func+0x24>
 800d1e4:	4b07      	ldr	r3, [pc, #28]	; (800d204 <__assert_func+0x30>)
 800d1e6:	9100      	str	r1, [sp, #0]
 800d1e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1ec:	4906      	ldr	r1, [pc, #24]	; (800d208 <__assert_func+0x34>)
 800d1ee:	462b      	mov	r3, r5
 800d1f0:	f000 f80e 	bl	800d210 <fiprintf>
 800d1f4:	f000 f889 	bl	800d30a <abort>
 800d1f8:	4b04      	ldr	r3, [pc, #16]	; (800d20c <__assert_func+0x38>)
 800d1fa:	461c      	mov	r4, r3
 800d1fc:	e7f3      	b.n	800d1e6 <__assert_func+0x12>
 800d1fe:	bf00      	nop
 800d200:	20000014 	.word	0x20000014
 800d204:	0800dc1d 	.word	0x0800dc1d
 800d208:	0800dc2a 	.word	0x0800dc2a
 800d20c:	0800dc58 	.word	0x0800dc58

0800d210 <fiprintf>:
 800d210:	b40e      	push	{r1, r2, r3}
 800d212:	b503      	push	{r0, r1, lr}
 800d214:	4601      	mov	r1, r0
 800d216:	ab03      	add	r3, sp, #12
 800d218:	4805      	ldr	r0, [pc, #20]	; (800d230 <fiprintf+0x20>)
 800d21a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d21e:	6800      	ldr	r0, [r0, #0]
 800d220:	9301      	str	r3, [sp, #4]
 800d222:	f7ff fe7f 	bl	800cf24 <_vfiprintf_r>
 800d226:	b002      	add	sp, #8
 800d228:	f85d eb04 	ldr.w	lr, [sp], #4
 800d22c:	b003      	add	sp, #12
 800d22e:	4770      	bx	lr
 800d230:	20000014 	.word	0x20000014

0800d234 <_fstat_r>:
 800d234:	b538      	push	{r3, r4, r5, lr}
 800d236:	4d07      	ldr	r5, [pc, #28]	; (800d254 <_fstat_r+0x20>)
 800d238:	2300      	movs	r3, #0
 800d23a:	4604      	mov	r4, r0
 800d23c:	4608      	mov	r0, r1
 800d23e:	4611      	mov	r1, r2
 800d240:	602b      	str	r3, [r5, #0]
 800d242:	f7f5 faf2 	bl	800282a <_fstat>
 800d246:	1c43      	adds	r3, r0, #1
 800d248:	d102      	bne.n	800d250 <_fstat_r+0x1c>
 800d24a:	682b      	ldr	r3, [r5, #0]
 800d24c:	b103      	cbz	r3, 800d250 <_fstat_r+0x1c>
 800d24e:	6023      	str	r3, [r4, #0]
 800d250:	bd38      	pop	{r3, r4, r5, pc}
 800d252:	bf00      	nop
 800d254:	20014370 	.word	0x20014370

0800d258 <_isatty_r>:
 800d258:	b538      	push	{r3, r4, r5, lr}
 800d25a:	4d06      	ldr	r5, [pc, #24]	; (800d274 <_isatty_r+0x1c>)
 800d25c:	2300      	movs	r3, #0
 800d25e:	4604      	mov	r4, r0
 800d260:	4608      	mov	r0, r1
 800d262:	602b      	str	r3, [r5, #0]
 800d264:	f7f5 faf1 	bl	800284a <_isatty>
 800d268:	1c43      	adds	r3, r0, #1
 800d26a:	d102      	bne.n	800d272 <_isatty_r+0x1a>
 800d26c:	682b      	ldr	r3, [r5, #0]
 800d26e:	b103      	cbz	r3, 800d272 <_isatty_r+0x1a>
 800d270:	6023      	str	r3, [r4, #0]
 800d272:	bd38      	pop	{r3, r4, r5, pc}
 800d274:	20014370 	.word	0x20014370

0800d278 <memmove>:
 800d278:	4288      	cmp	r0, r1
 800d27a:	b510      	push	{r4, lr}
 800d27c:	eb01 0402 	add.w	r4, r1, r2
 800d280:	d902      	bls.n	800d288 <memmove+0x10>
 800d282:	4284      	cmp	r4, r0
 800d284:	4623      	mov	r3, r4
 800d286:	d807      	bhi.n	800d298 <memmove+0x20>
 800d288:	1e43      	subs	r3, r0, #1
 800d28a:	42a1      	cmp	r1, r4
 800d28c:	d008      	beq.n	800d2a0 <memmove+0x28>
 800d28e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d292:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d296:	e7f8      	b.n	800d28a <memmove+0x12>
 800d298:	4402      	add	r2, r0
 800d29a:	4601      	mov	r1, r0
 800d29c:	428a      	cmp	r2, r1
 800d29e:	d100      	bne.n	800d2a2 <memmove+0x2a>
 800d2a0:	bd10      	pop	{r4, pc}
 800d2a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d2a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2aa:	e7f7      	b.n	800d29c <memmove+0x24>

0800d2ac <_realloc_r>:
 800d2ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2b0:	4680      	mov	r8, r0
 800d2b2:	4614      	mov	r4, r2
 800d2b4:	460e      	mov	r6, r1
 800d2b6:	b921      	cbnz	r1, 800d2c2 <_realloc_r+0x16>
 800d2b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2bc:	4611      	mov	r1, r2
 800d2be:	f7fb bc89 	b.w	8008bd4 <_malloc_r>
 800d2c2:	b92a      	cbnz	r2, 800d2d0 <_realloc_r+0x24>
 800d2c4:	f7fb fc1a 	bl	8008afc <_free_r>
 800d2c8:	4625      	mov	r5, r4
 800d2ca:	4628      	mov	r0, r5
 800d2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2d0:	f000 f822 	bl	800d318 <_malloc_usable_size_r>
 800d2d4:	4284      	cmp	r4, r0
 800d2d6:	4607      	mov	r7, r0
 800d2d8:	d802      	bhi.n	800d2e0 <_realloc_r+0x34>
 800d2da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d2de:	d812      	bhi.n	800d306 <_realloc_r+0x5a>
 800d2e0:	4621      	mov	r1, r4
 800d2e2:	4640      	mov	r0, r8
 800d2e4:	f7fb fc76 	bl	8008bd4 <_malloc_r>
 800d2e8:	4605      	mov	r5, r0
 800d2ea:	2800      	cmp	r0, #0
 800d2ec:	d0ed      	beq.n	800d2ca <_realloc_r+0x1e>
 800d2ee:	42bc      	cmp	r4, r7
 800d2f0:	4622      	mov	r2, r4
 800d2f2:	4631      	mov	r1, r6
 800d2f4:	bf28      	it	cs
 800d2f6:	463a      	movcs	r2, r7
 800d2f8:	f7fb fbea 	bl	8008ad0 <memcpy>
 800d2fc:	4631      	mov	r1, r6
 800d2fe:	4640      	mov	r0, r8
 800d300:	f7fb fbfc 	bl	8008afc <_free_r>
 800d304:	e7e1      	b.n	800d2ca <_realloc_r+0x1e>
 800d306:	4635      	mov	r5, r6
 800d308:	e7df      	b.n	800d2ca <_realloc_r+0x1e>

0800d30a <abort>:
 800d30a:	b508      	push	{r3, lr}
 800d30c:	2006      	movs	r0, #6
 800d30e:	f000 f833 	bl	800d378 <raise>
 800d312:	2001      	movs	r0, #1
 800d314:	f7f5 fa3a 	bl	800278c <_exit>

0800d318 <_malloc_usable_size_r>:
 800d318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d31c:	1f18      	subs	r0, r3, #4
 800d31e:	2b00      	cmp	r3, #0
 800d320:	bfbc      	itt	lt
 800d322:	580b      	ldrlt	r3, [r1, r0]
 800d324:	18c0      	addlt	r0, r0, r3
 800d326:	4770      	bx	lr

0800d328 <_raise_r>:
 800d328:	291f      	cmp	r1, #31
 800d32a:	b538      	push	{r3, r4, r5, lr}
 800d32c:	4604      	mov	r4, r0
 800d32e:	460d      	mov	r5, r1
 800d330:	d904      	bls.n	800d33c <_raise_r+0x14>
 800d332:	2316      	movs	r3, #22
 800d334:	6003      	str	r3, [r0, #0]
 800d336:	f04f 30ff 	mov.w	r0, #4294967295
 800d33a:	bd38      	pop	{r3, r4, r5, pc}
 800d33c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d33e:	b112      	cbz	r2, 800d346 <_raise_r+0x1e>
 800d340:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d344:	b94b      	cbnz	r3, 800d35a <_raise_r+0x32>
 800d346:	4620      	mov	r0, r4
 800d348:	f000 f830 	bl	800d3ac <_getpid_r>
 800d34c:	462a      	mov	r2, r5
 800d34e:	4601      	mov	r1, r0
 800d350:	4620      	mov	r0, r4
 800d352:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d356:	f000 b817 	b.w	800d388 <_kill_r>
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d00a      	beq.n	800d374 <_raise_r+0x4c>
 800d35e:	1c59      	adds	r1, r3, #1
 800d360:	d103      	bne.n	800d36a <_raise_r+0x42>
 800d362:	2316      	movs	r3, #22
 800d364:	6003      	str	r3, [r0, #0]
 800d366:	2001      	movs	r0, #1
 800d368:	e7e7      	b.n	800d33a <_raise_r+0x12>
 800d36a:	2400      	movs	r4, #0
 800d36c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d370:	4628      	mov	r0, r5
 800d372:	4798      	blx	r3
 800d374:	2000      	movs	r0, #0
 800d376:	e7e0      	b.n	800d33a <_raise_r+0x12>

0800d378 <raise>:
 800d378:	4b02      	ldr	r3, [pc, #8]	; (800d384 <raise+0xc>)
 800d37a:	4601      	mov	r1, r0
 800d37c:	6818      	ldr	r0, [r3, #0]
 800d37e:	f7ff bfd3 	b.w	800d328 <_raise_r>
 800d382:	bf00      	nop
 800d384:	20000014 	.word	0x20000014

0800d388 <_kill_r>:
 800d388:	b538      	push	{r3, r4, r5, lr}
 800d38a:	4d07      	ldr	r5, [pc, #28]	; (800d3a8 <_kill_r+0x20>)
 800d38c:	2300      	movs	r3, #0
 800d38e:	4604      	mov	r4, r0
 800d390:	4608      	mov	r0, r1
 800d392:	4611      	mov	r1, r2
 800d394:	602b      	str	r3, [r5, #0]
 800d396:	f7f5 f9e9 	bl	800276c <_kill>
 800d39a:	1c43      	adds	r3, r0, #1
 800d39c:	d102      	bne.n	800d3a4 <_kill_r+0x1c>
 800d39e:	682b      	ldr	r3, [r5, #0]
 800d3a0:	b103      	cbz	r3, 800d3a4 <_kill_r+0x1c>
 800d3a2:	6023      	str	r3, [r4, #0]
 800d3a4:	bd38      	pop	{r3, r4, r5, pc}
 800d3a6:	bf00      	nop
 800d3a8:	20014370 	.word	0x20014370

0800d3ac <_getpid_r>:
 800d3ac:	f7f5 b9d6 	b.w	800275c <_getpid>

0800d3b0 <_init>:
 800d3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b2:	bf00      	nop
 800d3b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3b6:	bc08      	pop	{r3}
 800d3b8:	469e      	mov	lr, r3
 800d3ba:	4770      	bx	lr

0800d3bc <_fini>:
 800d3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3be:	bf00      	nop
 800d3c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3c2:	bc08      	pop	{r3}
 800d3c4:	469e      	mov	lr, r3
 800d3c6:	4770      	bx	lr
