
*** Running vivado
    with args -log top_level_block_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_block_design_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level_block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top_level_block_design_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22284
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1669.496 ; gain = 183.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_block_design_wrapper' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/hdl/top_level_block_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level_block_design' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_level_block_design_zynq_ultra_ps_e_0_3' [C:/James/test_project/test_project.runs/synth_1/.Xil/Vivado-14688-pme10D0025/realtime/top_level_block_design_zynq_ultra_ps_e_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_block_design_zynq_ultra_ps_e_0_3' (1#1) [C:/James/test_project/test_project.runs/synth_1/.Xil/Vivado-14688-pme10D0025/realtime/top_level_block_design_zynq_ultra_ps_e_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'emio_uart1_txd' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'top_level_block_design_zynq_ultra_ps_e_0_3' has 85 connections declared, but only 27 given [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top_level_block_design' (2#1) [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/synth/top_level_block_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_level_block_design_wrapper' (3#1) [C:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/hdl/top_level_block_design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.480 ; gain = 219.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.359 ; gain = 237.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.359 ; gain = 237.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1723.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/ip/top_level_block_design_zynq_ultra_ps_e_0_3/top_level_block_design_zynq_ultra_ps_e_0_3/top_level_block_design_zynq_ultra_ps_e_0_3_in_context.xdc] for cell 'top_level_block_design_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/ip/top_level_block_design_zynq_ultra_ps_e_0_3/top_level_block_design_zynq_ultra_ps_e_0_3/top_level_block_design_zynq_ultra_ps_e_0_3_in_context.xdc:2]
Finished Parsing XDC File [c:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/ip/top_level_block_design_zynq_ultra_ps_e_0_3/top_level_block_design_zynq_ultra_ps_e_0_3/top_level_block_design_zynq_ultra_ps_e_0_3_in_context.xdc] for cell 'top_level_block_design_i/zynq_ultra_ps_e_0'
Parsing XDC File [C:/James/test_project/test_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/James/test_project/test_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1774.109 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.742 ; gain = 288.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.742 ; gain = 288.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_level_block_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_block_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.742 ; gain = 288.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.742 ; gain = 288.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.742 ; gain = 288.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2281.797 ; gain = 795.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2281.871 ; gain = 795.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2300.926 ; gain = 814.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |top_level_block_design_zynq_ultra_ps_e_0_3 |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |top_level_block_design_zynq_ultra_ps_e_0 |     1|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2306.715 ; gain = 769.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.715 ; gain = 820.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2306.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2362.289 ; gain = 1301.313
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/James/test_project/test_project.runs/synth_1/top_level_block_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_block_design_wrapper_utilization_synth.rpt -pb top_level_block_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 11:58:44 2020...
