$version Generated by VerilatedVcd $end
$date Mon Jul 25 14:11:50 2022
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 ) ack $end
  $var wire  1 # clk $end
  $var wire  2 * gnt [1:0] $end
  $var wire  1 % req0 $end
  $var wire  1 & req1 $end
  $var wire  1 ' req2 $end
  $var wire  1 ( req3 $end
  $var wire  1 $ rst_n $end
  $scope module rrobin $end
   $var wire  1 ) ack $end
   $var wire  1 , change_state $end
   $var wire  1 # clk $end
   $var wire  2 * gnt [1:0] $end
   $var wire  2 + last_grant [1:0] $end
   $var wire  2 . next_state [1:0] $end
   $var wire  1 % req0 $end
   $var wire  1 & req1 $end
   $var wire  1 ' req2 $end
   $var wire  1 ( req3 $end
   $var wire  1 $ rst_n $end
   $var wire  2 - state [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#16
0#
1$
1%
0&
0'
0(
0)
b00 *
b00 +
1,
b00 -
b01 .
#26
1#
#36
0#
b01 -
b10 .
#46
1#
#56
0#
b10 -
#66
1#
#76
0#
#86
1#
#102
0#
0%
1)
0,
b00 .
#112
1#
#128
0#
1'
0)
1,
b00 -
b01 .
#138
1#
#148
0#
b10 *
b01 -
b10 .
#158
1#
#168
0#
b10 +
b10 -
#178
1#
#188
0#
#198
1#
#214
0#
0'
1)
0,
b00 .
#224
1#
#240
0#
0)
b00 -
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
#310
1#
#320
0#
#330
1#
#340
0#
#350
1#
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
#410
1#
#420
0#
#430
1#
#440
0#
#450
1#
#460
0#
#470
1#
#480
0#
#490
1#
#500
0#
#510
1#
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
#570
1#
#580
0#
#590
1#
#600
0#
#610
1#
#620
0#
#630
1#
#640
0#
#650
1#
#660
0#
#670
1#
#680
0#
#690
1#
#700
0#
#710
1#
#720
0#
#730
1#
#740
0#
#750
1#
#760
0#
#770
1#
#780
0#
#790
1#
#800
0#
#810
1#
#820
0#
#830
1#
#840
0#
#850
1#
#860
0#
#870
1#
#880
0#
#890
1#
#900
0#
#910
1#
#920
0#
#930
1#
#940
0#
#950
1#
#960
0#
#970
1#
#980
0#
#990
1#
#1000
0#
#1010
1#
#1020
0#
#1030
1#
#1040
0#
#1050
1#
#1060
0#
#1070
1#
#1080
0#
#1090
1#
#1100
0#
#1110
1#
#1120
0#
#1130
1#
#1140
0#
#1150
1#
#1160
0#
#1170
1#
#1180
0#
#1190
1#
#1200
0#
#1210
1#
#1220
0#
#1230
1#
