
Loading design for application trce from file ram00_ram0.ncd.
Design name: ram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Jan 14 00:29:13 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ram00_ram0.twr -gui -msgset C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/02-SegundoParcial/Practicas/03-ram00/promote.xml ram00_ram0.ncd ram00_ram0.prf 
Design file:     ram00_ram0.ncd
Preference file: ram00_ram0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.915ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[15]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:              13.704ns  (43.8% logic, 56.2% route), 19 logic levels.

 Constraint Details:

     13.704ns physical path delay RA00/C01/SLICE_15 to RA00/C01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.915ns

 Physical Path Details:

      Data path RA00/C01/SLICE_15 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 RA00/C01/SLICE_15 (from RA00/clkaux)
ROUTE         5     1.579     R23C19A.Q0 to     R22C19D.B1 RA00/C01/sdiv[15]
CTOF_DEL    ---     0.452     R22C19D.B1 to     R22C19D.F1 RA00/C01/SLICE_104
ROUTE         1     0.854     R22C19D.F1 to     R22C19B.A1 RA00/C01/oscout12lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C19B.A1 to     R22C19B.F1 RA00/C01/SLICE_83
ROUTE         5     0.899     R22C19B.F1 to     R22C20B.A0 RA00/C01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.A0 to     R22C20B.F0 RA00/C01/SLICE_91
ROUTE         1     1.244     R22C20B.F0 to     R21C19D.B0 RA00/C01/oscout36
CTOF_DEL    ---     0.452     R21C19D.B0 to     R21C19D.F0 RA00/C01/SLICE_86
ROUTE         2     0.859     R21C19D.F0 to     R21C18B.A1 RA00/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO RA00/C01/SLICE_13
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI RA00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                   13.704   (43.8% logic, 56.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19A.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.009ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[15]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[20]  (to RA00/clkaux +)

   Delay:              13.610ns  (43.4% logic, 56.6% route), 18 logic levels.

 Constraint Details:

     13.610ns physical path delay RA00/C01/SLICE_15 to RA00/C01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.009ns

 Physical Path Details:

      Data path RA00/C01/SLICE_15 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 RA00/C01/SLICE_15 (from RA00/clkaux)
ROUTE         5     1.579     R23C19A.Q0 to     R22C19D.B1 RA00/C01/sdiv[15]
CTOF_DEL    ---     0.452     R22C19D.B1 to     R22C19D.F1 RA00/C01/SLICE_104
ROUTE         1     0.854     R22C19D.F1 to     R22C19B.A1 RA00/C01/oscout12lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C19B.A1 to     R22C19B.F1 RA00/C01/SLICE_83
ROUTE         5     0.899     R22C19B.F1 to     R22C20B.A0 RA00/C01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.A0 to     R22C20B.F0 RA00/C01/SLICE_91
ROUTE         1     1.244     R22C20B.F0 to     R21C19D.B0 RA00/C01/oscout36
CTOF_DEL    ---     0.452     R21C19D.B0 to     R21C19D.F0 RA00/C01/SLICE_86
ROUTE         2     0.859     R21C19D.F0 to     R21C18B.A1 RA00/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C19C.FCI to     R23C19C.F1 RA00/C01/SLICE_13
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 RA00/C01/sdiv_11[20] (to RA00/clkaux)
                  --------
                   13.610   (43.4% logic, 56.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19A.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19C.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[11]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:              13.600ns  (44.1% logic, 55.9% route), 19 logic levels.

 Constraint Details:

     13.600ns physical path delay RA00/C01/SLICE_17 to RA00/C01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.019ns

 Physical Path Details:

      Data path RA00/C01/SLICE_17 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q0 RA00/C01/SLICE_17 (from RA00/clkaux)
ROUTE         3     1.275     R23C18C.Q0 to     R22C18A.B1 RA00/C01/sdiv[11]
CTOF_DEL    ---     0.452     R22C18A.B1 to     R22C18A.F1 RA00/C01/SLICE_96
ROUTE         3     1.991     R22C18A.F1 to     R22C19A.A1 RA00/C01/N_21_9
CTOF_DEL    ---     0.452     R22C19A.A1 to     R22C19A.F1 RA00/C01/SLICE_94
ROUTE         1     0.610     R22C19A.F1 to     R22C19A.B0 RA00/C01/N_18
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 RA00/C01/SLICE_94
ROUTE         1     0.903     R22C19A.F0 to     R21C18D.D0 RA00/C01/oscout44
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 RA00/C01/SLICE_88
ROUTE         2     0.552     R21C18D.F0 to     R21C18B.D1 RA00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C18B.D1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO RA00/C01/SLICE_13
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI RA00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                   13.600   (44.1% logic, 55.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18C.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[7]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:              13.563ns  (47.6% logic, 52.4% route), 20 logic levels.

 Constraint Details:

     13.563ns physical path delay RA00/C01/SLICE_19 to RA00/C01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.056ns

 Physical Path Details:

      Data path RA00/C01/SLICE_19 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18A.CLK to     R23C18A.Q0 RA00/C01/SLICE_19 (from RA00/clkaux)
ROUTE         2     1.187     R23C18A.Q0 to     R22C17B.B1 RA00/C01/sdiv[7]
CTOF_DEL    ---     0.452     R22C17B.B1 to     R22C17B.F1 RA00/C01/SLICE_112
ROUTE         3     1.230     R22C17B.F1 to     R22C18D.A1 RA00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C18D.A1 to     R22C18D.F1 RA00/C01/SLICE_97
ROUTE         2     0.667     R22C18D.F1 to     R22C18A.C0 RA00/C01/N_24_9
CTOF_DEL    ---     0.452     R22C18A.C0 to     R22C18A.F0 RA00/C01/SLICE_96
ROUTE         1     0.269     R22C18A.F0 to     R22C18B.D0 RA00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 RA00/C01/SLICE_89
ROUTE         1     0.937     R22C18B.F0 to     R21C18D.A0 RA00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R21C18D.A0 to     R21C18D.F0 RA00/C01/SLICE_88
ROUTE         2     0.552     R21C18D.F0 to     R21C18B.D1 RA00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C18B.D1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO RA00/C01/SLICE_13
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI RA00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                   13.563   (47.6% logic, 52.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[10]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:              13.562ns  (44.3% logic, 55.7% route), 19 logic levels.

 Constraint Details:

     13.562ns physical path delay RA00/C01/SLICE_18 to RA00/C01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.057ns

 Physical Path Details:

      Data path RA00/C01/SLICE_18 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18B.CLK to     R23C18B.Q1 RA00/C01/SLICE_18 (from RA00/clkaux)
ROUTE         3     1.237     R23C18B.Q1 to     R22C18A.A1 RA00/C01/sdiv[10]
CTOF_DEL    ---     0.452     R22C18A.A1 to     R22C18A.F1 RA00/C01/SLICE_96
ROUTE         3     1.991     R22C18A.F1 to     R22C19A.A1 RA00/C01/N_21_9
CTOF_DEL    ---     0.452     R22C19A.A1 to     R22C19A.F1 RA00/C01/SLICE_94
ROUTE         1     0.610     R22C19A.F1 to     R22C19A.B0 RA00/C01/N_18
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 RA00/C01/SLICE_94
ROUTE         1     0.903     R22C19A.F0 to     R21C18D.D0 RA00/C01/oscout44
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 RA00/C01/SLICE_88
ROUTE         2     0.552     R21C18D.F0 to     R21C18B.D1 RA00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C18B.D1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO RA00/C01/SLICE_13
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI RA00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                   13.562   (44.3% logic, 55.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18B.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[15]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[19]  (to RA00/clkaux +)

   Delay:              13.558ns  (43.2% logic, 56.8% route), 18 logic levels.

 Constraint Details:

     13.558ns physical path delay RA00/C01/SLICE_15 to RA00/C01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.061ns

 Physical Path Details:

      Data path RA00/C01/SLICE_15 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 RA00/C01/SLICE_15 (from RA00/clkaux)
ROUTE         5     1.579     R23C19A.Q0 to     R22C19D.B1 RA00/C01/sdiv[15]
CTOF_DEL    ---     0.452     R22C19D.B1 to     R22C19D.F1 RA00/C01/SLICE_104
ROUTE         1     0.854     R22C19D.F1 to     R22C19B.A1 RA00/C01/oscout12lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C19B.A1 to     R22C19B.F1 RA00/C01/SLICE_83
ROUTE         5     0.899     R22C19B.F1 to     R22C20B.A0 RA00/C01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.A0 to     R22C20B.F0 RA00/C01/SLICE_91
ROUTE         1     1.244     R22C20B.F0 to     R21C19D.B0 RA00/C01/oscout36
CTOF_DEL    ---     0.452     R21C19D.B0 to     R21C19D.F0 RA00/C01/SLICE_86
ROUTE         2     0.859     R21C19D.F0 to     R21C18B.A1 RA00/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R23C19C.FCI to     R23C19C.F0 RA00/C01/SLICE_13
ROUTE         1     0.000     R23C19C.F0 to    R23C19C.DI0 RA00/C01/sdiv_11[19] (to RA00/clkaux)
                  --------
                   13.558   (43.2% logic, 56.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19A.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19C.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[7]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:              13.507ns  (44.4% logic, 55.6% route), 19 logic levels.

 Constraint Details:

     13.507ns physical path delay RA00/C01/SLICE_19 to RA00/C01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.112ns

 Physical Path Details:

      Data path RA00/C01/SLICE_19 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18A.CLK to     R23C18A.Q0 RA00/C01/SLICE_19 (from RA00/clkaux)
ROUTE         2     1.187     R23C18A.Q0 to     R22C17B.B1 RA00/C01/sdiv[7]
CTOF_DEL    ---     0.452     R22C17B.B1 to     R22C17B.F1 RA00/C01/SLICE_112
ROUTE         3     1.049     R22C17B.F1 to     R22C19B.C1 RA00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C19B.C1 to     R22C19B.F1 RA00/C01/SLICE_83
ROUTE         5     0.899     R22C19B.F1 to     R22C20B.A0 RA00/C01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.A0 to     R22C20B.F0 RA00/C01/SLICE_91
ROUTE         1     1.244     R22C20B.F0 to     R21C19D.B0 RA00/C01/oscout36
CTOF_DEL    ---     0.452     R21C19D.B0 to     R21C19D.F0 RA00/C01/SLICE_86
ROUTE         2     0.859     R21C19D.F0 to     R21C18B.A1 RA00/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO RA00/C01/SLICE_13
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI RA00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                   13.507   (44.4% logic, 55.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[11]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[20]  (to RA00/clkaux +)

   Delay:              13.506ns  (43.8% logic, 56.2% route), 18 logic levels.

 Constraint Details:

     13.506ns physical path delay RA00/C01/SLICE_17 to RA00/C01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.113ns

 Physical Path Details:

      Data path RA00/C01/SLICE_17 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q0 RA00/C01/SLICE_17 (from RA00/clkaux)
ROUTE         3     1.275     R23C18C.Q0 to     R22C18A.B1 RA00/C01/sdiv[11]
CTOF_DEL    ---     0.452     R22C18A.B1 to     R22C18A.F1 RA00/C01/SLICE_96
ROUTE         3     1.991     R22C18A.F1 to     R22C19A.A1 RA00/C01/N_21_9
CTOF_DEL    ---     0.452     R22C19A.A1 to     R22C19A.F1 RA00/C01/SLICE_94
ROUTE         1     0.610     R22C19A.F1 to     R22C19A.B0 RA00/C01/N_18
CTOF_DEL    ---     0.452     R22C19A.B0 to     R22C19A.F0 RA00/C01/SLICE_94
ROUTE         1     0.903     R22C19A.F0 to     R21C18D.D0 RA00/C01/oscout44
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 RA00/C01/SLICE_88
ROUTE         2     0.552     R21C18D.F0 to     R21C18B.D1 RA00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C18B.D1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C19C.FCI to     R23C19C.F1 RA00/C01/SLICE_13
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 RA00/C01/sdiv_11[20] (to RA00/clkaux)
                  --------
                   13.506   (43.8% logic, 56.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18C.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19C.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[14]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:              13.473ns  (44.6% logic, 55.4% route), 19 logic levels.

 Constraint Details:

     13.473ns physical path delay RA00/C01/SLICE_16 to RA00/C01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.146ns

 Physical Path Details:

      Data path RA00/C01/SLICE_16 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q1 RA00/C01/SLICE_16 (from RA00/clkaux)
ROUTE         5     1.348     R23C18D.Q1 to     R22C19D.D1 RA00/C01/sdiv[14]
CTOF_DEL    ---     0.452     R22C19D.D1 to     R22C19D.F1 RA00/C01/SLICE_104
ROUTE         1     0.854     R22C19D.F1 to     R22C19B.A1 RA00/C01/oscout12lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C19B.A1 to     R22C19B.F1 RA00/C01/SLICE_83
ROUTE         5     0.899     R22C19B.F1 to     R22C20B.A0 RA00/C01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.A0 to     R22C20B.F0 RA00/C01/SLICE_91
ROUTE         1     1.244     R22C20B.F0 to     R21C19D.B0 RA00/C01/oscout36
CTOF_DEL    ---     0.452     R21C19D.B0 to     R21C19D.F0 RA00/C01/SLICE_86
ROUTE         2     0.859     R21C19D.F0 to     R21C18B.A1 RA00/C01/un1_oscout73_4
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C19C.FCI to    R23C19C.FCO RA00/C01/SLICE_13
ROUTE         1     0.000    R23C19C.FCO to    R23C19D.FCI RA00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C19D.FCI to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                   13.473   (44.6% logic, 55.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[7]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[20]  (to RA00/clkaux +)

   Delay:              13.469ns  (47.2% logic, 52.8% route), 19 logic levels.

 Constraint Details:

     13.469ns physical path delay RA00/C01/SLICE_19 to RA00/C01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.150ns

 Physical Path Details:

      Data path RA00/C01/SLICE_19 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18A.CLK to     R23C18A.Q0 RA00/C01/SLICE_19 (from RA00/clkaux)
ROUTE         2     1.187     R23C18A.Q0 to     R22C17B.B1 RA00/C01/sdiv[7]
CTOF_DEL    ---     0.452     R22C17B.B1 to     R22C17B.F1 RA00/C01/SLICE_112
ROUTE         3     1.230     R22C17B.F1 to     R22C18D.A1 RA00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C18D.A1 to     R22C18D.F1 RA00/C01/SLICE_97
ROUTE         2     0.667     R22C18D.F1 to     R22C18A.C0 RA00/C01/N_24_9
CTOF_DEL    ---     0.452     R22C18A.C0 to     R22C18A.F0 RA00/C01/SLICE_96
ROUTE         1     0.269     R22C18A.F0 to     R22C18B.D0 RA00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R22C18B.D0 to     R22C18B.F0 RA00/C01/SLICE_89
ROUTE         1     0.937     R22C18B.F0 to     R21C18D.A0 RA00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R21C18D.A0 to     R21C18D.F0 RA00/C01/SLICE_88
ROUTE         2     0.552     R21C18D.F0 to     R21C18B.D1 RA00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C18B.D1 to     R21C18B.F1 RA00/C01/SLICE_72
ROUTE         2     0.664     R21C18B.F1 to     R21C19A.C0 RA00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R21C19A.C0 to     R21C19A.F0 RA00/C01/SLICE_85
ROUTE         1     1.602     R21C19A.F0 to     R23C17A.A0 RA00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R23C17A.A0 to    R23C17A.FCO RA00/C01/SLICE_23
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI RA00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C17B.FCI to    R23C17B.FCO RA00/C01/SLICE_22
ROUTE         1     0.000    R23C17B.FCO to    R23C17C.FCI RA00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C17C.FCI to    R23C17C.FCO RA00/C01/SLICE_21
ROUTE         1     0.000    R23C17C.FCO to    R23C17D.FCI RA00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C17D.FCI to    R23C17D.FCO RA00/C01/SLICE_20
ROUTE         1     0.000    R23C17D.FCO to    R23C18A.FCI RA00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C18A.FCI to    R23C18A.FCO RA00/C01/SLICE_19
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI RA00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C18B.FCI to    R23C18B.FCO RA00/C01/SLICE_18
ROUTE         1     0.000    R23C18B.FCO to    R23C18C.FCI RA00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C18C.FCI to    R23C18C.FCO RA00/C01/SLICE_17
ROUTE         1     0.000    R23C18C.FCO to    R23C18D.FCI RA00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C18D.FCI to    R23C18D.FCO RA00/C01/SLICE_16
ROUTE         1     0.000    R23C18D.FCO to    R23C19A.FCI RA00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C19A.FCI to    R23C19A.FCO RA00/C01/SLICE_15
ROUTE         1     0.000    R23C19A.FCO to    R23C19B.FCI RA00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C19B.FCI to    R23C19B.FCO RA00/C01/SLICE_14
ROUTE         1     0.000    R23C19B.FCO to    R23C19C.FCI RA00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C19C.FCI to     R23C19C.F1 RA00/C01/SLICE_13
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 RA00/C01/sdiv_11[20] (to RA00/clkaux)
                  --------
                   13.469   (47.2% logic, 52.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C19C.CLK RA00/clkaux
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

Report:   72.181MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/clkaux" 2.080000    |             |             |
MHz ;                                   |    2.080 MHz|   72.181 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/C01/SLICE_54.Q0   Loads: 44
   No transfer within this clock domain is found

Clock Domain: RA00/clkaux   Source: RA00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RA00/clkaux" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 704 connections (72.06% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Jan 14 00:29:14 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ram00_ram0.twr -gui -msgset C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/02-SegundoParcial/Practicas/03-ram00/promote.xml ram00_ram0.ncd ram00_ram0.prf 
Design file:     ram00_ram0.ncd
Preference file: ram00_ram0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[20]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[20]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_13 to RA00/C01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_13 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C19C.CLK to     R23C19C.Q1 RA00/C01/SLICE_13 (from RA00/clkaux)
ROUTE         7     0.132     R23C19C.Q1 to     R23C19C.A1 RA00/C01/sdiv[20]
CTOF_DEL    ---     0.101     R23C19C.A1 to     R23C19C.F1 RA00/C01/SLICE_13
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 RA00/C01/sdiv_11[20] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C19C.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C19C.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[4]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[4]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_21 to RA00/C01/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_21 to RA00/C01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17C.CLK to     R23C17C.Q1 RA00/C01/SLICE_21 (from RA00/clkaux)
ROUTE         2     0.132     R23C17C.Q1 to     R23C17C.A1 RA00/C01/sdiv[4]
CTOF_DEL    ---     0.101     R23C17C.A1 to     R23C17C.F1 RA00/C01/SLICE_21
ROUTE         1     0.000     R23C17C.F1 to    R23C17C.DI1 RA00/C01/sdiv_11[4] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C17C.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C17C.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[10]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[10]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_18 to RA00/C01/SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_18 to RA00/C01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18B.CLK to     R23C18B.Q1 RA00/C01/SLICE_18 (from RA00/clkaux)
ROUTE         3     0.132     R23C18B.Q1 to     R23C18B.A1 RA00/C01/sdiv[10]
CTOF_DEL    ---     0.101     R23C18B.A1 to     R23C18B.F1 RA00/C01/SLICE_18
ROUTE         1     0.000     R23C18B.F1 to    R23C18B.DI1 RA00/C01/sdiv_11[10] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18B.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18B.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[8]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[8]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_19 to RA00/C01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_19 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18A.CLK to     R23C18A.Q1 RA00/C01/SLICE_19 (from RA00/clkaux)
ROUTE         3     0.132     R23C18A.Q1 to     R23C18A.A1 RA00/C01/sdiv[8]
CTOF_DEL    ---     0.101     R23C18A.A1 to     R23C18A.F1 RA00/C01/SLICE_19
ROUTE         1     0.000     R23C18A.F1 to    R23C18A.DI1 RA00/C01/sdiv_11[8] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[14]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[14]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_16 to RA00/C01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_16 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18D.CLK to     R23C18D.Q1 RA00/C01/SLICE_16 (from RA00/clkaux)
ROUTE         5     0.132     R23C18D.Q1 to     R23C18D.A1 RA00/C01/sdiv[14]
CTOF_DEL    ---     0.101     R23C18D.A1 to     R23C18D.F1 RA00/C01/SLICE_16
ROUTE         1     0.000     R23C18D.F1 to    R23C18D.DI1 RA00/C01/sdiv_11[14] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18D.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18D.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[17]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[17]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_14 to RA00/C01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_14 to RA00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C19B.CLK to     R23C19B.Q0 RA00/C01/SLICE_14 (from RA00/clkaux)
ROUTE         7     0.132     R23C19B.Q0 to     R23C19B.A0 RA00/C01/sdiv[17]
CTOF_DEL    ---     0.101     R23C19B.A0 to     R23C19B.F0 RA00/C01/SLICE_14
ROUTE         1     0.000     R23C19B.F0 to    R23C19B.DI0 RA00/C01/sdiv_11[17] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C19B.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C19B.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[2]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[2]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_22 to RA00/C01/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_22 to RA00/C01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C17B.CLK to     R23C17B.Q1 RA00/C01/SLICE_22 (from RA00/clkaux)
ROUTE         2     0.132     R23C17B.Q1 to     R23C17B.A1 RA00/C01/sdiv[2]
CTOF_DEL    ---     0.101     R23C17B.A1 to     R23C17B.F1 RA00/C01/SLICE_22
ROUTE         1     0.000     R23C17B.F1 to    R23C17B.DI1 RA00/C01/sdiv_11[2] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C17B.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C17B.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[21]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[21]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_12 to RA00/C01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_12 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C19D.CLK to     R23C19D.Q0 RA00/C01/SLICE_12 (from RA00/clkaux)
ROUTE         7     0.132     R23C19D.Q0 to     R23C19D.A0 RA00/C01/sdiv[21]
CTOF_DEL    ---     0.101     R23C19D.A0 to     R23C19D.F0 RA00/C01/SLICE_12
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 RA00/C01/sdiv_11[21] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C19D.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[13]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[13]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_16 to RA00/C01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_16 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18D.CLK to     R23C18D.Q0 RA00/C01/SLICE_16 (from RA00/clkaux)
ROUTE         5     0.132     R23C18D.Q0 to     R23C18D.A0 RA00/C01/sdiv[13]
CTOF_DEL    ---     0.101     R23C18D.A0 to     R23C18D.F0 RA00/C01/SLICE_16
ROUTE         1     0.000     R23C18D.F0 to    R23C18D.DI0 RA00/C01/sdiv_11[13] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18D.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18D.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/C01/sdiv[7]  (from RA00/clkaux +)
   Destination:    FF         Data in        RA00/C01/sdiv[7]  (to RA00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/C01/SLICE_19 to RA00/C01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/C01/SLICE_19 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C18A.CLK to     R23C18A.Q0 RA00/C01/SLICE_19 (from RA00/clkaux)
ROUTE         2     0.132     R23C18A.Q0 to     R23C18A.A0 RA00/C01/sdiv[7]
CTOF_DEL    ---     0.101     R23C18A.A0 to     R23C18A.F0 RA00/C01/SLICE_19
ROUTE         1     0.000     R23C18A.F0 to    R23C18A.DI0 RA00/C01/sdiv_11[7] (to RA00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/C00/OSCInst0 to RA00/C01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C18A.CLK RA00/clkaux
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/clkaux" 2.080000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/C01/SLICE_54.Q0   Loads: 44
   No transfer within this clock domain is found

Clock Domain: RA00/clkaux   Source: RA00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RA00/clkaux" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 704 connections (72.06% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

