<stg><name>Autoencoder</name>


<trans_list>

<trans id="282" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %epochs = alloca i32 1

]]></Node>
<StgValue><ssdm name="epochs"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
entry:1 %EncoderWeights_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %EncoderWeights_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %EncoderWeights_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %EncoderWeights_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %EncoderWeights_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %EncoderWeights_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32">
<![CDATA[
entry:7 %EncoderWeights_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:8 %EncoderWeights_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:9 %EncoderWeights_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32">
<![CDATA[
entry:10 %EncoderWeights_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:11 %EncoderWeights_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32">
<![CDATA[
entry:12 %EncoderWeights_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32">
<![CDATA[
entry:13 %EncoderWeights_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_12"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32">
<![CDATA[
entry:14 %EncoderWeights_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_13"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32">
<![CDATA[
entry:15 %EncoderWeights_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_14"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32">
<![CDATA[
entry:16 %EncoderWeights_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_15"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32">
<![CDATA[
entry:17 %EncoderWeights_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_16"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32">
<![CDATA[
entry:18 %EncoderWeights_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32">
<![CDATA[
entry:19 %EncoderWeights_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_18"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32">
<![CDATA[
entry:20 %EncoderWeights_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_19"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32">
<![CDATA[
entry:21 %EncoderWeights_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_20"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32">
<![CDATA[
entry:22 %EncoderWeights_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_21"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
entry:23 %EncoderWeights_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_22"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32">
<![CDATA[
entry:24 %EncoderWeights_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_23"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32">
<![CDATA[
entry:25 %EncoderWeights_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_24"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32">
<![CDATA[
entry:26 %EncoderWeights_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_25"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32">
<![CDATA[
entry:27 %EncoderWeights_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_26"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
entry:28 %EncoderWeights_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_27"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32">
<![CDATA[
entry:29 %EncoderWeights_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_28"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32">
<![CDATA[
entry:30 %EncoderWeights_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_29"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32">
<![CDATA[
entry:31 %EncoderWeights_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_30"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
entry:32 %EncoderWeights_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_31"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32">
<![CDATA[
entry:33 %EncoderWeights_V_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_32"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32">
<![CDATA[
entry:34 %EncoderWeights_V_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_33"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32">
<![CDATA[
entry:35 %EncoderWeights_V_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_34"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32">
<![CDATA[
entry:36 %EncoderWeights_V_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_35"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32">
<![CDATA[
entry:37 %EncoderWeights_V_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_36"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32">
<![CDATA[
entry:38 %EncoderWeights_V_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_37"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
entry:39 %EncoderWeights_V_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_38"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32">
<![CDATA[
entry:40 %EncoderWeights_V_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_39"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
entry:41 %DecoderWeights_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32">
<![CDATA[
entry:42 %DecoderWeights_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32">
<![CDATA[
entry:43 %DecoderWeights_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32">
<![CDATA[
entry:44 %DecoderWeights_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32">
<![CDATA[
entry:45 %DecoderWeights_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32">
<![CDATA[
entry:46 %DecoderWeights_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32">
<![CDATA[
entry:47 %DecoderWeights_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32">
<![CDATA[
entry:48 %DecoderWeights_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32">
<![CDATA[
entry:49 %DecoderWeights_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32">
<![CDATA[
entry:50 %DecoderWeights_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32">
<![CDATA[
entry:51 %DecoderWeights_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
entry:52 %DecoderWeights_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
entry:53 %DecoderWeights_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_12"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32">
<![CDATA[
entry:54 %DecoderWeights_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32">
<![CDATA[
entry:55 %DecoderWeights_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_14"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32">
<![CDATA[
entry:56 %DecoderWeights_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_15"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32">
<![CDATA[
entry:57 %DecoderWeights_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32">
<![CDATA[
entry:58 %DecoderWeights_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_17"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
entry:59 %DecoderWeights_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_18"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32">
<![CDATA[
entry:60 %DecoderWeights_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_19"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
entry:61 %DecoderWeights_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_20"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32">
<![CDATA[
entry:62 %DecoderWeights_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_21"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32">
<![CDATA[
entry:63 %DecoderWeights_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_22"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32">
<![CDATA[
entry:64 %DecoderWeights_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_23"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32">
<![CDATA[
entry:65 %DecoderWeights_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_24"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32">
<![CDATA[
entry:66 %DecoderWeights_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_25"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32">
<![CDATA[
entry:67 %DecoderWeights_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_26"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32">
<![CDATA[
entry:68 %DecoderWeights_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_27"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32">
<![CDATA[
entry:69 %DecoderWeights_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_28"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32">
<![CDATA[
entry:70 %DecoderWeights_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_29"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32">
<![CDATA[
entry:71 %DecoderWeights_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_30"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32">
<![CDATA[
entry:72 %DecoderWeights_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_31"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32">
<![CDATA[
entry:73 %DecoderWeights_V_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_32"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32">
<![CDATA[
entry:74 %DecoderWeights_V_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_33"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32">
<![CDATA[
entry:75 %DecoderWeights_V_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_34"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32">
<![CDATA[
entry:76 %DecoderWeights_V_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_35"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32">
<![CDATA[
entry:77 %DecoderWeights_V_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_36"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32">
<![CDATA[
entry:78 %DecoderWeights_V_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_37"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32">
<![CDATA[
entry:79 %DecoderWeights_V_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_38"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32">
<![CDATA[
entry:80 %DecoderWeights_V_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_39"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:81 %DecWeights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %DecWeights

]]></Node>
<StgValue><ssdm name="DecWeights_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:82 %EncWeights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %EncWeights

]]></Node>
<StgValue><ssdm name="EncWeights_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:83 %DataIn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %DataIn

]]></Node>
<StgValue><ssdm name="DataIn_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="64">
<![CDATA[
entry:84 %OutputValues_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutputValues_V_loc"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="64">
<![CDATA[
entry:85 %OutputValues_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutputValues_V_1_loc"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64">
<![CDATA[
entry:86 %OutputValues_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutputValues_V_2_loc"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64">
<![CDATA[
entry:87 %OutputValues_V_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutputValues_V_3_loc"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="64">
<![CDATA[
entry:117 %PrevEncoderWeightChanges = alloca i64 1

]]></Node>
<StgValue><ssdm name="PrevEncoderWeightChanges"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="64">
<![CDATA[
entry:118 %EncoderWeightChanges = alloca i64 1

]]></Node>
<StgValue><ssdm name="EncoderWeightChanges"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="64">
<![CDATA[
entry:119 %PrevDecoderWeightChanges = alloca i64 1

]]></Node>
<StgValue><ssdm name="PrevDecoderWeightChanges"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="64">
<![CDATA[
entry:120 %DecoderWeightChanges = alloca i64 1

]]></Node>
<StgValue><ssdm name="DecoderWeightChanges"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="64">
<![CDATA[
entry:121 %TotalErrorDeltas = alloca i64 1

]]></Node>
<StgValue><ssdm name="TotalErrorDeltas"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="64">
<![CDATA[
entry:122 %Deltas_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="Deltas_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:123 %write_ln37 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %ErrorP, i1 0

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:134 %store_ln88 = store i17 0, i17 %epochs

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:124 %gmem_addr = getelementptr i8 %gmem, i64 %DataIn_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:128 %gmem0_addr = getelementptr i8 %gmem0, i64 %EncWeights_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:125 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:129 %empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 40

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:126 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_52_1, i8 %gmem, i64 %DataIn_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry:127 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_58_2, i1 %OutputValues_V_3_loc, i1 %OutputValues_V_2_loc, i1 %OutputValues_V_1_loc, i1 %OutputValues_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="0">
<![CDATA[
entry:130 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_63_3, i8 %gmem0, i64 %EncWeights_read, i1 %EncoderWeights_V_39, i1 %EncoderWeights_V, i1 %EncoderWeights_V_1, i1 %EncoderWeights_V_2, i1 %EncoderWeights_V_3, i1 %EncoderWeights_V_4, i1 %EncoderWeights_V_5, i1 %EncoderWeights_V_6, i1 %EncoderWeights_V_7, i1 %EncoderWeights_V_8, i1 %EncoderWeights_V_9, i1 %EncoderWeights_V_10, i1 %EncoderWeights_V_11, i1 %EncoderWeights_V_12, i1 %EncoderWeights_V_13, i1 %EncoderWeights_V_14, i1 %EncoderWeights_V_15, i1 %EncoderWeights_V_16, i1 %EncoderWeights_V_17, i1 %EncoderWeights_V_18, i1 %EncoderWeights_V_19, i1 %EncoderWeights_V_20, i1 %EncoderWeights_V_21, i1 %EncoderWeights_V_22, i1 %EncoderWeights_V_23, i1 %EncoderWeights_V_24, i1 %EncoderWeights_V_25, i1 %EncoderWeights_V_26, i1 %EncoderWeights_V_27, i1 %EncoderWeights_V_28, i1 %EncoderWeights_V_29, i1 %EncoderWeights_V_30, i1 %EncoderWeights_V_31, i1 %EncoderWeights_V_32, i1 %EncoderWeights_V_33, i1 %EncoderWeights_V_34, i1 %EncoderWeights_V_35, i1 %EncoderWeights_V_36, i1 %EncoderWeights_V_37, i1 %EncoderWeights_V_38

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:126 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_52_1, i8 %gmem, i64 %DataIn_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry:127 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_58_2, i1 %OutputValues_V_3_loc, i1 %OutputValues_V_2_loc, i1 %OutputValues_V_1_loc, i1 %OutputValues_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="0">
<![CDATA[
entry:130 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_63_3, i8 %gmem0, i64 %EncWeights_read, i1 %EncoderWeights_V_39, i1 %EncoderWeights_V, i1 %EncoderWeights_V_1, i1 %EncoderWeights_V_2, i1 %EncoderWeights_V_3, i1 %EncoderWeights_V_4, i1 %EncoderWeights_V_5, i1 %EncoderWeights_V_6, i1 %EncoderWeights_V_7, i1 %EncoderWeights_V_8, i1 %EncoderWeights_V_9, i1 %EncoderWeights_V_10, i1 %EncoderWeights_V_11, i1 %EncoderWeights_V_12, i1 %EncoderWeights_V_13, i1 %EncoderWeights_V_14, i1 %EncoderWeights_V_15, i1 %EncoderWeights_V_16, i1 %EncoderWeights_V_17, i1 %EncoderWeights_V_18, i1 %EncoderWeights_V_19, i1 %EncoderWeights_V_20, i1 %EncoderWeights_V_21, i1 %EncoderWeights_V_22, i1 %EncoderWeights_V_23, i1 %EncoderWeights_V_24, i1 %EncoderWeights_V_25, i1 %EncoderWeights_V_26, i1 %EncoderWeights_V_27, i1 %EncoderWeights_V_28, i1 %EncoderWeights_V_29, i1 %EncoderWeights_V_30, i1 %EncoderWeights_V_31, i1 %EncoderWeights_V_32, i1 %EncoderWeights_V_33, i1 %EncoderWeights_V_34, i1 %EncoderWeights_V_35, i1 %EncoderWeights_V_36, i1 %EncoderWeights_V_37, i1 %EncoderWeights_V_38

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:131 %gmem0_addr_1 = getelementptr i8 %gmem0, i64 %DecWeights_read

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="145" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="147" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="149" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:132 %empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 40

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="0">
<![CDATA[
entry:133 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_69_4, i8 %gmem0, i64 %DecWeights_read, i1 %DecoderWeights_V_39, i1 %DecoderWeights_V, i1 %DecoderWeights_V_1, i1 %DecoderWeights_V_2, i1 %DecoderWeights_V_3, i1 %DecoderWeights_V_4, i1 %DecoderWeights_V_5, i1 %DecoderWeights_V_6, i1 %DecoderWeights_V_7, i1 %DecoderWeights_V_8, i1 %DecoderWeights_V_9, i1 %DecoderWeights_V_10, i1 %DecoderWeights_V_11, i1 %DecoderWeights_V_12, i1 %DecoderWeights_V_13, i1 %DecoderWeights_V_14, i1 %DecoderWeights_V_15, i1 %DecoderWeights_V_16, i1 %DecoderWeights_V_17, i1 %DecoderWeights_V_18, i1 %DecoderWeights_V_19, i1 %DecoderWeights_V_20, i1 %DecoderWeights_V_21, i1 %DecoderWeights_V_22, i1 %DecoderWeights_V_23, i1 %DecoderWeights_V_24, i1 %DecoderWeights_V_25, i1 %DecoderWeights_V_26, i1 %DecoderWeights_V_27, i1 %DecoderWeights_V_28, i1 %DecoderWeights_V_29, i1 %DecoderWeights_V_30, i1 %DecoderWeights_V_31, i1 %DecoderWeights_V_32, i1 %DecoderWeights_V_33, i1 %DecoderWeights_V_34, i1 %DecoderWeights_V_35, i1 %DecoderWeights_V_36, i1 %DecoderWeights_V_37, i1 %DecoderWeights_V_38

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:88 %spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln8"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_31, void @empty_32, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:90 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_32, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:92 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DataIn, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DataIn, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataDimensionP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataDimensionP, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataDimensionP, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:98 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %HiddenDimensionP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HiddenDimensionP, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HiddenDimensionP, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %EncWeights, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %EncWeights, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DecWeights, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_7, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DecWeights, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:105 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %LearningRateP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %LearningRateP, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %LearningRateP, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:108 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MomentumP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %MomentumP, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %MomentumP, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DataOut, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DataOut, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:113 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ErrorP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ErrorP, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ErrorP, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="0">
<![CDATA[
entry:133 %call_ln0 = call void @Autoencoder_Pipeline_VITIS_LOOP_69_4, i8 %gmem0, i64 %DecWeights_read, i1 %DecoderWeights_V_39, i1 %DecoderWeights_V, i1 %DecoderWeights_V_1, i1 %DecoderWeights_V_2, i1 %DecoderWeights_V_3, i1 %DecoderWeights_V_4, i1 %DecoderWeights_V_5, i1 %DecoderWeights_V_6, i1 %DecoderWeights_V_7, i1 %DecoderWeights_V_8, i1 %DecoderWeights_V_9, i1 %DecoderWeights_V_10, i1 %DecoderWeights_V_11, i1 %DecoderWeights_V_12, i1 %DecoderWeights_V_13, i1 %DecoderWeights_V_14, i1 %DecoderWeights_V_15, i1 %DecoderWeights_V_16, i1 %DecoderWeights_V_17, i1 %DecoderWeights_V_18, i1 %DecoderWeights_V_19, i1 %DecoderWeights_V_20, i1 %DecoderWeights_V_21, i1 %DecoderWeights_V_22, i1 %DecoderWeights_V_23, i1 %DecoderWeights_V_24, i1 %DecoderWeights_V_25, i1 %DecoderWeights_V_26, i1 %DecoderWeights_V_27, i1 %DecoderWeights_V_28, i1 %DecoderWeights_V_29, i1 %DecoderWeights_V_30, i1 %DecoderWeights_V_31, i1 %DecoderWeights_V_32, i1 %DecoderWeights_V_33, i1 %DecoderWeights_V_34, i1 %DecoderWeights_V_35, i1 %DecoderWeights_V_36, i1 %DecoderWeights_V_37, i1 %DecoderWeights_V_38

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
entry:135 %br_ln88 = br void %VITIS_LOOP_90_6

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_6:0 %epochs_1 = load i17 %epochs

]]></Node>
<StgValue><ssdm name="epochs_1"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_90_6:1 %icmp_ln88 = icmp_eq  i17 %epochs_1, i17 100000

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_90_6:2 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100000, i64 100000, i64 100000

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_90_6:3 %epochs_2 = add i17 %epochs_1, i17 1

]]></Node>
<StgValue><ssdm name="epochs_2"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_90_6:4 %br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_90_6.split, void %for.end140

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_6.split:0 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_90_6.split:1 %br_ln90 = br void %for.inc135

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0">
<![CDATA[
for.end140:0 %ret_ln130 = ret

]]></Node>
<StgValue><ssdm name="ret_ln130"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc135:0 %s = phi i8 0, void %VITIS_LOOP_90_6.split, i8 %add_ln90, void %for.inc135.split

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc135:1 %icmp_ln90 = icmp_eq  i8 %s, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc135:2 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc135:3 %add_ln90 = add i8 %s, i8 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc135:4 %br_ln90 = br i1 %icmp_ln90, void %for.inc135.split, void %for.inc138

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:0 %EncoderWeights_V_load = load i1 %EncoderWeights_V

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_load"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:1 %EncoderWeights_V_1_load = load i1 %EncoderWeights_V_1

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_1_load"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:2 %EncoderWeights_V_2_load = load i1 %EncoderWeights_V_2

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_2_load"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:3 %EncoderWeights_V_3_load = load i1 %EncoderWeights_V_3

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_3_load"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:4 %EncoderWeights_V_4_load = load i1 %EncoderWeights_V_4

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_4_load"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:5 %EncoderWeights_V_5_load = load i1 %EncoderWeights_V_5

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_5_load"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:6 %EncoderWeights_V_6_load = load i1 %EncoderWeights_V_6

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_6_load"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:7 %EncoderWeights_V_7_load = load i1 %EncoderWeights_V_7

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_7_load"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:8 %EncoderWeights_V_8_load = load i1 %EncoderWeights_V_8

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_8_load"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:9 %EncoderWeights_V_9_load = load i1 %EncoderWeights_V_9

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_9_load"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:10 %EncoderWeights_V_10_load = load i1 %EncoderWeights_V_10

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_10_load"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:11 %EncoderWeights_V_11_load = load i1 %EncoderWeights_V_11

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_11_load"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:12 %EncoderWeights_V_12_load = load i1 %EncoderWeights_V_12

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_12_load"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:13 %EncoderWeights_V_13_load = load i1 %EncoderWeights_V_13

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_13_load"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:14 %EncoderWeights_V_14_load = load i1 %EncoderWeights_V_14

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_14_load"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:15 %EncoderWeights_V_15_load = load i1 %EncoderWeights_V_15

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_15_load"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:16 %EncoderWeights_V_16_load = load i1 %EncoderWeights_V_16

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_16_load"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:17 %EncoderWeights_V_17_load = load i1 %EncoderWeights_V_17

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_17_load"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:18 %EncoderWeights_V_18_load = load i1 %EncoderWeights_V_18

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_18_load"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:19 %EncoderWeights_V_19_load = load i1 %EncoderWeights_V_19

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_19_load"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:20 %EncoderWeights_V_20_load = load i1 %EncoderWeights_V_20

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_20_load"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:21 %EncoderWeights_V_21_load = load i1 %EncoderWeights_V_21

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_21_load"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:22 %EncoderWeights_V_22_load = load i1 %EncoderWeights_V_22

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_22_load"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:23 %EncoderWeights_V_23_load = load i1 %EncoderWeights_V_23

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_23_load"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:24 %EncoderWeights_V_24_load = load i1 %EncoderWeights_V_24

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_24_load"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:25 %EncoderWeights_V_25_load = load i1 %EncoderWeights_V_25

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_25_load"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:26 %EncoderWeights_V_26_load = load i1 %EncoderWeights_V_26

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_26_load"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:27 %EncoderWeights_V_27_load = load i1 %EncoderWeights_V_27

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_27_load"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:28 %EncoderWeights_V_28_load = load i1 %EncoderWeights_V_28

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_28_load"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:29 %EncoderWeights_V_29_load = load i1 %EncoderWeights_V_29

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_29_load"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:30 %EncoderWeights_V_30_load = load i1 %EncoderWeights_V_30

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_30_load"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:31 %EncoderWeights_V_31_load = load i1 %EncoderWeights_V_31

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_31_load"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:32 %EncoderWeights_V_32_load = load i1 %EncoderWeights_V_32

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_32_load"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:33 %EncoderWeights_V_33_load = load i1 %EncoderWeights_V_33

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_33_load"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:34 %EncoderWeights_V_34_load = load i1 %EncoderWeights_V_34

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_34_load"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:35 %EncoderWeights_V_35_load = load i1 %EncoderWeights_V_35

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_35_load"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:36 %EncoderWeights_V_36_load = load i1 %EncoderWeights_V_36

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_36_load"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:37 %EncoderWeights_V_37_load = load i1 %EncoderWeights_V_37

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_37_load"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:38 %EncoderWeights_V_38_load = load i1 %EncoderWeights_V_38

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_38_load"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:39 %EncoderWeights_V_39_load = load i1 %EncoderWeights_V_39

]]></Node>
<StgValue><ssdm name="EncoderWeights_V_39_load"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:40 %DecoderWeights_V_load = load i1 %DecoderWeights_V

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_load"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:41 %DecoderWeights_V_1_load = load i1 %DecoderWeights_V_1

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_1_load"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:42 %DecoderWeights_V_2_load = load i1 %DecoderWeights_V_2

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_2_load"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:43 %DecoderWeights_V_3_load = load i1 %DecoderWeights_V_3

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_3_load"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:44 %DecoderWeights_V_4_load = load i1 %DecoderWeights_V_4

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_4_load"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:45 %DecoderWeights_V_5_load = load i1 %DecoderWeights_V_5

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_5_load"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:46 %DecoderWeights_V_6_load = load i1 %DecoderWeights_V_6

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_6_load"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:47 %DecoderWeights_V_7_load = load i1 %DecoderWeights_V_7

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_7_load"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:48 %DecoderWeights_V_8_load = load i1 %DecoderWeights_V_8

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_8_load"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:49 %DecoderWeights_V_9_load = load i1 %DecoderWeights_V_9

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_9_load"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:50 %DecoderWeights_V_10_load = load i1 %DecoderWeights_V_10

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_10_load"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:51 %DecoderWeights_V_11_load = load i1 %DecoderWeights_V_11

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_11_load"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:52 %DecoderWeights_V_12_load = load i1 %DecoderWeights_V_12

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_12_load"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:53 %DecoderWeights_V_13_load = load i1 %DecoderWeights_V_13

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_13_load"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:54 %DecoderWeights_V_14_load = load i1 %DecoderWeights_V_14

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_14_load"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:55 %DecoderWeights_V_15_load = load i1 %DecoderWeights_V_15

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_15_load"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:56 %DecoderWeights_V_16_load = load i1 %DecoderWeights_V_16

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_16_load"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:57 %DecoderWeights_V_17_load = load i1 %DecoderWeights_V_17

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_17_load"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:58 %DecoderWeights_V_18_load = load i1 %DecoderWeights_V_18

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_18_load"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:59 %DecoderWeights_V_19_load = load i1 %DecoderWeights_V_19

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_19_load"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:60 %DecoderWeights_V_20_load = load i1 %DecoderWeights_V_20

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_20_load"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:61 %DecoderWeights_V_21_load = load i1 %DecoderWeights_V_21

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_21_load"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:62 %DecoderWeights_V_22_load = load i1 %DecoderWeights_V_22

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_22_load"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:63 %DecoderWeights_V_23_load = load i1 %DecoderWeights_V_23

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_23_load"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:64 %DecoderWeights_V_24_load = load i1 %DecoderWeights_V_24

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_24_load"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:65 %DecoderWeights_V_25_load = load i1 %DecoderWeights_V_25

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_25_load"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:66 %DecoderWeights_V_26_load = load i1 %DecoderWeights_V_26

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_26_load"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:67 %DecoderWeights_V_27_load = load i1 %DecoderWeights_V_27

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_27_load"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:68 %DecoderWeights_V_28_load = load i1 %DecoderWeights_V_28

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_28_load"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:69 %DecoderWeights_V_29_load = load i1 %DecoderWeights_V_29

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_29_load"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:70 %DecoderWeights_V_30_load = load i1 %DecoderWeights_V_30

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_30_load"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:71 %DecoderWeights_V_31_load = load i1 %DecoderWeights_V_31

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_31_load"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:72 %DecoderWeights_V_32_load = load i1 %DecoderWeights_V_32

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_32_load"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:73 %DecoderWeights_V_33_load = load i1 %DecoderWeights_V_33

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_33_load"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:74 %DecoderWeights_V_34_load = load i1 %DecoderWeights_V_34

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_34_load"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:75 %DecoderWeights_V_35_load = load i1 %DecoderWeights_V_35

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_35_load"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:76 %DecoderWeights_V_36_load = load i1 %DecoderWeights_V_36

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_36_load"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:77 %DecoderWeights_V_37_load = load i1 %DecoderWeights_V_37

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_37_load"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:78 %DecoderWeights_V_38_load = load i1 %DecoderWeights_V_38

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_38_load"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc135.split:79 %DecoderWeights_V_39_load = load i1 %DecoderWeights_V_39

]]></Node>
<StgValue><ssdm name="DecoderWeights_V_39_load"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc138:0 %store_ln88 = store i17 %epochs_2, i17 %epochs

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
for.inc138:1 %br_ln88 = br void %VITIS_LOOP_90_6

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="277" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1" op_115_bw="1" op_116_bw="1" op_117_bw="1" op_118_bw="1" op_119_bw="1" op_120_bw="1" op_121_bw="1" op_122_bw="1" op_123_bw="1" op_124_bw="1" op_125_bw="1" op_126_bw="1" op_127_bw="1" op_128_bw="1" op_129_bw="1" op_130_bw="1" op_131_bw="1" op_132_bw="1" op_133_bw="1" op_134_bw="1" op_135_bw="1" op_136_bw="1" op_137_bw="1" op_138_bw="1" op_139_bw="1" op_140_bw="1" op_141_bw="1" op_142_bw="1" op_143_bw="1" op_144_bw="1" op_145_bw="1" op_146_bw="1" op_147_bw="1" op_148_bw="1" op_149_bw="1" op_150_bw="1" op_151_bw="1" op_152_bw="1" op_153_bw="1" op_154_bw="1" op_155_bw="1" op_156_bw="1" op_157_bw="1" op_158_bw="1" op_159_bw="1" op_160_bw="1" op_161_bw="1" op_162_bw="1" op_163_bw="1" op_164_bw="1" op_165_bw="1" op_166_bw="1" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0">
<![CDATA[
for.inc135.split:82 %call_ln113 = call void @BackPropagate, i1 %EncoderWeights_V_load, i1 %EncoderWeights_V, i1 %EncoderWeights_V_1_load, i1 %EncoderWeights_V_1, i1 %EncoderWeights_V_2_load, i1 %EncoderWeights_V_2, i1 %EncoderWeights_V_3_load, i1 %EncoderWeights_V_3, i1 %EncoderWeights_V_4_load, i1 %EncoderWeights_V_4, i1 %EncoderWeights_V_5_load, i1 %EncoderWeights_V_5, i1 %EncoderWeights_V_6_load, i1 %EncoderWeights_V_6, i1 %EncoderWeights_V_7_load, i1 %EncoderWeights_V_7, i1 %EncoderWeights_V_8_load, i1 %EncoderWeights_V_8, i1 %EncoderWeights_V_9_load, i1 %EncoderWeights_V_9, i1 %EncoderWeights_V_10_load, i1 %EncoderWeights_V_10, i1 %EncoderWeights_V_11_load, i1 %EncoderWeights_V_11, i1 %EncoderWeights_V_12_load, i1 %EncoderWeights_V_12, i1 %EncoderWeights_V_13_load, i1 %EncoderWeights_V_13, i1 %EncoderWeights_V_14_load, i1 %EncoderWeights_V_14, i1 %EncoderWeights_V_15_load, i1 %EncoderWeights_V_15, i1 %EncoderWeights_V_16_load, i1 %EncoderWeights_V_16, i1 %EncoderWeights_V_17_load, i1 %EncoderWeights_V_17, i1 %EncoderWeights_V_18_load, i1 %EncoderWeights_V_18, i1 %EncoderWeights_V_19_load, i1 %EncoderWeights_V_19, i1 %EncoderWeights_V_20_load, i1 %EncoderWeights_V_20, i1 %EncoderWeights_V_21_load, i1 %EncoderWeights_V_21, i1 %EncoderWeights_V_22_load, i1 %EncoderWeights_V_22, i1 %EncoderWeights_V_23_load, i1 %EncoderWeights_V_23, i1 %EncoderWeights_V_24_load, i1 %EncoderWeights_V_24, i1 %EncoderWeights_V_25_load, i1 %EncoderWeights_V_25, i1 %EncoderWeights_V_26_load, i1 %EncoderWeights_V_26, i1 %EncoderWeights_V_27_load, i1 %EncoderWeights_V_27, i1 %EncoderWeights_V_28_load, i1 %EncoderWeights_V_28, i1 %EncoderWeights_V_29_load, i1 %EncoderWeights_V_29, i1 %EncoderWeights_V_30_load, i1 %EncoderWeights_V_30, i1 %EncoderWeights_V_31_load, i1 %EncoderWeights_V_31, i1 %EncoderWeights_V_32_load, i1 %EncoderWeights_V_32, i1 %EncoderWeights_V_33_load, i1 %EncoderWeights_V_33, i1 %EncoderWeights_V_34_load, i1 %EncoderWeights_V_34, i1 %EncoderWeights_V_35_load, i1 %EncoderWeights_V_35, i1 %EncoderWeights_V_36_load, i1 %EncoderWeights_V_36, i1 %EncoderWeights_V_37_load, i1 %EncoderWeights_V_37, i1 %EncoderWeights_V_38_load, i1 %EncoderWeights_V_38, i1 %EncoderWeights_V_39_load, i1 %EncoderWeights_V_39, i1 %DecoderWeights_V_load, i1 %DecoderWeights_V, i1 %DecoderWeights_V_1_load, i1 %DecoderWeights_V_1, i1 %DecoderWeights_V_2_load, i1 %DecoderWeights_V_2, i1 %DecoderWeights_V_3_load, i1 %DecoderWeights_V_3, i1 %DecoderWeights_V_4_load, i1 %DecoderWeights_V_4, i1 %DecoderWeights_V_5_load, i1 %DecoderWeights_V_5, i1 %DecoderWeights_V_6_load, i1 %DecoderWeights_V_6, i1 %DecoderWeights_V_7_load, i1 %DecoderWeights_V_7, i1 %DecoderWeights_V_8_load, i1 %DecoderWeights_V_8, i1 %DecoderWeights_V_9_load, i1 %DecoderWeights_V_9, i1 %DecoderWeights_V_10_load, i1 %DecoderWeights_V_10, i1 %DecoderWeights_V_11_load, i1 %DecoderWeights_V_11, i1 %DecoderWeights_V_12_load, i1 %DecoderWeights_V_12, i1 %DecoderWeights_V_13_load, i1 %DecoderWeights_V_13, i1 %DecoderWeights_V_14_load, i1 %DecoderWeights_V_14, i1 %DecoderWeights_V_15_load, i1 %DecoderWeights_V_15, i1 %DecoderWeights_V_16_load, i1 %DecoderWeights_V_16, i1 %DecoderWeights_V_17_load, i1 %DecoderWeights_V_17, i1 %DecoderWeights_V_18_load, i1 %DecoderWeights_V_18, i1 %DecoderWeights_V_19_load, i1 %DecoderWeights_V_19, i1 %DecoderWeights_V_20_load, i1 %DecoderWeights_V_20, i1 %DecoderWeights_V_21_load, i1 %DecoderWeights_V_21, i1 %DecoderWeights_V_22_load, i1 %DecoderWeights_V_22, i1 %DecoderWeights_V_23_load, i1 %DecoderWeights_V_23, i1 %DecoderWeights_V_24_load, i1 %DecoderWeights_V_24, i1 %DecoderWeights_V_25_load, i1 %DecoderWeights_V_25, i1 %DecoderWeights_V_26_load, i1 %DecoderWeights_V_26, i1 %DecoderWeights_V_27_load, i1 %DecoderWeights_V_27, i1 %DecoderWeights_V_28_load, i1 %DecoderWeights_V_28, i1 %DecoderWeights_V_29_load, i1 %DecoderWeights_V_29, i1 %DecoderWeights_V_30_load, i1 %DecoderWeights_V_30, i1 %DecoderWeights_V_31_load, i1 %DecoderWeights_V_31, i1 %DecoderWeights_V_32_load, i1 %DecoderWeights_V_32, i1 %DecoderWeights_V_33_load, i1 %DecoderWeights_V_33, i1 %DecoderWeights_V_34_load, i1 %DecoderWeights_V_34, i1 %DecoderWeights_V_35_load, i1 %DecoderWeights_V_35, i1 %DecoderWeights_V_36_load, i1 %DecoderWeights_V_36, i1 %DecoderWeights_V_37_load, i1 %DecoderWeights_V_37, i1 %DecoderWeights_V_38_load, i1 %DecoderWeights_V_38, i1 %DecoderWeights_V_39_load, i1 %DecoderWeights_V_39, i1 %PrevEncoderWeightChanges, i1 %EncoderWeightChanges, i1 %PrevDecoderWeightChanges, i1 %DecoderWeightChanges, i1 %TotalErrorDeltas, i1 %Deltas_V

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc135.split:80 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc135.split:81 %write_ln109 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %ErrorP, i1 0

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1" op_115_bw="1" op_116_bw="1" op_117_bw="1" op_118_bw="1" op_119_bw="1" op_120_bw="1" op_121_bw="1" op_122_bw="1" op_123_bw="1" op_124_bw="1" op_125_bw="1" op_126_bw="1" op_127_bw="1" op_128_bw="1" op_129_bw="1" op_130_bw="1" op_131_bw="1" op_132_bw="1" op_133_bw="1" op_134_bw="1" op_135_bw="1" op_136_bw="1" op_137_bw="1" op_138_bw="1" op_139_bw="1" op_140_bw="1" op_141_bw="1" op_142_bw="1" op_143_bw="1" op_144_bw="1" op_145_bw="1" op_146_bw="1" op_147_bw="1" op_148_bw="1" op_149_bw="1" op_150_bw="1" op_151_bw="1" op_152_bw="1" op_153_bw="1" op_154_bw="1" op_155_bw="1" op_156_bw="1" op_157_bw="1" op_158_bw="1" op_159_bw="1" op_160_bw="1" op_161_bw="1" op_162_bw="1" op_163_bw="1" op_164_bw="1" op_165_bw="1" op_166_bw="1" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0">
<![CDATA[
for.inc135.split:82 %call_ln113 = call void @BackPropagate, i1 %EncoderWeights_V_load, i1 %EncoderWeights_V, i1 %EncoderWeights_V_1_load, i1 %EncoderWeights_V_1, i1 %EncoderWeights_V_2_load, i1 %EncoderWeights_V_2, i1 %EncoderWeights_V_3_load, i1 %EncoderWeights_V_3, i1 %EncoderWeights_V_4_load, i1 %EncoderWeights_V_4, i1 %EncoderWeights_V_5_load, i1 %EncoderWeights_V_5, i1 %EncoderWeights_V_6_load, i1 %EncoderWeights_V_6, i1 %EncoderWeights_V_7_load, i1 %EncoderWeights_V_7, i1 %EncoderWeights_V_8_load, i1 %EncoderWeights_V_8, i1 %EncoderWeights_V_9_load, i1 %EncoderWeights_V_9, i1 %EncoderWeights_V_10_load, i1 %EncoderWeights_V_10, i1 %EncoderWeights_V_11_load, i1 %EncoderWeights_V_11, i1 %EncoderWeights_V_12_load, i1 %EncoderWeights_V_12, i1 %EncoderWeights_V_13_load, i1 %EncoderWeights_V_13, i1 %EncoderWeights_V_14_load, i1 %EncoderWeights_V_14, i1 %EncoderWeights_V_15_load, i1 %EncoderWeights_V_15, i1 %EncoderWeights_V_16_load, i1 %EncoderWeights_V_16, i1 %EncoderWeights_V_17_load, i1 %EncoderWeights_V_17, i1 %EncoderWeights_V_18_load, i1 %EncoderWeights_V_18, i1 %EncoderWeights_V_19_load, i1 %EncoderWeights_V_19, i1 %EncoderWeights_V_20_load, i1 %EncoderWeights_V_20, i1 %EncoderWeights_V_21_load, i1 %EncoderWeights_V_21, i1 %EncoderWeights_V_22_load, i1 %EncoderWeights_V_22, i1 %EncoderWeights_V_23_load, i1 %EncoderWeights_V_23, i1 %EncoderWeights_V_24_load, i1 %EncoderWeights_V_24, i1 %EncoderWeights_V_25_load, i1 %EncoderWeights_V_25, i1 %EncoderWeights_V_26_load, i1 %EncoderWeights_V_26, i1 %EncoderWeights_V_27_load, i1 %EncoderWeights_V_27, i1 %EncoderWeights_V_28_load, i1 %EncoderWeights_V_28, i1 %EncoderWeights_V_29_load, i1 %EncoderWeights_V_29, i1 %EncoderWeights_V_30_load, i1 %EncoderWeights_V_30, i1 %EncoderWeights_V_31_load, i1 %EncoderWeights_V_31, i1 %EncoderWeights_V_32_load, i1 %EncoderWeights_V_32, i1 %EncoderWeights_V_33_load, i1 %EncoderWeights_V_33, i1 %EncoderWeights_V_34_load, i1 %EncoderWeights_V_34, i1 %EncoderWeights_V_35_load, i1 %EncoderWeights_V_35, i1 %EncoderWeights_V_36_load, i1 %EncoderWeights_V_36, i1 %EncoderWeights_V_37_load, i1 %EncoderWeights_V_37, i1 %EncoderWeights_V_38_load, i1 %EncoderWeights_V_38, i1 %EncoderWeights_V_39_load, i1 %EncoderWeights_V_39, i1 %DecoderWeights_V_load, i1 %DecoderWeights_V, i1 %DecoderWeights_V_1_load, i1 %DecoderWeights_V_1, i1 %DecoderWeights_V_2_load, i1 %DecoderWeights_V_2, i1 %DecoderWeights_V_3_load, i1 %DecoderWeights_V_3, i1 %DecoderWeights_V_4_load, i1 %DecoderWeights_V_4, i1 %DecoderWeights_V_5_load, i1 %DecoderWeights_V_5, i1 %DecoderWeights_V_6_load, i1 %DecoderWeights_V_6, i1 %DecoderWeights_V_7_load, i1 %DecoderWeights_V_7, i1 %DecoderWeights_V_8_load, i1 %DecoderWeights_V_8, i1 %DecoderWeights_V_9_load, i1 %DecoderWeights_V_9, i1 %DecoderWeights_V_10_load, i1 %DecoderWeights_V_10, i1 %DecoderWeights_V_11_load, i1 %DecoderWeights_V_11, i1 %DecoderWeights_V_12_load, i1 %DecoderWeights_V_12, i1 %DecoderWeights_V_13_load, i1 %DecoderWeights_V_13, i1 %DecoderWeights_V_14_load, i1 %DecoderWeights_V_14, i1 %DecoderWeights_V_15_load, i1 %DecoderWeights_V_15, i1 %DecoderWeights_V_16_load, i1 %DecoderWeights_V_16, i1 %DecoderWeights_V_17_load, i1 %DecoderWeights_V_17, i1 %DecoderWeights_V_18_load, i1 %DecoderWeights_V_18, i1 %DecoderWeights_V_19_load, i1 %DecoderWeights_V_19, i1 %DecoderWeights_V_20_load, i1 %DecoderWeights_V_20, i1 %DecoderWeights_V_21_load, i1 %DecoderWeights_V_21, i1 %DecoderWeights_V_22_load, i1 %DecoderWeights_V_22, i1 %DecoderWeights_V_23_load, i1 %DecoderWeights_V_23, i1 %DecoderWeights_V_24_load, i1 %DecoderWeights_V_24, i1 %DecoderWeights_V_25_load, i1 %DecoderWeights_V_25, i1 %DecoderWeights_V_26_load, i1 %DecoderWeights_V_26, i1 %DecoderWeights_V_27_load, i1 %DecoderWeights_V_27, i1 %DecoderWeights_V_28_load, i1 %DecoderWeights_V_28, i1 %DecoderWeights_V_29_load, i1 %DecoderWeights_V_29, i1 %DecoderWeights_V_30_load, i1 %DecoderWeights_V_30, i1 %DecoderWeights_V_31_load, i1 %DecoderWeights_V_31, i1 %DecoderWeights_V_32_load, i1 %DecoderWeights_V_32, i1 %DecoderWeights_V_33_load, i1 %DecoderWeights_V_33, i1 %DecoderWeights_V_34_load, i1 %DecoderWeights_V_34, i1 %DecoderWeights_V_35_load, i1 %DecoderWeights_V_35, i1 %DecoderWeights_V_36_load, i1 %DecoderWeights_V_36, i1 %DecoderWeights_V_37_load, i1 %DecoderWeights_V_37, i1 %DecoderWeights_V_38_load, i1 %DecoderWeights_V_38, i1 %DecoderWeights_V_39_load, i1 %DecoderWeights_V_39, i1 %PrevEncoderWeightChanges, i1 %EncoderWeightChanges, i1 %PrevDecoderWeightChanges, i1 %DecoderWeightChanges, i1 %TotalErrorDeltas, i1 %Deltas_V

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
for.inc135.split:83 %br_ln90 = br void %for.inc135

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
