[main]
name = uart16550
description = UART 16550 transceiver
provider = opencores
rtl_files =
 rtl/verilog/raminfr.v
 rtl/verilog/uart_debug_if.v
 rtl/verilog/uart_receiver.v
 rtl/verilog/uart_regs.v
 rtl/verilog/uart_rfifo.v
 rtl/verilog/uart_sync_flops.v
 rtl/verilog/uart_tfifo.v
 rtl/verilog/uart_top.v
 rtl/verilog/uart_transmitter.v
 rtl/verilog/uart_wb.v

[opencores]
repo_name = uart16550
repo_root = trunk
revision = 108
