

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50'
================================================================
* Date:           Thu Sep 23 11:26:25 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.574 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2583032|  2583032|  8.609 ms|  8.609 ms|  2583033|  2583033|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+---------+
        |                                                                          |                                                               |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min   |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+---------+
        |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_587    |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1    |      259|      259|  0.863 us|   0.863 us|  259|  259|       no|
        |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_602                       |QuantumMonteCarloU50_Pipeline_READ_JCOUP                       |      265|      265|  0.883 us|   0.883 us|  265|  265|       no|
        |grp_Run_fu_615                                                            |Run                                                            |      215|      215|  0.717 us|   0.717 us|  215|  215|       no|
        |grp_Run_fu_623                                                            |Run                                                            |      215|      215|  0.717 us|   0.717 us|  215|  215|       no|
        |grp_Run_fu_631                                                            |Run                                                            |      215|      215|  0.717 us|   0.717 us|  215|  215|       no|
        |grp_RunFinal_fu_639                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_658                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_677                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_697                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |       71|       71|  0.237 us|   0.237 us|   71|   71|       no|
        |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_709  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1  |      259|      259|  0.863 us|   0.863 us|  259|  259|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |  2582370|  2582370|       630|          -|          -|  4099|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1227|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       92|   402|   295717|  194933|    0|
|Memory               |        0|     -|     2560|    2576|    0|
|Multiplexer          |        -|     -|        -|    3192|    -|
|Register             |        -|     -|     1875|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       92|   402|   300152|  201928|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        6|    13|       34|      46|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        3|     6|       17|      23|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_602                       |QuantumMonteCarloU50_Pipeline_READ_JCOUP                       |        0|    0|  26951|   2528|    0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_587    |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1    |        0|    0|   1006|    580|    0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_697                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |        0|    0|   6643|   6428|    0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_709  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1  |        0|    0|    989|    986|    0|
    |grp_Run_fu_615                                                            |Run                                                            |        0|  128|  84091|  58682|    0|
    |grp_Run_fu_623                                                            |Run                                                            |        0|  128|  84091|  58682|    0|
    |grp_Run_fu_631                                                            |Run                                                            |        0|  128|  84091|  58682|    0|
    |grp_RunFinal_fu_639                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_658                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_677                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |control_s_axi_U                                                           |control_s_axi                                                  |        0|    0|    392|    680|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129                                        |fmul_32ns_32ns_32_4_max_dsp_1                                  |        0|    3|    143|     78|    0|
    |gmem0_m_axi_U                                                             |gmem0_m_axi                                                    |       30|    0|   1415|   1585|    0|
    |gmem1_m_axi_U                                                             |gmem1_m_axi                                                    |       58|    0|   2493|   2663|    0|
    |gmem2_m_axi_U                                                             |gmem2_m_axi                                                    |        2|    0|    512|    580|    0|
    |gmem3_m_axi_U                                                             |gmem3_m_axi                                                    |        2|    0|    512|    580|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                     |                                                               |       92|  402| 295717| 194933|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | URAM| Words| Bits | Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+
    |jcoup_local_0_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_0_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_1_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_1_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_2_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_2_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_3_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_3_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |trotters_local_V_0_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_0_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_1_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_1_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_2_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_2_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_3_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_3_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+
    |Total                   |                      |        0| 2560| 2576|    0|   512| 16896|    16|       540672|
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln279_2_fu_1285_p2             |         +|   0|  0|  13|           6|           2|
    |add_ln279_4_fu_1297_p2             |         +|   0|  0|  13|           6|           3|
    |add_ln279_fu_1291_p2               |         +|   0|  0|  13|           6|           3|
    |add_ln286_1_fu_927_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln286_2_fu_1036_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln286_3_fu_1127_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln286_fu_845_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln287_1_fu_966_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln287_2_fu_1075_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln287_3_fu_1170_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln287_fu_870_p2                |         +|   0|  0|  71|          64|          64|
    |ofst_4_fu_900_p2                   |         +|   0|  0|  19|          12|           2|
    |ofst_5_fu_1009_p2                  |         +|   0|  0|  19|          12|           3|
    |ofst_6_fu_1100_p2                  |         +|   0|  0|  19|          12|           3|
    |stage_2_fu_823_p2                  |         +|   0|  0|  20|          13|           1|
    |icmp_ln268_fu_817_p2               |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln317_fu_794_p2               |      icmp|   0|  0|  10|           7|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state145                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state148_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state150_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state152_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|   2|           1|           1|
    |p_Val2_1042_fu_1310_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_1043_fu_1317_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_1044_fu_1331_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_1045_fu_1339_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_1046_fu_1347_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_1047_fu_1354_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_1048_fu_1361_p3             |    select|   0|  0|  63|           1|          64|
    |p_Val2_s_fu_1303_p3                |    select|   0|  0|  63|           1|          64|
    |select_ln317_fu_799_p3             |    select|   0|  0|   3|           1|           2|
    |p_Repl2_s_fu_774_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1227|         615|        1065|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+------+-----------+------+-----------+
    |                   Name                   |  LUT | Input Size| Bits | Total Bits|
    +------------------------------------------+------+-----------+------+-----------+
    |ap_NS_fsm                                 |  1189|        224|     1|        224|
    |ap_done                                   |     9|          2|     1|          2|
    |gmem0_ARADDR                              |    14|          3|    64|        192|
    |gmem0_ARBURST                             |     9|          2|     2|          4|
    |gmem0_ARCACHE                             |     9|          2|     4|          8|
    |gmem0_ARID                                |     9|          2|     1|          2|
    |gmem0_ARLEN                               |    14|          3|    32|         96|
    |gmem0_ARLOCK                              |     9|          2|     2|          4|
    |gmem0_ARPROT                              |     9|          2|     3|          6|
    |gmem0_ARQOS                               |     9|          2|     4|          8|
    |gmem0_ARREGION                            |     9|          2|     4|          8|
    |gmem0_ARSIZE                              |     9|          2|     3|          6|
    |gmem0_ARUSER                              |     9|          2|     1|          2|
    |gmem0_ARVALID                             |    14|          3|     1|          3|
    |gmem0_AWADDR                              |    14|          3|    64|        192|
    |gmem0_AWBURST                             |     9|          2|     2|          4|
    |gmem0_AWCACHE                             |     9|          2|     4|          8|
    |gmem0_AWID                                |     9|          2|     1|          2|
    |gmem0_AWLEN                               |    14|          3|    32|         96|
    |gmem0_AWLOCK                              |     9|          2|     2|          4|
    |gmem0_AWPROT                              |     9|          2|     3|          6|
    |gmem0_AWQOS                               |     9|          2|     4|          8|
    |gmem0_AWREGION                            |     9|          2|     4|          8|
    |gmem0_AWSIZE                              |     9|          2|     3|          6|
    |gmem0_AWUSER                              |     9|          2|     1|          2|
    |gmem0_AWVALID                             |    14|          3|     1|          3|
    |gmem0_BREADY                              |    14|          3|     1|          3|
    |gmem0_RREADY                              |     9|          2|     1|          2|
    |gmem0_WVALID                              |     9|          2|     1|          2|
    |gmem0_blk_n_AR                            |     9|          2|     1|          2|
    |gmem0_blk_n_AW                            |     9|          2|     1|          2|
    |gmem0_blk_n_B                             |     9|          2|     1|          2|
    |gmem1_ARVALID                             |     9|          2|     1|          2|
    |gmem1_RREADY                              |     9|          2|     1|          2|
    |gmem2_ARADDR                              |    26|          5|    64|        320|
    |gmem2_blk_n_AR                            |     9|          2|     1|          2|
    |gmem2_blk_n_R                             |     9|          2|     1|          2|
    |gmem3_ARADDR                              |    26|          5|    64|        320|
    |gmem3_blk_n_AR                            |     9|          2|     1|          2|
    |gmem3_blk_n_R                             |     9|          2|     1|          2|
    |grp_RunFinal_fu_639_info_t_offset         |    14|          3|     2|          6|
    |grp_RunFinal_fu_639_state_down_spin       |    14|          3|     1|          3|
    |grp_RunFinal_fu_639_state_h_local         |    14|          3|    32|         96|
    |grp_RunFinal_fu_639_state_i_pack          |    14|          3|     6|         18|
    |grp_RunFinal_fu_639_state_i_spin          |    14|          3|     6|         18|
    |grp_RunFinal_fu_639_state_log_rand_local  |    14|          3|    32|         96|
    |grp_RunFinal_fu_639_state_up_spin         |    14|          3|     1|          3|
    |grp_RunFinal_fu_639_trotters_local1_q0    |    14|          3|    64|        192|
    |grp_RunFinal_fu_639_trotters_local_q0     |    14|          3|    64|        192|
    |grp_Run_fu_615_jcoup_local2_q0            |    14|          3|  2048|       6144|
    |grp_Run_fu_615_jcoup_local2_q1            |    14|          3|  2048|       6144|
    |grp_Run_fu_615_jcoup_local_q0             |    14|          3|  2048|       6144|
    |grp_Run_fu_615_jcoup_local_q1             |    14|          3|  2048|       6144|
    |grp_Run_fu_615_trotters_local1_q0         |    14|          3|    64|        192|
    |grp_Run_fu_615_trotters_local1_q1         |    14|          3|    64|        192|
    |grp_Run_fu_615_trotters_local_q0          |    14|          3|    64|        192|
    |grp_Run_fu_615_trotters_local_q1          |    14|          3|    64|        192|
    |jcoup_local_0_0_address0                  |    20|          4|     5|         20|
    |jcoup_local_0_0_ce0                       |    20|          4|     1|          4|
    |jcoup_local_0_0_ce1                       |     9|          2|     1|          2|
    |jcoup_local_0_0_we0                       |     9|          2|     1|          2|
    |jcoup_local_0_1_address0                  |    20|          4|     5|         20|
    |jcoup_local_0_1_ce0                       |    20|          4|     1|          4|
    |jcoup_local_0_1_ce1                       |     9|          2|     1|          2|
    |jcoup_local_0_1_we0                       |     9|          2|     1|          2|
    |jcoup_local_1_0_address0                  |    14|          3|     5|         15|
    |jcoup_local_1_0_ce0                       |    14|          3|     1|          3|
    |jcoup_local_1_0_ce1                       |     9|          2|     1|          2|
    |jcoup_local_1_0_we0                       |     9|          2|     1|          2|
    |jcoup_local_1_1_address0                  |    14|          3|     5|         15|
    |jcoup_local_1_1_ce0                       |    14|          3|     1|          3|
    |jcoup_local_1_1_ce1                       |     9|          2|     1|          2|
    |jcoup_local_1_1_we0                       |     9|          2|     1|          2|
    |jcoup_local_2_0_address0                  |    14|          3|     5|         15|
    |jcoup_local_2_0_ce0                       |    14|          3|     1|          3|
    |jcoup_local_2_0_ce1                       |     9|          2|     1|          2|
    |jcoup_local_2_0_we0                       |     9|          2|     1|          2|
    |jcoup_local_2_1_address0                  |    14|          3|     5|         15|
    |jcoup_local_2_1_ce0                       |    14|          3|     1|          3|
    |jcoup_local_2_1_ce1                       |     9|          2|     1|          2|
    |jcoup_local_2_1_we0                       |     9|          2|     1|          2|
    |jcoup_local_3_0_address0                  |    14|          3|     5|         15|
    |jcoup_local_3_0_ce0                       |    14|          3|     1|          3|
    |jcoup_local_3_0_ce1                       |     9|          2|     1|          2|
    |jcoup_local_3_0_we0                       |     9|          2|     1|          2|
    |jcoup_local_3_1_address0                  |    14|          3|     5|         15|
    |jcoup_local_3_1_ce0                       |    14|          3|     1|          3|
    |jcoup_local_3_1_ce1                       |     9|          2|     1|          2|
    |jcoup_local_3_1_we0                       |     9|          2|     1|          2|
    |stage_fu_194                              |     9|          2|    13|         26|
    |trotters_local_V_0_0_address0             |    31|          6|     5|         30|
    |trotters_local_V_0_0_address1             |    14|          3|     5|         15|
    |trotters_local_V_0_0_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_0_0_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_0_0_d0                   |    14|          3|    64|        192|
    |trotters_local_V_0_0_we0                  |    14|          3|     1|          3|
    |trotters_local_V_0_1_address0             |    31|          6|     5|         30|
    |trotters_local_V_0_1_address1             |    14|          3|     5|         15|
    |trotters_local_V_0_1_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_0_1_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_0_1_d0                   |    14|          3|    64|        192|
    |trotters_local_V_0_1_we0                  |    14|          3|     1|          3|
    |trotters_local_V_1_0_address0             |    31|          6|     5|         30|
    |trotters_local_V_1_0_address1             |    14|          3|     5|         15|
    |trotters_local_V_1_0_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_1_0_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_1_0_d0                   |    14|          3|    64|        192|
    |trotters_local_V_1_0_we0                  |    14|          3|     1|          3|
    |trotters_local_V_1_1_address0             |    31|          6|     5|         30|
    |trotters_local_V_1_1_address1             |    14|          3|     5|         15|
    |trotters_local_V_1_1_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_1_1_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_1_1_d0                   |    14|          3|    64|        192|
    |trotters_local_V_1_1_we0                  |    14|          3|     1|          3|
    |trotters_local_V_2_0_address0             |    31|          6|     5|         30|
    |trotters_local_V_2_0_address1             |    14|          3|     5|         15|
    |trotters_local_V_2_0_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_2_0_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_2_0_d0                   |    14|          3|    64|        192|
    |trotters_local_V_2_0_we0                  |    14|          3|     1|          3|
    |trotters_local_V_2_1_address0             |    31|          6|     5|         30|
    |trotters_local_V_2_1_address1             |    14|          3|     5|         15|
    |trotters_local_V_2_1_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_2_1_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_2_1_d0                   |    14|          3|    64|        192|
    |trotters_local_V_2_1_we0                  |    14|          3|     1|          3|
    |trotters_local_V_3_0_address0             |    31|          6|     5|         30|
    |trotters_local_V_3_0_address1             |    14|          3|     5|         15|
    |trotters_local_V_3_0_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_3_0_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_3_0_d0                   |    14|          3|    64|        192|
    |trotters_local_V_3_0_we0                  |    14|          3|     1|          3|
    |trotters_local_V_3_1_address0             |    31|          6|     5|         30|
    |trotters_local_V_3_1_address1             |    14|          3|     5|         15|
    |trotters_local_V_3_1_ce0                  |    31|          6|     1|          6|
    |trotters_local_V_3_1_ce1                  |    14|          3|     1|          3|
    |trotters_local_V_3_1_d0                   |    14|          3|    64|        192|
    |trotters_local_V_3_1_we0                  |    14|          3|     1|          3|
    +------------------------------------------+------+-----------+------+-----------+
    |Total                                     |  3192|        644|  9733|      29743|
    +------------------------------------------+------+-----------+------+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                         |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln279_2_reg_1794                                                                   |    6|   0|    6|          0|
    |add_ln279_4_reg_1814                                                                   |    6|   0|    6|          0|
    |add_ln279_reg_1809                                                                     |    6|   0|    6|          0|
    |ap_CS_fsm                                                                              |  223|   0|  223|          0|
    |ap_done_reg                                                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                           |    1|   0|    1|          0|
    |bitcast_ln286_1_reg_1894                                                               |   32|   0|   32|          0|
    |bitcast_ln286_2_reg_1904                                                               |   32|   0|   32|          0|
    |bitcast_ln286_3_reg_1914                                                               |   32|   0|   32|          0|
    |bitcast_ln286_reg_1924                                                                 |   32|   0|   32|          0|
    |bitcast_ln287_1_reg_1899                                                               |   32|   0|   32|          0|
    |bitcast_ln287_2_reg_1909                                                               |   32|   0|   32|          0|
    |bitcast_ln287_3_reg_1919                                                               |   32|   0|   32|          0|
    |bitcast_ln287_reg_1929                                                                 |   32|   0|   32|          0|
    |dh_tunnel_reg_1539                                                                     |   32|   0|   32|          0|
    |gmem0_addr_reg_1529                                                                    |   64|   0|   64|          0|
    |gmem2_addr_1_read_reg_1799                                                             |   32|   0|   32|          0|
    |gmem2_addr_1_reg_1615                                                                  |   64|   0|   64|          0|
    |gmem2_addr_2_read_reg_1859                                                             |   32|   0|   32|          0|
    |gmem2_addr_2_reg_1643                                                                  |   64|   0|   64|          0|
    |gmem2_addr_3_read_reg_1874                                                             |   32|   0|   32|          0|
    |gmem2_addr_3_reg_1660                                                                  |   64|   0|   64|          0|
    |gmem2_addr_read_reg_1694                                                               |   32|   0|   32|          0|
    |gmem2_addr_reg_1598                                                                    |   64|   0|   64|          0|
    |gmem3_addr_1_read_reg_1804                                                             |   32|   0|   32|          0|
    |gmem3_addr_1_reg_1621                                                                  |   64|   0|   64|          0|
    |gmem3_addr_2_read_reg_1864                                                             |   32|   0|   32|          0|
    |gmem3_addr_2_reg_1649                                                                  |   64|   0|   64|          0|
    |gmem3_addr_3_read_reg_1879                                                             |   32|   0|   32|          0|
    |gmem3_addr_3_reg_1666                                                                  |   64|   0|   64|          0|
    |gmem3_addr_read_reg_1699                                                               |   32|   0|   32|          0|
    |gmem3_addr_reg_1604                                                                    |   64|   0|   64|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_602_ap_start_reg                       |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_587_ap_start_reg    |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_697_ap_start_reg                      |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_709_ap_start_reg  |    1|   0|    1|          0|
    |grp_RunFinal_fu_639_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_658_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_677_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_Run_fu_615_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_623_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_631_ap_start_reg                                                            |    1|   0|    1|          0|
    |h_read_reg_1503                                                                        |   64|   0|   64|          0|
    |icmp_ln317_reg_1561                                                                    |    1|   0|    1|          0|
    |jcoup_read_reg_1511                                                                    |   64|   0|   64|          0|
    |log_rand_read_reg_1495                                                                 |   64|   0|   64|          0|
    |lshr_ln1_reg_1633                                                                      |    5|   0|    5|          0|
    |lshr_ln819_1_reg_1678                                                                  |    5|   0|    5|          0|
    |lshr_ln819_2_reg_1689                                                                  |    5|   0|    5|          0|
    |lshr_ln_reg_1789                                                                       |    6|   0|    6|          0|
    |neg_dh_tunnel_reg_1554                                                                 |   32|   0|   32|          0|
    |ofst_reg_1590                                                                          |   12|   0|   12|          0|
    |p_Result_1029_reg_1824                                                                 |    1|   0|    1|          0|
    |p_Result_1_reg_1829                                                                    |    1|   0|    1|          0|
    |p_Result_2_reg_1834                                                                    |    1|   0|    1|          0|
    |p_Result_3_reg_1839                                                                    |    1|   0|    1|          0|
    |p_Result_4_reg_1844                                                                    |    1|   0|    1|          0|
    |p_Result_5_reg_1849                                                                    |    1|   0|    1|          0|
    |p_Result_6_reg_1854                                                                    |    1|   0|    1|          0|
    |p_Result_s_reg_1819                                                                    |    1|   0|    1|          0|
    |reg_729                                                                                |   32|   0|   32|          0|
    |select_ln317_reg_1566                                                                  |    1|   0|    2|          1|
    |shl_ln317_1_reg_1869                                                                   |   12|   0|   26|         14|
    |shl_ln_reg_1571                                                                        |    7|   0|   10|          3|
    |stage_1_reg_1576                                                                       |   13|   0|   13|          0|
    |stage_fu_194                                                                           |   13|   0|   13|          0|
    |tmp_2_reg_1884                                                                         |   32|   0|   32|          0|
    |tmp_3_reg_1889                                                                         |   32|   0|   32|          0|
    |tmp_8787_reg_1627                                                                      |    1|   0|    1|          0|
    |tmp_8788_reg_1672                                                                      |    1|   0|    1|          0|
    |tmp_8789_reg_1683                                                                      |    1|   0|    1|          0|
    |trunc_ln268_reg_1784                                                                   |    6|   0|    6|          0|
    |trunc_ln271_reg_1523                                                                   |    7|   0|    7|          0|
    |trunc_ln286_5_reg_1610                                                                 |    6|   0|    6|          0|
    |trunc_ln286_6_reg_1638                                                                 |    6|   0|    6|          0|
    |trunc_ln286_7_reg_1655                                                                 |    6|   0|    6|          0|
    |trunc_ln_reg_1516                                                                      |   58|   0|   58|          0|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                  | 1875|   0| 1893|         18|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+---------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits |    Protocol   |     Source Object    |    C Type    |
+-----------------------+-----+------+---------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|     7|          s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|    32|          s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|     4|          s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|     7|          s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|    32|          s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|     2|          s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|     2|          s_axi|               control|        scalar|
|ap_clk                 |   in|     1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|interrupt              |  out|     1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|m_axi_gmem0_AWVALID    |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|     8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|     8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|    64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|     8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  1024|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   128|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WID        |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|    64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|     8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  1024|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RID        |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BID        |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|    64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|     8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|    32|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WID        |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|    64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|     8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|    32|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RID        |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BID        |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|    64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|     8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|    32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WID        |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|    64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|     8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|    32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RID        |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BID        |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|     1|          m_axi|                 gmem3|       pointer|
+-----------------------+-----+------+---------------+----------------------+--------------+

