module wideexpr_00718(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'sb10101;
  assign y1 = 6'sb010010;
  assign y2 = s1;
  assign y3 = $signed(3'sb100);
  assign y4 = (+(-(((ctrl[4]?s6:3'sb011))&(+($signed((s7)<<((s1)>>>(5'sb01101))))))))<<((((ctrl[5]?(2'sb10)^~(~&({4{(ctrl[7]?s0:4'sb1100)}})):$signed(+(s7))))<<((ctrl[5]?$signed(5'sb10001):(s0)>>(4'b1110))))<=({($signed(5'b11010))<<((ctrl[1]?(s1)&((5'b10110)+(s4)):{3{1'sb0}}))}));
  assign y5 = +({$signed(^((~&($signed(2'sb01)))>>(5'b10001)))});
  assign y6 = ($signed(^((ctrl[0]?3'sb000:s1))))|((($signed((ctrl[4]?(((3'sb111)^~((ctrl[5]?2'sb01:5'sb10110)))^~((ctrl[5]?2'sb01:(6'sb001010)^(5'sb11101))))==(($signed($unsigned(u6)))<<<($signed((s6)!=(3'sb011)))):$unsigned(4'sb0011))))>>>({$unsigned($signed($signed(-((4'sb1011)-(s7)))))}))>>>($signed((((s7)<<<(((s1)>>({2{5'b00011}}))>>>(s4)))^((6'sb010011)&(+(3'b101))))>>((ctrl[4]?s4:((+(6'sb000101))+(s5))<<((ctrl[4]?((5'sb01100)-(1'sb1))&(4'sb0101):($signed(5'b01101))|((6'sb010101)>>>(6'sb001000)))))))));
  assign y7 = {4'b1111};
endmodule
