// Seed: 3576504776
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1'b0;
  assign id_1 = 1'h0;
  genvar id_2;
  rnmos #1  (1, 1, 1);
  integer id_3 = id_1 != 1;
  uwire   id_4;
  assign id_1 = id_3;
  assign id_3 = 1 ^ id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri1  id_4,
    output tri0  id_5,
    input  wire  id_6,
    output wire  id_7,
    input  tri0  id_8
);
  always @(*) #1;
  module_0();
endmodule
