vendor_name = ModelSim
source_file = 1, Z:/workspace/mestrado/sistemasVLSI/exercises/full_adder/full_adder.vhd
source_file = 1, Z:/workspace/mestrado/sistemasVLSI/exercises/full_adder/db/full_adder.cbx.xml
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder
instance = comp, \cin~I\, cin, full_adder, 1
instance = comp, \a~I\, a, full_adder, 1
instance = comp, \b~I\, b, full_adder, 1
instance = comp, \s~0\, s~0, full_adder, 1
instance = comp, \cout~0\, cout~0, full_adder, 1
instance = comp, \s~I\, s, full_adder, 1
instance = comp, \cout~I\, cout, full_adder, 1
