--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml accumulator.twx accumulator.ncd -o accumulator.twr
accumulator.pcf

Design file:              accumulator.ncd
Physical constraint file: accumulator.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
alu_data<0> |    1.337(R)|      SLOW  |   -0.159(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<1> |    1.401(R)|      SLOW  |   -0.059(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<2> |    1.935(R)|      SLOW  |   -0.618(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<3> |    2.246(R)|      SLOW  |   -0.564(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<4> |    1.764(R)|      SLOW  |   -0.039(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<5> |    1.818(R)|      SLOW  |   -0.047(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<6> |    2.427(R)|      SLOW  |   -0.492(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_data<7> |    1.546(R)|      SLOW  |    0.171(R)|      SLOW  |clk_BUFGP         |   0.000|
alu_select  |    2.182(R)|      SLOW  |    0.413(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<0> |    0.761(R)|      FAST  |    0.466(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<1> |    1.085(R)|      SLOW  |    0.248(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<2> |    0.809(R)|      FAST  |    0.536(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<3> |    2.462(R)|      SLOW  |   -0.768(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<4> |    2.127(R)|      SLOW  |   -0.383(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<5> |    1.737(R)|      SLOW  |    0.033(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<6> |    2.361(R)|      SLOW  |   -0.430(R)|      SLOW  |clk_BUFGP         |   0.000|
data_bus<7> |    1.654(R)|      SLOW  |    0.071(R)|      SLOW  |clk_BUFGP         |   0.000|
en          |    1.770(R)|      SLOW  |    0.347(R)|      SLOW  |clk_BUFGP         |   0.000|
en_read     |    2.315(R)|      SLOW  |    0.723(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.907(R)|      FAST  |    0.620(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_bus<0> |         6.735(R)|      SLOW  |         3.263(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<1> |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<2> |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<3> |         6.735(R)|      SLOW  |         3.263(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<4> |         6.735(R)|      SLOW  |         3.263(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<5> |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<6> |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
data_bus<7> |         6.784(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
state<0>    |         6.734(R)|      SLOW  |         3.262(R)|      FAST  |clk_BUFGP         |   0.000|
state<1>    |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
state<2>    |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
state<3>    |         6.785(R)|      SLOW  |         3.313(R)|      FAST  |clk_BUFGP         |   0.000|
state<4>    |         6.734(R)|      SLOW  |         3.262(R)|      FAST  |clk_BUFGP         |   0.000|
state<5>    |         6.734(R)|      SLOW  |         3.262(R)|      FAST  |clk_BUFGP         |   0.000|
state<6>    |         6.784(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
state<7>    |         6.784(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
en             |data_bus<0>    |    6.525|
en             |data_bus<1>    |    6.266|
en             |data_bus<2>    |    6.266|
en             |data_bus<3>    |    6.203|
en             |data_bus<4>    |    6.203|
en             |data_bus<5>    |    6.722|
en             |data_bus<6>    |    6.722|
en             |data_bus<7>    |    6.488|
en_read        |data_bus<0>    |    6.495|
en_read        |data_bus<1>    |    6.236|
en_read        |data_bus<2>    |    6.236|
en_read        |data_bus<3>    |    6.173|
en_read        |data_bus<4>    |    6.173|
en_read        |data_bus<5>    |    6.692|
en_read        |data_bus<6>    |    6.692|
en_read        |data_bus<7>    |    6.458|
---------------+---------------+---------+


Analysis completed Thu Mar 19 17:53:13 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



