array set traceInfo {WarningExPort {{Subsystem design port '~ASCAN_SDO~' is not required because its associating interface port '~/scan/ASCAN_SDO~' is not connected inside the subsystem.} {Subsystem design port '~sfi_rx_data_crd_rtn_ded~' is not required because its associating interface port '~/sfi_rx_data/data_crd_rtn_ded~' is not connected inside the subsystem.} {Subsystem design port '~sfi_rx_hdr_crd_rtn_ded~' is not required because its associating interface port '~/sfi_rx_header/hdr_crd_rtn_ded~' is not connected inside the subsystem.}} statusMessage {Finished successfully.} Connect {{<tt>dvp_PADDR</tt> <tt>hqm_sip_aon_wrap/dvp_PADDR</tt>} {<tt>dvp_PENABLE</tt> <tt>hqm_sip_aon_wrap/dvp_PENABLE</tt>} {<tt>dvp_PPROT</tt> <tt>hqm_sip_aon_wrap/dvp_PPROT</tt>} {<tt>hqm_sip_aon_wrap/dvp_PRDATA</tt> <tt>dvp_PRDATA</tt>} {<tt>hqm_sip_aon_wrap/dvp_PREADY</tt> <tt>dvp_PREADY</tt>} {<tt>dvp_PSELx</tt> <tt>hqm_sip_aon_wrap/dvp_PSELx</tt>} {<tt>hqm_sip_aon_wrap/dvp_PSLVERR</tt> <tt>dvp_PSLVERR</tt>} {<tt>dvp_PSTRB</tt> <tt>hqm_sip_aon_wrap/dvp_PSTRB</tt>} {<tt>dvp_PWDATA</tt> <tt>hqm_sip_aon_wrap/dvp_PWDATA</tt>} {<tt>dvp_PWRITE</tt> <tt>hqm_sip_aon_wrap/dvp_PWRITE</tt>} {<tt>trig_fabric_in</tt> <tt>hqm_sip_aon_wrap/trig_fabric_in</tt>} {<tt>hqm_sip_aon_wrap/trig_fabric_in_ack</tt> <tt>trig_fabric_in_ack</tt>} {<tt>hqm_sip_aon_wrap/trig_fabric_out</tt> <tt>trig_fabric_out</tt>} {<tt>trig_fabric_out_ack</tt> <tt>hqm_sip_aon_wrap/trig_fabric_out_ack</tt>} {<tt>DEBUG_CAPABILITIES_ENABLING</tt> <tt>hqm_sip_aon_wrap/DEBUG_CAPABILITIES_ENABLING</tt>} {<tt>DEBUG_CAPABILITIES_ENABLING_VALID</tt> <tt>hqm_sip_aon_wrap/DEBUG_CAPABILITIES_ENABLING_VALID</tt>} {<tt>DFX_SECURE_POLICY</tt> <tt>hqm_sip_aon_wrap/DFX_SECURE_POLICY</tt>} {<tt>EARLYBOOT_EXIT</tt> <tt>hqm_sip_aon_wrap/EARLYBOOT_EXIT</tt>} {<tt>POLICY_UPDATE</tt> <tt>hqm_sip_aon_wrap/POLICY_UPDATE</tt>} {<tt>fdtf_clk</tt> <tt>hqm_sip_aon_wrap/fdtf_clk</tt>} {<tt>fdtf_cry_clk</tt> <tt>hqm_sip_aon_wrap/fdtf_cry_clk</tt>} {<tt>fdtf_rst_b</tt> <tt>hqm_sip_aon_wrap/fdtf_rst_b</tt>} {<tt>hqm_sip_aon_wrap/adtf_dnstream_data_out</tt> <tt>adtf_dnstream_data_out</tt>} {<tt>hqm_sip_aon_wrap/adtf_dnstream_header_out</tt> <tt>adtf_dnstream_header_out</tt>} {<tt>hqm_sip_aon_wrap/adtf_dnstream_valid_out</tt> <tt>adtf_dnstream_valid_out</tt>} {<tt>fdtf_upstream_active_in</tt> <tt>hqm_sip_aon_wrap/fdtf_upstream_active_in</tt>} {<tt>fdtf_upstream_credit_in</tt> <tt>hqm_sip_aon_wrap/fdtf_upstream_credit_in</tt>} {<tt>fdtf_upstream_sync_in</tt> <tt>hqm_sip_aon_wrap/fdtf_upstream_sync_in</tt>} {<tt>fdtf_fast_cnt_width</tt> <tt>hqm_sip_aon_wrap/fdtf_fast_cnt_width</tt>} {<tt>fdtf_packetizer_cid_N</tt> <tt>hqm_sip_aon_wrap/fdtf_packetizer_cid_N</tt>} {<tt>fdtf_packetizer_mid_N</tt> <tt>hqm_sip_aon_wrap/fdtf_packetizer_mid_N</tt>} {<tt>fdtf_survive_mode</tt> <tt>hqm_sip_aon_wrap/fdtf_survive_mode</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data</tt> <tt>sfi_tx_data</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_aux_parity</tt> <tt>sfi_tx_data_aux_parity</tt>} {<tt>sfi_tx_data_block</tt> <tt>hqm_sip_aon_wrap/sfi_tx_data_block</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_crd_rtn_block</tt> <tt>sfi_tx_data_crd_rtn_block</tt>} {<tt>sfi_tx_data_crd_rtn_fc_id</tt> <tt>hqm_sip_aon_wrap/sfi_tx_data_crd_rtn_fc_id</tt>} {<tt>sfi_tx_data_crd_rtn_valid</tt> <tt>hqm_sip_aon_wrap/sfi_tx_data_crd_rtn_valid</tt>} {<tt>sfi_tx_data_crd_rtn_value</tt> <tt>hqm_sip_aon_wrap/sfi_tx_data_crd_rtn_value</tt>} {<tt>sfi_tx_data_crd_rtn_vc_id</tt> <tt>hqm_sip_aon_wrap/sfi_tx_data_crd_rtn_vc_id</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_early_valid</tt> <tt>sfi_tx_data_early_valid</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_edb</tt> <tt>sfi_tx_data_edb</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_end</tt> <tt>sfi_tx_data_end</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_info_byte</tt> <tt>sfi_tx_data_info_byte</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_parity</tt> <tt>sfi_tx_data_parity</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_poison</tt> <tt>sfi_tx_data_poison</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_start</tt> <tt>sfi_tx_data_start</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_data_valid</tt> <tt>sfi_tx_data_valid</tt>} {<tt>sfi_tx_rx_empty</tt> <tt>hqm_sip_aon_wrap/sfi_tx_rx_empty</tt>} {<tt>sfi_tx_rxcon_ack</tt> <tt>hqm_sip_aon_wrap/sfi_tx_rxcon_ack</tt>} {<tt>sfi_tx_rxdiscon_nack</tt> <tt>hqm_sip_aon_wrap/sfi_tx_rxdiscon_nack</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_txcon_req</tt> <tt>sfi_tx_txcon_req</tt>} {<tt>sfi_tx_hdr_block</tt> <tt>hqm_sip_aon_wrap/sfi_tx_hdr_block</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_hdr_crd_rtn_block</tt> <tt>sfi_tx_hdr_crd_rtn_block</tt>} {<tt>sfi_tx_hdr_crd_rtn_fc_id</tt> <tt>hqm_sip_aon_wrap/sfi_tx_hdr_crd_rtn_fc_id</tt>} {<tt>sfi_tx_hdr_crd_rtn_valid</tt> <tt>hqm_sip_aon_wrap/sfi_tx_hdr_crd_rtn_valid</tt>} {<tt>sfi_tx_hdr_crd_rtn_value</tt> <tt>hqm_sip_aon_wrap/sfi_tx_hdr_crd_rtn_value</tt>} {<tt>sfi_tx_hdr_crd_rtn_vc_id</tt> <tt>hqm_sip_aon_wrap/sfi_tx_hdr_crd_rtn_vc_id</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_hdr_early_valid</tt> <tt>sfi_tx_hdr_early_valid</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_hdr_info_bytes</tt> <tt>sfi_tx_hdr_info_bytes</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_hdr_valid</tt> <tt>sfi_tx_hdr_valid</tt>} {<tt>hqm_sip_aon_wrap/sfi_tx_header</tt> <tt>sfi_tx_header</tt>} {<tt>hqm_sip_aon_wrap/gpsb_MEOM</tt> <tt>gpsb_MEOM</tt>} {<tt>gpsb_MNPCUP</tt> <tt>hqm_sip_aon_wrap/gpsb_MNPCUP</tt>} {<tt>hqm_sip_aon_wrap/gpsb_MNPPUT</tt> <tt>gpsb_MNPPUT</tt>} {<tt>hqm_sip_aon_wrap/gpsb_MPARITY</tt> <tt>gpsb_MPARITY</tt>} {<tt>hqm_sip_aon_wrap/gpsb_MPAYLOAD</tt> <tt>gpsb_MPAYLOAD</tt>} {<tt>gpsb_MPCCUP</tt> <tt>hqm_sip_aon_wrap/gpsb_MPCCUP</tt>} {<tt>hqm_sip_aon_wrap/gpsb_MPCPUT</tt> <tt>gpsb_MPCPUT</tt>} {<tt>hqm_sip_aon_wrap/gpsb_SIDE_ISM_AGENT</tt> <tt>gpsb_SIDE_ISM_AGENT</tt>} {<tt>gpsb_SIDE_ISM_FABRIC</tt> <tt>hqm_sip_aon_wrap/gpsb_SIDE_ISM_FABRIC</tt>} {<tt>gpsb_TEOM</tt> <tt>hqm_sip_aon_wrap/gpsb_TEOM</tt>} {<tt>hqm_sip_aon_wrap/gpsb_TNPCUP</tt> <tt>gpsb_TNPCUP</tt>} {<tt>gpsb_TNPPUT</tt> <tt>hqm_sip_aon_wrap/gpsb_TNPPUT</tt>} {<tt>gpsb_TPARITY</tt> <tt>hqm_sip_aon_wrap/gpsb_TPARITY</tt>} {<tt>gpsb_TPAYLOAD</tt> <tt>hqm_sip_aon_wrap/gpsb_TPAYLOAD</tt>} {<tt>hqm_sip_aon_wrap/gpsb_TPCCUP</tt> <tt>gpsb_TPCCUP</tt>} {<tt>gpsb_TPCPUT</tt> <tt>hqm_sip_aon_wrap/gpsb_TPCPUT</tt>} {<tt>SIDE_CLK</tt> <tt>hqm_sip_aon_wrap/SIDE_CLK</tt>} {<tt>aer_destid</tt> <tt>hqm_sip_aon_wrap/aer_destid</tt>} {<tt>my_sb_id</tt> <tt>hqm_sip_aon_wrap/my_sb_id</tt>} {<tt>pcie_err_destid</tt> <tt>hqm_sip_aon_wrap/pcie_err_destid</tt>} {<tt>hqm_sip_aon_wrap/SIDE_POK</tt> <tt>SIDE_POK</tt>} {<tt>SIDE_CLKACK</tt> <tt>hqm_sip_aon_wrap/SIDE_CLKACK</tt>} {<tt>hqm_sip_aon_wrap/SIDE_CLKREQ</tt> <tt>SIDE_CLKREQ</tt>} {<tt>SIDE_RST_B</tt> <tt>hqm_sip_aon_wrap/SIDE_RST_B</tt>} {<tt>side_PG_WAKE</tt> <tt>hqm_sip_aon_wrap/side_PG_WAKE</tt>} {<tt>prim_CLKACK</tt> <tt>hqm_sip_aon_wrap/prim_CLKACK</tt>} {<tt>hqm_sip_aon_wrap/prim_CLKREQ</tt> <tt>prim_CLKREQ</tt>} {<tt>prim_CG_WAKE</tt> <tt>hqm_sip_aon_wrap/prim_CG_WAKE</tt>} {<tt>prim_PG_WAKE</tt> <tt>hqm_sip_aon_wrap/prim_PG_WAKE</tt>} {<tt>prim_VCC_LOGIC_RST_B</tt> <tt>hqm_sip_aon_wrap/prim_VCC_LOGIC_RST_B</tt>} {<tt>prim_VCC_PWRGOOD_RST_B</tt> <tt>hqm_sip_aon_wrap/prim_VCC_PWRGOOD_RST_B</tt>} {<tt>rtdr_iosfsb_ism_RTDR_CAPTURE</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_CAPTURE</tt>} {<tt>rtdr_iosfsb_ism_RTDR_IRDEC</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_IRDEC</tt>} {<tt>rtdr_iosfsb_ism_RTDR_SHIFT</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_SHIFT</tt>} {<tt>rtdr_iosfsb_ism_RTDR_TDI</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_TDI</tt>} {<tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_TDO</tt> <tt>rtdr_iosfsb_ism_RTDR_TDO</tt>} {<tt>rtdr_iosfsb_ism_RTDR_UPDATE</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_UPDATE</tt>} {<tt>rtdr_iosfsb_ism_RTDR_TCK</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_TCK</tt>} {<tt>rtdr_iosfsb_ism_RTDR_PWRGOOD_RST_B</tt> <tt>hqm_sip_aon_wrap/rtdr_iosfsb_ism_RTDR_PWRGOOD_RST_B</tt>} {<tt>rtdr_tapconfig_RTDR_CAPTURE</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_CAPTURE</tt>} {<tt>rtdr_tapconfig_RTDR_IRDEC</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_IRDEC</tt>} {<tt>rtdr_tapconfig_RTDR_SHIFT</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_SHIFT</tt>} {<tt>rtdr_tapconfig_RTDR_TDI</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_TDI</tt>} {<tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_TDO</tt> <tt>rtdr_tapconfig_RTDR_TDO</tt>} {<tt>rtdr_tapconfig_RTDR_UPDATE</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_UPDATE</tt>} {<tt>rtdr_tapconfig_RTDR_TCK</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_TCK</tt>} {<tt>rtdr_tapconfig_RTDR_PWRGOOD_RST_B</tt> <tt>hqm_sip_aon_wrap/rtdr_tapconfig_RTDR_PWRGOOD_RST_B</tt>} {<tt>rtdr_taptrigger_RTDR_CAPTURE</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_CAPTURE</tt>} {<tt>rtdr_taptrigger_RTDR_IRDEC</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_IRDEC</tt>} {<tt>rtdr_taptrigger_RTDR_SHIFT</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_SHIFT</tt>} {<tt>rtdr_taptrigger_RTDR_TDI</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_TDI</tt>} {<tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_TDO</tt> <tt>rtdr_taptrigger_RTDR_TDO</tt>} {<tt>rtdr_taptrigger_RTDR_UPDATE</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_UPDATE</tt>} {<tt>rtdr_taptrigger_RTDR_TCK</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_TCK</tt>} {<tt>rtdr_taptrigger_RTDR_PWRGOOD_RST_B</tt> <tt>hqm_sip_aon_wrap/rtdr_taptrigger_RTDR_PWRGOOD_RST_B</tt>} {<tt>FSCAN_BYPRST_B</tt> <tt>hqm_sip_aon_wrap/FSCAN_BYPRST_B</tt>} {<tt>FSCAN_CLKUNGATE</tt> <tt>hqm_sip_aon_wrap/FSCAN_CLKUNGATE</tt>} {<tt>FSCAN_CLKUNGATE_SYN</tt> <tt>hqm_sip_aon_wrap/FSCAN_CLKUNGATE_SYN</tt>} {<tt>FSCAN_LATCHCLOSED_B</tt> <tt>hqm_sip_aon_wrap/FSCAN_LATCHCLOSED_B</tt>} {<tt>FSCAN_LATCHOPEN</tt> <tt>hqm_sip_aon_wrap/FSCAN_LATCHOPEN</tt>} {<tt>FSCAN_MODE</tt> <tt>hqm_sip_aon_wrap/FSCAN_MODE</tt>} {<tt>FSCAN_RSTBYPEN</tt> <tt>hqm_sip_aon_wrap/FSCAN_RSTBYPEN</tt>} {<tt>FSCAN_SHIFTEN</tt> <tt>hqm_sip_aon_wrap/FSCAN_SHIFTEN</tt>} {<tt>FDFX_POWERGOOD</tt> <tt>hqm_sip_aon_wrap/FDFX_POWERGOOD</tt>} {<tt>sfi_rx_data</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data</tt>} {<tt>sfi_rx_data_aux_parity</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_aux_parity</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_data_block</tt> <tt>sfi_rx_data_block</tt>} {<tt>sfi_rx_data_crd_rtn_block</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_crd_rtn_block</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_data_crd_rtn_fc_id</tt> <tt>sfi_rx_data_crd_rtn_fc_id</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_data_crd_rtn_valid</tt> <tt>sfi_rx_data_crd_rtn_valid</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_data_crd_rtn_value</tt> <tt>sfi_rx_data_crd_rtn_value</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_data_crd_rtn_vc_id</tt> <tt>sfi_rx_data_crd_rtn_vc_id</tt>} {<tt>sfi_rx_data_early_valid</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_early_valid</tt>} {<tt>sfi_rx_data_edb</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_edb</tt>} {<tt>sfi_rx_data_end</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_end</tt>} {<tt>sfi_rx_data_info_byte</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_info_byte</tt>} {<tt>sfi_rx_data_parity</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_parity</tt>} {<tt>sfi_rx_data_poison</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_poison</tt>} {<tt>sfi_rx_data_start</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_start</tt>} {<tt>sfi_rx_data_valid</tt> <tt>hqm_sip_aon_wrap/sfi_rx_data_valid</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_rx_empty</tt> <tt>sfi_rx_rx_empty</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_rxcon_ack</tt> <tt>sfi_rx_rxcon_ack</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_rxdiscon_nack</tt> <tt>sfi_rx_rxdiscon_nack</tt>} {<tt>sfi_rx_txcon_req</tt> <tt>hqm_sip_aon_wrap/sfi_rx_txcon_req</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_hdr_block</tt> <tt>sfi_rx_hdr_block</tt>} {<tt>sfi_rx_hdr_crd_rtn_block</tt> <tt>hqm_sip_aon_wrap/sfi_rx_hdr_crd_rtn_block</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_hdr_crd_rtn_fc_id</tt> <tt>sfi_rx_hdr_crd_rtn_fc_id</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_hdr_crd_rtn_valid</tt> <tt>sfi_rx_hdr_crd_rtn_valid</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_hdr_crd_rtn_value</tt> <tt>sfi_rx_hdr_crd_rtn_value</tt>} {<tt>hqm_sip_aon_wrap/sfi_rx_hdr_crd_rtn_vc_id</tt> <tt>sfi_rx_hdr_crd_rtn_vc_id</tt>} {<tt>sfi_rx_hdr_early_valid</tt> <tt>hqm_sip_aon_wrap/sfi_rx_hdr_early_valid</tt>} {<tt>sfi_rx_hdr_info_bytes</tt> <tt>hqm_sip_aon_wrap/sfi_rx_hdr_info_bytes</tt>} {<tt>sfi_rx_hdr_valid</tt> <tt>hqm_sip_aon_wrap/sfi_rx_hdr_valid</tt>} {<tt>sfi_rx_header</tt> <tt>hqm_sip_aon_wrap/sfi_rx_header</tt>} {<tt>hqm_sip_aon_wrap/dig_view_out_0</tt> <tt>dig_view_out_0</tt>} {<tt>hqm_sip_aon_wrap/dig_view_out_1</tt> <tt>dig_view_out_1</tt>}} CreateExPort {{output <tt>adtf_dnstream_data_out</tt> {63 : 0} dvp_dtf/adtf_dnstream_data_out} {output <tt>adtf_dnstream_header_out</tt> {24 : 0} dvp_dtf/adtf_dnstream_header_out} {output <tt>adtf_dnstream_valid_out</tt> {<I>single bit</I>} dvp_dtf/adtf_dnstream_valid_out} {input <tt>aer_destid</tt> {15 : 0} iosf_sideband_idstraps/aer_destid} {input <tt>DEBUG_CAPABILITIES_ENABLING</tt> {7 : 0} dvp_dsp_inside/DEBUG_CAPABILITIES_ENABLING} {input <tt>DEBUG_CAPABILITIES_ENABLING_VALID</tt> {<I>single bit</I>} dvp_dsp_inside/DEBUG_CAPABILITIES_ENABLING_VALID} {input <tt>DFX_SECURE_POLICY</tt> {7 : 0} dvp_dsp_inside/DFX_SECURE_POLICY} {output <tt>dig_view_out_0</tt> {<I>single bit</I>} viewpins_dig/dig_view_out_0} {output <tt>dig_view_out_1</tt> {<I>single bit</I>} viewpins_dig/dig_view_out_1} {input <tt>dvp_PADDR</tt> {31 : 0} dvp_apb4/PADDR} {input <tt>dvp_PENABLE</tt> {<I>single bit</I>} dvp_apb4/PENABLE} {input <tt>dvp_PPROT</tt> {2 : 0} dvp_apb4/PPROT} {output <tt>dvp_PRDATA</tt> {31 : 0} dvp_apb4/PRDATA} {output <tt>dvp_PREADY</tt> {<I>single bit</I>} dvp_apb4/PREADY} {input <tt>dvp_PSELx</tt> {<I>single bit</I>} dvp_apb4/PSELx} {output <tt>dvp_PSLVERR</tt> {<I>single bit</I>} dvp_apb4/PSLVERR} {input <tt>dvp_PSTRB</tt> {3 : 0} dvp_apb4/PSTRB} {input <tt>dvp_PWDATA</tt> {31 : 0} dvp_apb4/PWDATA} {input <tt>dvp_PWRITE</tt> {<I>single bit</I>} dvp_apb4/PWRITE} {input <tt>EARLYBOOT_EXIT</tt> {<I>single bit</I>} dvp_dsp_inside/EARLYBOOT_EXIT} {input <tt>FDFX_POWERGOOD</tt> {<I>single bit</I>} scan_reset/FDFX_POWERGOOD} {input <tt>fdtf_clk</tt> {<I>single bit</I>} dvp_dtf_clock/fdtf_clk} {input <tt>fdtf_cry_clk</tt> {<I>single bit</I>} dvp_dtf_clock/fdtf_cry_clk} {input <tt>fdtf_fast_cnt_width</tt> {1 : 0} dvp_dtf_misc/fdtf_fast_cnt_width} {input <tt>fdtf_packetizer_cid_N</tt> {7 : 0} dvp_dtf_misc/fdtf_packetizer_cid_N} {input <tt>fdtf_packetizer_mid_N</tt> {7 : 0} dvp_dtf_misc/fdtf_packetizer_mid_N} {input <tt>fdtf_rst_b</tt> {<I>single bit</I>} dvp_dtf_reset/fdtf_rst_b} {input <tt>fdtf_survive_mode</tt> {<I>single bit</I>} dvp_dtf_misc/fdtf_survive_mode} {input <tt>fdtf_upstream_active_in</tt> {<I>single bit</I>} dvp_dtf/fdtf_upstream_active_in} {input <tt>fdtf_upstream_credit_in</tt> {<I>single bit</I>} dvp_dtf/fdtf_upstream_credit_in} {input <tt>fdtf_upstream_sync_in</tt> {<I>single bit</I>} dvp_dtf/fdtf_upstream_sync_in} {input <tt>FSCAN_BYPRST_B</tt> {<I>single bit</I>} scan/FSCAN_BYPRST_B} {input <tt>FSCAN_CLKUNGATE</tt> {<I>single bit</I>} scan/FSCAN_CLKUNGATE} {input <tt>FSCAN_CLKUNGATE_SYN</tt> {<I>single bit</I>} scan/FSCAN_CLKUNGATE_SYN} {input <tt>FSCAN_LATCHCLOSED_B</tt> {<I>single bit</I>} scan/FSCAN_LATCHCLOSED_B} {input <tt>FSCAN_LATCHOPEN</tt> {<I>single bit</I>} scan/FSCAN_LATCHOPEN} {input <tt>FSCAN_MODE</tt> {<I>single bit</I>} scan/FSCAN_MODE} {input <tt>FSCAN_RSTBYPEN</tt> {<I>single bit</I>} scan/FSCAN_RSTBYPEN} {input <tt>FSCAN_SHIFTEN</tt> {<I>single bit</I>} scan/FSCAN_SHIFTEN} {output <tt>gpsb_MEOM</tt> {<I>single bit</I>} iosf_sideband/MEOM} {input <tt>gpsb_MNPCUP</tt> {<I>single bit</I>} iosf_sideband/MNPCUP} {output <tt>gpsb_MNPPUT</tt> {<I>single bit</I>} iosf_sideband/MNPPUT} {output <tt>gpsb_MPARITY</tt> {<I>single bit</I>} iosf_sideband/MPARITY} {output <tt>gpsb_MPAYLOAD</tt> {7 : 0} iosf_sideband/MPAYLOAD} {input <tt>gpsb_MPCCUP</tt> {<I>single bit</I>} iosf_sideband/MPCCUP} {output <tt>gpsb_MPCPUT</tt> {<I>single bit</I>} iosf_sideband/MPCPUT} {output <tt>gpsb_SIDE_ISM_AGENT</tt> {2 : 0} iosf_sideband/SIDE_ISM_AGENT} {input <tt>gpsb_SIDE_ISM_FABRIC</tt> {2 : 0} iosf_sideband/SIDE_ISM_FABRIC} {input <tt>gpsb_TEOM</tt> {<I>single bit</I>} iosf_sideband/TEOM} {output <tt>gpsb_TNPCUP</tt> {<I>single bit</I>} iosf_sideband/TNPCUP} {input <tt>gpsb_TNPPUT</tt> {<I>single bit</I>} iosf_sideband/TNPPUT} {input <tt>gpsb_TPARITY</tt> {<I>single bit</I>} iosf_sideband/TPARITY} {input <tt>gpsb_TPAYLOAD</tt> {7 : 0} iosf_sideband/TPAYLOAD} {output <tt>gpsb_TPCCUP</tt> {<I>single bit</I>} iosf_sideband/TPCCUP} {input <tt>gpsb_TPCPUT</tt> {<I>single bit</I>} iosf_sideband/TPCPUT} {input <tt>my_sb_id</tt> {15 : 0} iosf_sideband_idstraps/my_sb_id} {input <tt>pcie_err_destid</tt> {15 : 0} iosf_sideband_idstraps/pcie_err_destid} {input <tt>POLICY_UPDATE</tt> {<I>single bit</I>} dvp_dsp_inside/POLICY_UPDATE} {input <tt>prim_CG_WAKE</tt> {<I>single bit</I>} prim_reset/CG_WAKE} {input <tt>prim_CLKACK</tt> {<I>single bit</I>} prim_clock_req_ack/CLKACK} {output <tt>prim_CLKREQ</tt> {<I>single bit</I>} prim_clock_req_ack/CLKREQ} {input <tt>prim_PG_WAKE</tt> {<I>single bit</I>} prim_reset/PG_WAKE} {input <tt>prim_VCC_LOGIC_RST_B</tt> {<I>single bit</I>} prim_reset/VCC_LOGIC_RST_B} {input <tt>prim_VCC_PWRGOOD_RST_B</tt> {<I>single bit</I>} prim_reset/VCC_PWRGOOD_RST_B} {input <tt>rtdr_iosfsb_ism_RTDR_CAPTURE</tt> {<I>single bit</I>} rtdr_iosfsb_ism/RTDR_CAPTURE} {input <tt>rtdr_iosfsb_ism_RTDR_IRDEC</tt> {<I>single bit</I>} rtdr_iosfsb_ism/RTDR_IRDEC} {input <tt>rtdr_iosfsb_ism_RTDR_PWRGOOD_RST_B</tt> {<I>single bit</I>} rtdr_iosfsb_ism_reset/RTDR_PWRGOOD_RST_B} {input <tt>rtdr_iosfsb_ism_RTDR_SHIFT</tt> {<I>single bit</I>} rtdr_iosfsb_ism/RTDR_SHIFT} {input <tt>rtdr_iosfsb_ism_RTDR_TCK</tt> {<I>single bit</I>} rtdr_iosfsb_ism_clock/RTDR_TCK} {input <tt>rtdr_iosfsb_ism_RTDR_TDI</tt> {<I>single bit</I>} rtdr_iosfsb_ism/RTDR_TDI} {output <tt>rtdr_iosfsb_ism_RTDR_TDO</tt> {<I>single bit</I>} rtdr_iosfsb_ism/RTDR_TDO} {input <tt>rtdr_iosfsb_ism_RTDR_UPDATE</tt> {<I>single bit</I>} rtdr_iosfsb_ism/RTDR_UPDATE} {input <tt>rtdr_tapconfig_RTDR_CAPTURE</tt> {<I>single bit</I>} rtdr_tapconfig/RTDR_CAPTURE} {input <tt>rtdr_tapconfig_RTDR_IRDEC</tt> {<I>single bit</I>} rtdr_tapconfig/RTDR_IRDEC} {input <tt>rtdr_tapconfig_RTDR_PWRGOOD_RST_B</tt> {<I>single bit</I>} rtdr_tapconfig_reset/RTDR_PWRGOOD_RST_B} {input <tt>rtdr_tapconfig_RTDR_SHIFT</tt> {<I>single bit</I>} rtdr_tapconfig/RTDR_SHIFT} {input <tt>rtdr_tapconfig_RTDR_TCK</tt> {<I>single bit</I>} rtdr_tapconfig_clock/RTDR_TCK} {input <tt>rtdr_tapconfig_RTDR_TDI</tt> {<I>single bit</I>} rtdr_tapconfig/RTDR_TDI} {output <tt>rtdr_tapconfig_RTDR_TDO</tt> {<I>single bit</I>} rtdr_tapconfig/RTDR_TDO} {input <tt>rtdr_tapconfig_RTDR_UPDATE</tt> {<I>single bit</I>} rtdr_tapconfig/RTDR_UPDATE} {input <tt>rtdr_taptrigger_RTDR_CAPTURE</tt> {<I>single bit</I>} rtdr_taptrigger/RTDR_CAPTURE} {input <tt>rtdr_taptrigger_RTDR_IRDEC</tt> {<I>single bit</I>} rtdr_taptrigger/RTDR_IRDEC} {input <tt>rtdr_taptrigger_RTDR_PWRGOOD_RST_B</tt> {<I>single bit</I>} rtdr_taptrigger_reset/RTDR_PWRGOOD_RST_B} {input <tt>rtdr_taptrigger_RTDR_SHIFT</tt> {<I>single bit</I>} rtdr_taptrigger/RTDR_SHIFT} {input <tt>rtdr_taptrigger_RTDR_TCK</tt> {<I>single bit</I>} rtdr_taptrigger_clock/RTDR_TCK} {input <tt>rtdr_taptrigger_RTDR_TDI</tt> {<I>single bit</I>} rtdr_taptrigger/RTDR_TDI} {output <tt>rtdr_taptrigger_RTDR_TDO</tt> {<I>single bit</I>} rtdr_taptrigger/RTDR_TDO} {input <tt>rtdr_taptrigger_RTDR_UPDATE</tt> {<I>single bit</I>} rtdr_taptrigger/RTDR_UPDATE} {input <tt>sfi_rx_data</tt> {255 : 0} sfi_rx_data/data} {input <tt>sfi_rx_data_aux_parity</tt> {<I>single bit</I>} sfi_rx_data/data_aux_parity} {output <tt>sfi_rx_data_block</tt> {<I>single bit</I>} sfi_rx_data/data_block} {input <tt>sfi_rx_data_crd_rtn_block</tt> {<I>single bit</I>} sfi_rx_data/data_crd_rtn_block} {output <tt>sfi_rx_data_crd_rtn_fc_id</tt> {1 : 0} sfi_rx_data/data_crd_rtn_fc_id} {output <tt>sfi_rx_data_crd_rtn_valid</tt> {<I>single bit</I>} sfi_rx_data/data_crd_rtn_valid} {output <tt>sfi_rx_data_crd_rtn_value</tt> {3 : 0} sfi_rx_data/data_crd_rtn_value} {output <tt>sfi_rx_data_crd_rtn_vc_id</tt> {4 : 0} sfi_rx_data/data_crd_rtn_vc_id} {input <tt>sfi_rx_data_early_valid</tt> {<I>single bit</I>} sfi_rx_data/data_early_valid} {input <tt>sfi_rx_data_edb</tt> {7 : 0} sfi_rx_data/data_edb} {input <tt>sfi_rx_data_end</tt> {7 : 0} sfi_rx_data/data_end} {input <tt>sfi_rx_data_info_byte</tt> {7 : 0} sfi_rx_data/data_info_byte} {input <tt>sfi_rx_data_parity</tt> {3 : 0} sfi_rx_data/data_parity} {input <tt>sfi_rx_data_poison</tt> {7 : 0} sfi_rx_data/data_poison} {input <tt>sfi_rx_data_start</tt> {<I>single bit</I>} sfi_rx_data/data_start} {input <tt>sfi_rx_data_valid</tt> {<I>single bit</I>} sfi_rx_data/data_valid} {output <tt>sfi_rx_hdr_block</tt> {<I>single bit</I>} sfi_rx_header/hdr_block} {input <tt>sfi_rx_hdr_crd_rtn_block</tt> {<I>single bit</I>} sfi_rx_header/hdr_crd_rtn_block} {output <tt>sfi_rx_hdr_crd_rtn_fc_id</tt> {1 : 0} sfi_rx_header/hdr_crd_rtn_fc_id} {output <tt>sfi_rx_hdr_crd_rtn_valid</tt> {<I>single bit</I>} sfi_rx_header/hdr_crd_rtn_valid} {output <tt>sfi_rx_hdr_crd_rtn_value</tt> {3 : 0} sfi_rx_header/hdr_crd_rtn_value} {output <tt>sfi_rx_hdr_crd_rtn_vc_id</tt> {4 : 0} sfi_rx_header/hdr_crd_rtn_vc_id} {input <tt>sfi_rx_hdr_early_valid</tt> {<I>single bit</I>} sfi_rx_header/hdr_early_valid} {input <tt>sfi_rx_hdr_info_bytes</tt> {15 : 0} sfi_rx_header/hdr_info_bytes} {input <tt>sfi_rx_hdr_valid</tt> {<I>single bit</I>} sfi_rx_header/hdr_valid} {input <tt>sfi_rx_header</tt> {255 : 0} sfi_rx_header/header} {output <tt>sfi_rx_rx_empty</tt> {<I>single bit</I>} sfi_rx_globals/rx_empty} {output <tt>sfi_rx_rxcon_ack</tt> {<I>single bit</I>} sfi_rx_globals/rxcon_ack} {output <tt>sfi_rx_rxdiscon_nack</tt> {<I>single bit</I>} sfi_rx_globals/rxdiscon_nack} {input <tt>sfi_rx_txcon_req</tt> {<I>single bit</I>} sfi_rx_globals/txcon_req} {output <tt>sfi_tx_data</tt> {255 : 0} sfi_tx_data/data} {output <tt>sfi_tx_data_aux_parity</tt> {<I>single bit</I>} sfi_tx_data/data_aux_parity} {input <tt>sfi_tx_data_block</tt> {<I>single bit</I>} sfi_tx_data/data_block} {output <tt>sfi_tx_data_crd_rtn_block</tt> {<I>single bit</I>} sfi_tx_data/data_crd_rtn_block} {input <tt>sfi_tx_data_crd_rtn_fc_id</tt> {1 : 0} sfi_tx_data/data_crd_rtn_fc_id} {input <tt>sfi_tx_data_crd_rtn_valid</tt> {<I>single bit</I>} sfi_tx_data/data_crd_rtn_valid} {input <tt>sfi_tx_data_crd_rtn_value</tt> {3 : 0} sfi_tx_data/data_crd_rtn_value} {input <tt>sfi_tx_data_crd_rtn_vc_id</tt> {4 : 0} sfi_tx_data/data_crd_rtn_vc_id} {output <tt>sfi_tx_data_early_valid</tt> {<I>single bit</I>} sfi_tx_data/data_early_valid} {output <tt>sfi_tx_data_edb</tt> {7 : 0} sfi_tx_data/data_edb} {output <tt>sfi_tx_data_end</tt> {7 : 0} sfi_tx_data/data_end} {output <tt>sfi_tx_data_info_byte</tt> {7 : 0} sfi_tx_data/data_info_byte} {output <tt>sfi_tx_data_parity</tt> {3 : 0} sfi_tx_data/data_parity} {output <tt>sfi_tx_data_poison</tt> {7 : 0} sfi_tx_data/data_poison} {output <tt>sfi_tx_data_start</tt> {<I>single bit</I>} sfi_tx_data/data_start} {output <tt>sfi_tx_data_valid</tt> {<I>single bit</I>} sfi_tx_data/data_valid} {input <tt>sfi_tx_hdr_block</tt> {<I>single bit</I>} sfi_tx_header/hdr_block} {output <tt>sfi_tx_hdr_crd_rtn_block</tt> {<I>single bit</I>} sfi_tx_header/hdr_crd_rtn_block} {input <tt>sfi_tx_hdr_crd_rtn_fc_id</tt> {1 : 0} sfi_tx_header/hdr_crd_rtn_fc_id} {input <tt>sfi_tx_hdr_crd_rtn_valid</tt> {<I>single bit</I>} sfi_tx_header/hdr_crd_rtn_valid} {input <tt>sfi_tx_hdr_crd_rtn_value</tt> {3 : 0} sfi_tx_header/hdr_crd_rtn_value} {input <tt>sfi_tx_hdr_crd_rtn_vc_id</tt> {4 : 0} sfi_tx_header/hdr_crd_rtn_vc_id} {output <tt>sfi_tx_hdr_early_valid</tt> {<I>single bit</I>} sfi_tx_header/hdr_early_valid} {output <tt>sfi_tx_hdr_info_bytes</tt> {15 : 0} sfi_tx_header/hdr_info_bytes} {output <tt>sfi_tx_hdr_valid</tt> {<I>single bit</I>} sfi_tx_header/hdr_valid} {output <tt>sfi_tx_header</tt> {255 : 0} sfi_tx_header/header} {input <tt>sfi_tx_rx_empty</tt> {<I>single bit</I>} sfi_tx_globals/rx_empty} {input <tt>sfi_tx_rxcon_ack</tt> {<I>single bit</I>} sfi_tx_globals/rxcon_ack} {input <tt>sfi_tx_rxdiscon_nack</tt> {<I>single bit</I>} sfi_tx_globals/rxdiscon_nack} {output <tt>sfi_tx_txcon_req</tt> {<I>single bit</I>} sfi_tx_globals/txcon_req} {input <tt>SIDE_CLK</tt> {<I>single bit</I>} iosf_sideband_clock/SIDE_CLK} {input <tt>SIDE_CLKACK</tt> {<I>single bit</I>} iosf_sideband_power/SIDE_CLKACK} {output <tt>SIDE_CLKREQ</tt> {<I>single bit</I>} iosf_sideband_power/SIDE_CLKREQ} {input <tt>side_PG_WAKE</tt> {<I>single bit</I>} iosf_sideband_wake/PG_WAKE} {output <tt>SIDE_POK</tt> {<I>single bit</I>} iosf_sideband_pok/SIDE_POK} {input <tt>SIDE_RST_B</tt> {<I>single bit</I>} iosf_sideband_reset/SIDE_RST_B} {input <tt>trig_fabric_in</tt> {3 : 0} dvp_ctf/trig_fabric_in} {output <tt>trig_fabric_in_ack</tt> {3 : 0} dvp_ctf/trig_fabric_in_ack} {output <tt>trig_fabric_out</tt> {3 : 0} dvp_ctf/trig_fabric_out} {input <tt>trig_fabric_out_ack</tt> {3 : 0} dvp_ctf/trig_fabric_out_ack}} statusColor green}
