C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module loadStoreGroupDecoderTests
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(128)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(128): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(128)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(128): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(163)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(163): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(163)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(163): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(197)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(197): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(197)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(197): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(228)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(228): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'assert' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(228)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v(228): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	loadStoreGroupDecoderTests

} {} {}} C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v {2 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module loadStoreGroupDecoder
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(127)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(180)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(180): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(190)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(190): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(200)
** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(200): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	loadStoreGroupDecoder

} {} {}} C:/Users/Duncan/git/ForthCPU/constants.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/constants.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020

} {} {}} C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module instructionPhaseDecoder

Top level modules:
	instructionPhaseDecoder

} {} {}}
