# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: naresh.r
RegisterNumber:  23005559
*/

##CODE

![Screenshot 2023-12-14 075752](https://github.com/feryjfgkuyfgewjfgew/Experiment--02-Implementation-of-combinational-logic-/assets/150319377/46b2411a-07a4-40f6-8bed-67cf9438c448)



##TRUTH TABLE
![Screenshot 2023-12-14 075832](https://github.com/feryjfgkuyfgewjfgew/Experiment--02-Implementation-of-combinational-logic-/assets/150319377/2137ad84-3682-480e-8338-674d889e1502)

## RTL

![Screenshot 2023-12-14 081811](https://github.com/feryjfgkuyfgewjfgew/Experiment--02-Implementation-of-combinational-logic-/assets/150319377/3bb4e114-de91-4450-bff5-3502949bd792)

## Timing Diagram

![Screenshot 2023-12-14 081846](https://github.com/feryjfgkuyfgewjfgew/Experiment--02-Implementation-of-combinational-logic-/assets/150319377/5fe024a8-f0ce-4f50-8256-417f7d6db560)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
