
*** Running vivado
    with args -log design_1_YOLO2_FPGA_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_YOLO2_FPGA_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_YOLO2_FPGA_0_0.tcl -notrace
Command: synth_design -top design_1_YOLO2_FPGA_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 476.180 ; gain = 123.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_YOLO2_FPGA_0_0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ip/design_1_YOLO2_FPGA_0_0/synth/design_1_YOLO2_FPGA_0_0.v:62]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:12]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS3_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS4_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS5_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:589]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_beta_beTV' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_beta_beTV.v:65]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_beta_beTV_ram' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_beta_beTV.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_beta_beTV.v:26]
INFO: [Synth 8-3876] $readmem data file './YOLO2_FPGA_beta_beTV_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_beta_beTV.v:29]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_beta_beTV_ram' (1#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_beta_beTV.v:9]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_beta_beTV' (2#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_beta_beTV.v:65]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_outputeUV' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeUV.v:65]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_outputeUV_ram' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeUV.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeUV.v:26]
INFO: [Synth 8-3876] $readmem data file './YOLO2_FPGA_outputeUV_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeUV.v:29]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_outputeUV_ram' (3#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeUV.v:9]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_outputeUV' (4#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeUV.v:65]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_outputeYW' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeYW.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_outputeYW_ram' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeYW.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeYW.v:24]
INFO: [Synth 8-3876] $readmem data file './YOLO2_FPGA_outputeYW_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeYW.v:27]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_outputeYW_ram' (5#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeYW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_outputeYW' (6#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_outputeYW.v:57]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_CTRL_BUS_s_axi' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 9'b000000000 
	Parameter ADDR_GIE bound to: 9'b000000100 
	Parameter ADDR_IER bound to: 9'b000001000 
	Parameter ADDR_ISR bound to: 9'b000001100 
	Parameter ADDR_INPUT_R_DATA_0 bound to: 9'b000010000 
	Parameter ADDR_INPUT_R_CTRL bound to: 9'b000010100 
	Parameter ADDR_INPUT1_DATA_0 bound to: 9'b000011000 
	Parameter ADDR_INPUT1_CTRL bound to: 9'b000011100 
	Parameter ADDR_INPUT2_DATA_0 bound to: 9'b000100000 
	Parameter ADDR_INPUT2_CTRL bound to: 9'b000100100 
	Parameter ADDR_INPUT3_DATA_0 bound to: 9'b000101000 
	Parameter ADDR_INPUT3_CTRL bound to: 9'b000101100 
	Parameter ADDR_OUTPUT_R_DATA_0 bound to: 9'b000110000 
	Parameter ADDR_OUTPUT_R_CTRL bound to: 9'b000110100 
	Parameter ADDR_OUTPUT1_DATA_0 bound to: 9'b000111000 
	Parameter ADDR_OUTPUT1_CTRL bound to: 9'b000111100 
	Parameter ADDR_WEIGHT_DATA_0 bound to: 9'b001000000 
	Parameter ADDR_WEIGHT_CTRL bound to: 9'b001000100 
	Parameter ADDR_BETA_DATA_0 bound to: 9'b001001000 
	Parameter ADDR_BETA_CTRL bound to: 9'b001001100 
	Parameter ADDR_INFM_NUM_DATA_0 bound to: 9'b001010000 
	Parameter ADDR_INFM_NUM_CTRL bound to: 9'b001010100 
	Parameter ADDR_OUTFM_NUM_DATA_0 bound to: 9'b001011000 
	Parameter ADDR_OUTFM_NUM_CTRL bound to: 9'b001011100 
	Parameter ADDR_KERNEL_SIZE_DATA_0 bound to: 9'b001100000 
	Parameter ADDR_KERNEL_SIZE_CTRL bound to: 9'b001100100 
	Parameter ADDR_KERNEL_STRIDE_DATA_0 bound to: 9'b001101000 
	Parameter ADDR_KERNEL_STRIDE_CTRL bound to: 9'b001101100 
	Parameter ADDR_INPUT_W_DATA_0 bound to: 9'b001110000 
	Parameter ADDR_INPUT_W_CTRL bound to: 9'b001110100 
	Parameter ADDR_INPUT_H_DATA_0 bound to: 9'b001111000 
	Parameter ADDR_INPUT_H_CTRL bound to: 9'b001111100 
	Parameter ADDR_OUTPUT_W_DATA_0 bound to: 9'b010000000 
	Parameter ADDR_OUTPUT_W_CTRL bound to: 9'b010000100 
	Parameter ADDR_OUTPUT_H_DATA_0 bound to: 9'b010001000 
	Parameter ADDR_OUTPUT_H_CTRL bound to: 9'b010001100 
	Parameter ADDR_PADDING_DATA_0 bound to: 9'b010010000 
	Parameter ADDR_PADDING_CTRL bound to: 9'b010010100 
	Parameter ADDR_ISNL_DATA_0 bound to: 9'b010011000 
	Parameter ADDR_ISNL_CTRL bound to: 9'b010011100 
	Parameter ADDR_ISBN_DATA_0 bound to: 9'b010100000 
	Parameter ADDR_ISBN_CTRL bound to: 9'b010100100 
	Parameter ADDR_TM_DATA_0 bound to: 9'b010101000 
	Parameter ADDR_TM_CTRL bound to: 9'b010101100 
	Parameter ADDR_TN_DATA_0 bound to: 9'b010110000 
	Parameter ADDR_TN_CTRL bound to: 9'b010110100 
	Parameter ADDR_TR_DATA_0 bound to: 9'b010111000 
	Parameter ADDR_TR_CTRL bound to: 9'b010111100 
	Parameter ADDR_TC_DATA_0 bound to: 9'b011000000 
	Parameter ADDR_TC_CTRL bound to: 9'b011000100 
	Parameter ADDR_MLOOPS_DATA_0 bound to: 9'b011001000 
	Parameter ADDR_MLOOPS_CTRL bound to: 9'b011001100 
	Parameter ADDR_NLOOPS_DATA_0 bound to: 9'b011010000 
	Parameter ADDR_NLOOPS_CTRL bound to: 9'b011010100 
	Parameter ADDR_RLOOPS_DATA_0 bound to: 9'b011011000 
	Parameter ADDR_RLOOPS_CTRL bound to: 9'b011011100 
	Parameter ADDR_CLOOPS_DATA_0 bound to: 9'b011100000 
	Parameter ADDR_CLOOPS_CTRL bound to: 9'b011100100 
	Parameter ADDR_LAYERTYPE_DATA_0 bound to: 9'b011101000 
	Parameter ADDR_LAYERTYPE_CTRL bound to: 9'b011101100 
	Parameter ADDR_INPUTQ_DATA_0 bound to: 9'b011110000 
	Parameter ADDR_INPUTQ_CTRL bound to: 9'b011110100 
	Parameter ADDR_OUTPUTQ_DATA_0 bound to: 9'b011111000 
	Parameter ADDR_OUTPUTQ_CTRL bound to: 9'b011111100 
	Parameter ADDR_WEIGHTQ_DATA_0 bound to: 9'b100000000 
	Parameter ADDR_WEIGHTQ_CTRL bound to: 9'b100000100 
	Parameter ADDR_BETAQ_DATA_0 bound to: 9'b100001000 
	Parameter ADDR_BETAQ_CTRL bound to: 9'b100001100 
	Parameter ADDR_TROW_LOOPS_DATA_0 bound to: 9'b100010000 
	Parameter ADDR_TROW_LOOPS_CTRL bound to: 9'b100010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_CTRL_BUS_s_axi.v:422]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_CTRL_BUS_s_axi' (7#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_throttl' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 1 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_throttl' (8#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_write' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo' (9#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice' (10#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized0' (10#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_buffer' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_buffer' (11#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1 does not have driver. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1' (11#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized2' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized2' (11#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_write' (12#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_read' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_buffer__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_buffer__parameterized0' (12#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__parameterized0' (12#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi_read' (13#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS1_m_axi' (14#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_throttl' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 1 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_throttl' (15#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_write' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo' (16#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice' (17#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0' (17#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer' (18#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1 does not have driver. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1' (18#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized2' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized2' (18#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_write' (19#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_read' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0' (19#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0' (19#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_read' (20#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi' (21#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_throttl' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_throttl' (22#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_write' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo' (23#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice' (24#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized0' (24#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_buffer' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_buffer' (25#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized1' (25#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized2' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized2' (25#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_write' (26#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_read' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_buffer__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_buffer__parameterized0' (26#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__parameterized0' (26#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized3' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized3 does not have driver. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized3' (26#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi_read' (27#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS3_m_axi' (28#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_throttl' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_throttl' (29#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_write' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo' (30#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice' (31#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized0' (31#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_buffer' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_buffer' (32#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized1' (32#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized2' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized2' (32#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_write' (33#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_read' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_buffer__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_buffer__parameterized0' (33#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__parameterized0' (33#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized3' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized3 does not have driver. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized3' (33#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi_read' (34#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS4_m_axi' (35#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_throttl' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_throttl' (36#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_write' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo' (37#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice' (38#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized0' (38#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_buffer' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_buffer' (39#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized1' (39#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized2' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized2' (39#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_write' (40#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_read' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 1 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 7 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_buffer__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_buffer__parameterized0' (40#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__parameterized0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__parameterized0' (40#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized3' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 0 - type: integer 
	Parameter DEPTH_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net mem[-1] in module/entity YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized3 does not have driver. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:442]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized3' (40#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi_read' (41#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS5_m_axi' (42#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'intra_pingpong_wrapp' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrapp.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrapp.v:1148]
INFO: [Synth 8-6157] synthesizing module 'intra_pingpong_wrvdy' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrvdy.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2809 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'intra_pingpong_wrvdy_ram' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrvdy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2809 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrvdy.v:22]
INFO: [Synth 8-3876] $readmem data file './intra_pingpong_wrvdy_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrvdy.v:25]
INFO: [Synth 8-6155] done synthesizing module 'intra_pingpong_wrvdy_ram' (43#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'intra_pingpong_wrvdy' (44#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrvdy.v:49]
INFO: [Synth 8-6157] synthesizing module 'intra_pingpong_wrzec' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrzec.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'intra_pingpong_wrzec_ram' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrzec.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrzec.v:22]
INFO: [Synth 8-3876] $readmem data file './intra_pingpong_wrzec_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrzec.v:25]
INFO: [Synth 8-6155] done synthesizing module 'intra_pingpong_wrzec_ram' (45#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrzec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'intra_pingpong_wrzec' (46#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/intra_pingpong_wrzec.v:49]
INFO: [Synth 8-6157] synthesizing module 'compute4' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state11 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:1528]
INFO: [Synth 8-6157] synthesizing module 'copy_local_beta' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:1042]
INFO: [Synth 8-6155] done synthesizing module 'copy_local_beta' (47#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_local_beta.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_musc4' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_musc4.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_musc4_DSP48_7' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_musc4.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_musc4_DSP48_7' (48#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_musc4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_musc4' (49#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_musc4.v:34]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_mutde' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mutde.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_mutde_DSP48_8' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mutde.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_mutde_DSP48_8' (50#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mutde.v:10]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_mutde' (51#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mutde.v:34]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_muudo' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_muudo.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_muudo_DSP48_9' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_muudo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_muudo_DSP48_9' (52#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_muudo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_muudo' (53#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_muudo.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:6976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:7998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:8018]
INFO: [Synth 8-6155] done synthesizing module 'compute4' (54#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:10]
INFO: [Synth 8-6157] synthesizing module 'copy_input_weight' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input_weight.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input_weight.v:1603]
INFO: [Synth 8-6157] synthesizing module 'input_load' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:480]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:552]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:810]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:815]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'input_load_input_bkb' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load_input_bkb.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_load_input_bkb_ram' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load_input_bkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load_input_bkb.v:22]
INFO: [Synth 8-3876] $readmem data file './input_load_input_bkb_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load_input_bkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'input_load_input_bkb_ram' (55#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load_input_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'input_load_input_bkb' (56#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load_input_bkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'mmcpy_inputpixel_m2b' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:484]
INFO: [Synth 8-6157] synthesizing module 'mmcpy_inputport' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport.v:151]
INFO: [Synth 8-6155] done synthesizing module 'mmcpy_inputport' (57#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmcpy_inputport2' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport2.v:151]
INFO: [Synth 8-6155] done synthesizing module 'mmcpy_inputport2' (58#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport2.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmcpy_inputport1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport1.v:151]
INFO: [Synth 8-6155] done synthesizing module 'mmcpy_inputport1' (59#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmcpy_inputport3' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport3.v:151]
INFO: [Synth 8-6155] done synthesizing module 'mmcpy_inputport3' (60#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport3.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:1362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:1364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:1366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:1680]
INFO: [Synth 8-6155] done synthesizing module 'mmcpy_inputpixel_m2b' (61#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:10]
INFO: [Synth 8-6157] synthesizing module 'copy_input2buf_row' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:957]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'copy_input2buf_row' (62#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_mujbC' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mujbC.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_mujbC_DSP48_0' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mujbC.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_mujbC_DSP48_0' (63#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mujbC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_mujbC' (64#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mujbC.v:34]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mukbM' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_mukbM.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mukbM_DSP48_1' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_mukbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mukbM_DSP48_1' (65#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_mukbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mukbM' (66#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mul_mukbM.v:14]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_mulbW' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mulbW.v:34]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_mulbW_DSP48_2' (67#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mulbW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_mulbW' (68#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_mac_mulbW.v:34]
INFO: [Synth 8-6155] done synthesizing module 'input_load' (69#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_load_reorg.v:1421]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_load_reorgmb6.v:22]
INFO: [Synth 8-3876] $readmem data file './weight_load_reorgmb6_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_load_reorgmb6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'weight_load_reorgmb6_ram' (70#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_load_reorgmb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'weight_load_reorgmb6' (71#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_load_reorgmb6.v:49]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1331]
INFO: [Synth 8-6155] done synthesizing module 'load_weight2buf_ever' (72#1) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_mmcpy_everyKx.v:166]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/reorg_yolo25.v:87]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/pool_yolo26.v:110]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten4_reg_934_pp0_iter3_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/pool_yolo26.v:474]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/write_back_output_re.v:473]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/write_back_output_re.v:502]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 169 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 169 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/write_back_outputeMU.v:22]
INFO: [Synth 8-3876] $readmem data file './write_back_outputeMU_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/write_back_outputeMU.v:25]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_state10 bound to: 6'b010000 
	Parameter ap_ST_fsm_state11 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/outputpixel2buf.v:320]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_outputpixel.v:251]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_outputport.v:149]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_outputport1.v:149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state15 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_beta.v:159]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_beta_beta_tmp.v:22]
INFO: [Synth 8-3876] $readmem data file './copy_beta_beta_tmp_ram.dat' is read successfully [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_beta_beta_tmp.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
WARNING: [Synth 8-3331] design copy_beta_beta_tmp has unconnected port reset
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_AWREADY
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_WREADY
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_RLAST
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_RID[0]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_RUSER[0]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_RRESP[1]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_RRESP[0]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_BVALID
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_BRESP[1]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_BRESP[0]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_BID[0]
WARNING: [Synth 8-3331] design copy_beta has unconnected port m_axi_Beta_BUSER[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_ARREADY
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RVALID
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[31]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[30]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[29]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[28]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[27]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[26]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[25]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[24]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[23]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[22]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[21]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[20]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[19]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[18]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[17]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[16]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[15]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[14]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[13]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[12]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[11]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[10]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[9]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[8]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[7]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[6]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[5]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[4]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[3]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[2]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[1]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RDATA[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RLAST
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RID[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RUSER[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RRESP[1]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_RRESP[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_BRESP[1]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_BRESP[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_BID[0]
WARNING: [Synth 8-3331] design mmcpy_outputport1 has unconnected port m_axi_Output_r_BUSER[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_ARREADY
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RVALID
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[31]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[30]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[29]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[28]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[27]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[26]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[25]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[24]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[23]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[22]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[21]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[20]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[19]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[18]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[17]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[16]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[15]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[14]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[13]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[12]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[11]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[10]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[9]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[8]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[7]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[6]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[5]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[4]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[3]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[2]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[1]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RDATA[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RLAST
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RID[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RUSER[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RRESP[1]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_RRESP[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_BRESP[1]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_BRESP[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_BID[0]
WARNING: [Synth 8-3331] design mmcpy_outputport has unconnected port m_axi_Output_r_BUSER[0]
WARNING: [Synth 8-3331] design mmcpy_outputpixel has unconnected port m_axi_Output_r_ARREADY
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 745.750 ; gain = 393.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 745.750 ; gain = 393.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 745.750 ; gain = 393.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ip/design_1_YOLO2_FPGA_0_0/constraints/YOLO2_FPGA_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ip/design_1_YOLO2_FPGA_0_0/constraints/YOLO2_FPGA_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_YOLO2_FPGA_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_YOLO2_FPGA_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1203.758 ; gain = 16.227
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1203.758 ; gain = 851.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1203.758 ; gain = 851.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_YOLO2_FPGA_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1203.758 ; gain = 851.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS3_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS4_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA_DATA_BUS5_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_buffer_10_ad_reg_7915_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4628]
INFO: [Synth 8-4471] merging register 'output_buffer_11_ad_reg_7921_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4629]
INFO: [Synth 8-4471] merging register 'output_buffer_12_ad_reg_7927_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4630]
INFO: [Synth 8-4471] merging register 'output_buffer_13_ad_reg_7933_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4631]
INFO: [Synth 8-4471] merging register 'output_buffer_14_ad_reg_7939_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4632]
INFO: [Synth 8-4471] merging register 'output_buffer_15_ad_reg_7945_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4633]
INFO: [Synth 8-4471] merging register 'output_buffer_16_ad_reg_7951_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4634]
INFO: [Synth 8-4471] merging register 'output_buffer_17_ad_reg_7957_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4635]
INFO: [Synth 8-4471] merging register 'output_buffer_18_ad_reg_7963_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4636]
INFO: [Synth 8-4471] merging register 'output_buffer_19_ad_reg_7969_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4637]
INFO: [Synth 8-4471] merging register 'output_buffer_1_add_reg_7861_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4638]
INFO: [Synth 8-4471] merging register 'output_buffer_20_ad_reg_7975_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4639]
INFO: [Synth 8-4471] merging register 'output_buffer_21_ad_reg_7981_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4640]
INFO: [Synth 8-4471] merging register 'output_buffer_22_ad_reg_7987_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4641]
INFO: [Synth 8-4471] merging register 'output_buffer_23_ad_reg_7993_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4642]
INFO: [Synth 8-4471] merging register 'output_buffer_24_ad_reg_7999_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4643]
INFO: [Synth 8-4471] merging register 'output_buffer_25_ad_reg_8005_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4644]
INFO: [Synth 8-4471] merging register 'output_buffer_26_ad_reg_8011_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4645]
INFO: [Synth 8-4471] merging register 'output_buffer_27_ad_reg_8017_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4646]
INFO: [Synth 8-4471] merging register 'output_buffer_28_ad_reg_8023_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4647]
INFO: [Synth 8-4471] merging register 'output_buffer_29_ad_reg_8029_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4648]
INFO: [Synth 8-4471] merging register 'output_buffer_2_add_reg_7867_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4649]
INFO: [Synth 8-4471] merging register 'output_buffer_30_ad_reg_8035_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4650]
INFO: [Synth 8-4471] merging register 'output_buffer_31_ad_reg_8041_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4651]
INFO: [Synth 8-4471] merging register 'output_buffer_3_add_reg_7873_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4652]
INFO: [Synth 8-4471] merging register 'output_buffer_4_add_reg_7879_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4653]
INFO: [Synth 8-4471] merging register 'output_buffer_5_add_reg_7885_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4654]
INFO: [Synth 8-4471] merging register 'output_buffer_6_add_reg_7891_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4655]
INFO: [Synth 8-4471] merging register 'output_buffer_7_add_reg_7897_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4656]
INFO: [Synth 8-4471] merging register 'output_buffer_8_add_reg_7903_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4657]
INFO: [Synth 8-4471] merging register 'output_buffer_9_add_reg_7909_reg[9:0]' into 'output_buffer_0_add_reg_7855_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4658]
INFO: [Synth 8-4471] merging register 'output_buffer_10_ad_reg_7915_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4492]
INFO: [Synth 8-4471] merging register 'output_buffer_11_ad_reg_7921_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4493]
INFO: [Synth 8-4471] merging register 'output_buffer_12_ad_reg_7927_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4494]
INFO: [Synth 8-4471] merging register 'output_buffer_13_ad_reg_7933_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4495]
INFO: [Synth 8-4471] merging register 'output_buffer_14_ad_reg_7939_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4496]
INFO: [Synth 8-4471] merging register 'output_buffer_15_ad_reg_7945_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4497]
INFO: [Synth 8-4471] merging register 'output_buffer_16_ad_reg_7951_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4498]
INFO: [Synth 8-4471] merging register 'output_buffer_17_ad_reg_7957_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4499]
INFO: [Synth 8-4471] merging register 'output_buffer_18_ad_reg_7963_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4500]
INFO: [Synth 8-4471] merging register 'output_buffer_19_ad_reg_7969_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4501]
INFO: [Synth 8-4471] merging register 'output_buffer_1_add_reg_7861_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4502]
INFO: [Synth 8-4471] merging register 'output_buffer_20_ad_reg_7975_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4503]
INFO: [Synth 8-4471] merging register 'output_buffer_21_ad_reg_7981_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4504]
INFO: [Synth 8-4471] merging register 'output_buffer_22_ad_reg_7987_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4505]
INFO: [Synth 8-4471] merging register 'output_buffer_23_ad_reg_7993_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4506]
INFO: [Synth 8-4471] merging register 'output_buffer_24_ad_reg_7999_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4507]
INFO: [Synth 8-4471] merging register 'output_buffer_25_ad_reg_8005_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4508]
INFO: [Synth 8-4471] merging register 'output_buffer_26_ad_reg_8011_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4509]
INFO: [Synth 8-4471] merging register 'output_buffer_27_ad_reg_8017_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4510]
INFO: [Synth 8-4471] merging register 'output_buffer_28_ad_reg_8023_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4511]
INFO: [Synth 8-4471] merging register 'output_buffer_29_ad_reg_8029_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4512]
INFO: [Synth 8-4471] merging register 'output_buffer_2_add_reg_7867_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4513]
INFO: [Synth 8-4471] merging register 'output_buffer_30_ad_reg_8035_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4514]
INFO: [Synth 8-4471] merging register 'output_buffer_31_ad_reg_8041_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4515]
INFO: [Synth 8-4471] merging register 'output_buffer_3_add_reg_7873_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4516]
INFO: [Synth 8-4471] merging register 'output_buffer_4_add_reg_7879_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4517]
INFO: [Synth 8-4471] merging register 'output_buffer_5_add_reg_7885_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4518]
INFO: [Synth 8-4471] merging register 'output_buffer_6_add_reg_7891_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4519]
INFO: [Synth 8-4471] merging register 'output_buffer_7_add_reg_7897_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4520]
INFO: [Synth 8-4471] merging register 'output_buffer_8_add_reg_7903_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4521]
INFO: [Synth 8-4471] merging register 'output_buffer_9_add_reg_7909_pp0_iter5_reg_reg[9:0]' into 'output_buffer_0_add_reg_7855_pp0_iter5_reg_reg[9:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4522]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_10_ad_reg_7915_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4492]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_11_ad_reg_7921_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4493]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_12_ad_reg_7927_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4494]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_13_ad_reg_7933_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4495]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_14_ad_reg_7939_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4496]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_15_ad_reg_7945_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4497]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_16_ad_reg_7951_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4498]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_17_ad_reg_7957_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4499]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_18_ad_reg_7963_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4500]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_19_ad_reg_7969_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4501]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_1_add_reg_7861_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4502]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_20_ad_reg_7975_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4503]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_21_ad_reg_7981_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4504]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_22_ad_reg_7987_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4505]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_23_ad_reg_7993_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4506]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_24_ad_reg_7999_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4507]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_25_ad_reg_8005_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4508]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_26_ad_reg_8011_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4509]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_27_ad_reg_8017_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4510]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_28_ad_reg_8023_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4511]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_29_ad_reg_8029_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4512]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_2_add_reg_7867_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4513]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_30_ad_reg_8035_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4514]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_31_ad_reg_8041_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4515]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_3_add_reg_7873_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4516]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_4_add_reg_7879_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4517]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_5_add_reg_7885_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4518]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_6_add_reg_7891_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4519]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_7_add_reg_7897_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4520]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_8_add_reg_7903_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4521]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_9_add_reg_7909_pp0_iter5_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4522]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_10_ad_reg_7915_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4628]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_11_ad_reg_7921_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4629]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_12_ad_reg_7927_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4630]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_13_ad_reg_7933_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4631]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_14_ad_reg_7939_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4632]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_15_ad_reg_7945_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4633]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_16_ad_reg_7951_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4634]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_17_ad_reg_7957_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4635]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_18_ad_reg_7963_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4636]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_19_ad_reg_7969_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4637]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_1_add_reg_7861_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4638]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_20_ad_reg_7975_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4639]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_21_ad_reg_7981_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4640]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_22_ad_reg_7987_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4641]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_23_ad_reg_7993_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4642]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_24_ad_reg_7999_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4643]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_25_ad_reg_8005_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4644]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_26_ad_reg_8011_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4645]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_27_ad_reg_8017_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4646]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_28_ad_reg_8023_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4647]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_29_ad_reg_8029_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4648]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_2_add_reg_7867_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4649]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_30_ad_reg_8035_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4650]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_31_ad_reg_8041_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4651]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_3_add_reg_7873_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4652]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_4_add_reg_7879_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4653]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_5_add_reg_7885_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4654]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_6_add_reg_7891_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4655]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_7_add_reg_7897_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4656]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_8_add_reg_7903_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4657]
WARNING: [Synth 8-6014] Unused sequential element output_buffer_9_add_reg_7909_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4658]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_3083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_mid_fu_3457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_mid_fu_3452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_103_mid1_fu_3606_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_85_fu_3472_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_6899_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/compute4.v:4455]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_116_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport.v:272]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enable_fu_132_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_118_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport2.v:272]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_120_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport1.v:273]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enable_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_120_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputport3.v:272]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_inoffset_reg[31:0]' into 'storemerge_reg_690_reg[31:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:1157]
WARNING: [Synth 8-6014] Unused sequential element tmp_inoffset_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/mmcpy_inputpixel_m2b.v:1157]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "init_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_95_cast_cast_reg_1507_reg[0:0]' into 'tmp_95_cast_reg_1502_reg[0:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:475]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "initial_fu_443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_fu_461_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element t3_mid2_reg_1537_pp0_iter1_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:493]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_mid2_v_reg_1543_pp0_iter1_reg_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_input2buf_row.v:494]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/input_load.v:2586]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_747_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'weight_buffer_0_1_s_reg_2574_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1643]
INFO: [Synth 8-4471] merging register 'weight_buffer_0_2_s_reg_2579_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1644]
INFO: [Synth 8-4471] merging register 'weight_buffer_0_3_s_reg_2584_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1645]
INFO: [Synth 8-4471] merging register 'weight_buffer_10_0_1_reg_2769_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1646]
INFO: [Synth 8-4471] merging register 'weight_buffer_10_1_1_reg_2774_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1647]
INFO: [Synth 8-4471] merging register 'weight_buffer_10_2_1_reg_2779_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1648]
INFO: [Synth 8-4471] merging register 'weight_buffer_10_3_1_reg_2784_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1649]
INFO: [Synth 8-4471] merging register 'weight_buffer_11_0_1_reg_2789_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1650]
INFO: [Synth 8-4471] merging register 'weight_buffer_11_1_1_reg_2794_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1651]
INFO: [Synth 8-4471] merging register 'weight_buffer_11_2_1_reg_2799_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1652]
INFO: [Synth 8-4471] merging register 'weight_buffer_11_3_1_reg_2804_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1653]
INFO: [Synth 8-4471] merging register 'weight_buffer_12_0_1_reg_2809_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1654]
INFO: [Synth 8-4471] merging register 'weight_buffer_12_1_1_reg_2814_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1655]
INFO: [Synth 8-4471] merging register 'weight_buffer_12_2_1_reg_2819_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1656]
INFO: [Synth 8-4471] merging register 'weight_buffer_12_3_1_reg_2824_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1657]
INFO: [Synth 8-4471] merging register 'weight_buffer_13_0_1_reg_2829_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1658]
INFO: [Synth 8-4471] merging register 'weight_buffer_13_1_1_reg_2834_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1659]
INFO: [Synth 8-4471] merging register 'weight_buffer_13_2_1_reg_2839_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1660]
INFO: [Synth 8-4471] merging register 'weight_buffer_13_3_1_reg_2844_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1661]
INFO: [Synth 8-4471] merging register 'weight_buffer_14_0_1_reg_2849_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1662]
INFO: [Synth 8-4471] merging register 'weight_buffer_14_1_1_reg_2854_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1663]
INFO: [Synth 8-4471] merging register 'weight_buffer_14_2_1_reg_2859_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1664]
INFO: [Synth 8-4471] merging register 'weight_buffer_14_3_1_reg_2864_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1665]
INFO: [Synth 8-4471] merging register 'weight_buffer_15_0_1_reg_2869_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1666]
INFO: [Synth 8-4471] merging register 'weight_buffer_15_1_1_reg_2874_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1667]
INFO: [Synth 8-4471] merging register 'weight_buffer_15_2_1_reg_2879_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1668]
INFO: [Synth 8-4471] merging register 'weight_buffer_15_3_1_reg_2884_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1669]
INFO: [Synth 8-4471] merging register 'weight_buffer_16_0_1_reg_2889_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1670]
INFO: [Synth 8-4471] merging register 'weight_buffer_16_1_1_reg_2894_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1671]
INFO: [Synth 8-4471] merging register 'weight_buffer_16_2_1_reg_2899_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1672]
INFO: [Synth 8-4471] merging register 'weight_buffer_16_3_1_reg_2904_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1673]
INFO: [Synth 8-4471] merging register 'weight_buffer_17_0_1_reg_2909_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1674]
INFO: [Synth 8-4471] merging register 'weight_buffer_17_1_1_reg_2914_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1675]
INFO: [Synth 8-4471] merging register 'weight_buffer_17_2_1_reg_2919_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1676]
INFO: [Synth 8-4471] merging register 'weight_buffer_17_3_1_reg_2924_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1677]
INFO: [Synth 8-4471] merging register 'weight_buffer_18_0_1_reg_2929_reg[3:0]' into 'weight_buffer_0_0_s_reg_2569_reg[3:0]' [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1678]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_0_1_s_reg_2574_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1643]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_0_2_s_reg_2579_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1644]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_0_3_s_reg_2584_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1645]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_10_0_1_reg_2769_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1646]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_10_1_1_reg_2774_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1647]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_10_2_1_reg_2779_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1648]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_10_3_1_reg_2784_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1649]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_11_0_1_reg_2789_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1650]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_11_1_1_reg_2794_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1651]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_11_2_1_reg_2799_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1652]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_11_3_1_reg_2804_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1653]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_12_0_1_reg_2809_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1654]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_12_1_1_reg_2814_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1655]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_12_2_1_reg_2819_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1656]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_12_3_1_reg_2824_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1657]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_13_0_1_reg_2829_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1658]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_13_1_1_reg_2834_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1659]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_13_2_1_reg_2839_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1660]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_13_3_1_reg_2844_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1661]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_14_0_1_reg_2849_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1662]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_14_1_1_reg_2854_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1663]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_14_2_1_reg_2859_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1664]
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_14_3_1_reg_2864_reg was removed.  [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/load_weight2buf_ever.v:1665]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2193_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_2211_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_36_fu_2266_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_154_pp0_iter1_reg_reg' and it is trimmed from '8' to '6' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/weight_mmcpy_everyKx.v:366]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_757_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_763_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_8_fu_844_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_819_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_flatten1_fu_286_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_422_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_flatten2_fu_386_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_509_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_18_mid1_fu_652_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_16_fu_498_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_12_fu_694_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_fu_2215_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2221_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_40_fu_2240_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_15_fu_970_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_fu_970_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "TC_MINe26_fu_615_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_8_fu_544_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_151_pp0_iter1_reg_reg' and it is trimmed from '30' to '9' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_beta.v:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_339_reg' and it is trimmed from '30' to '9' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/copy_beta.v:380]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'BetaQ_0_data_reg_reg' and it is trimmed from '32' to '8' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:4635]
WARNING: [Synth 8-3936] Found unconnected internal register 'InputQ_0_data_reg_reg' and it is trimmed from '32' to '8' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:4662]
WARNING: [Synth 8-3936] Found unconnected internal register 'OutputQ_0_data_reg_reg' and it is trimmed from '32' to '8' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:4716]
WARNING: [Synth 8-3936] Found unconnected internal register 'WeightQ_0_data_reg_reg' and it is trimmed from '32' to '8' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:4797]
WARNING: [Synth 8-3936] Found unconnected internal register 'trow_loops_0_data_reg_reg' and it is trimmed from '32' to '6' bits. [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/YOLO2_FPGA.v:4863]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_114_fu_2374_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1203.758 ; gain = 851.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |compute4__GB0             |           1|     26542|
|2     |compute4__GB1             |           1|      7645|
|3     |compute4__GB2             |           1|     14362|
|4     |compute4__GB3             |           1|     12341|
|5     |compute4__GB4             |           1|     19128|
|6     |compute4__GB5             |           1|     20377|
|7     |compute4__GB6             |           1|     26482|
|8     |compute4__GB7             |           1|     32543|
|9     |intra_pingpong_wrapp__GC0 |           1|     25755|
|10    |YOLO2_FPGA__GCB0          |           1|     19962|
|11    |YOLO2_FPGA__GCB1          |           1|     15034|
|12    |YOLO2_FPGA__GCB2          |           1|     14299|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 110   
	   3 Input     32 Bit       Adders := 36    
	   2 Input     31 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 10    
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 39    
	   3 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   4 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 45    
	   2 Input      2 Bit       Adders := 25    
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 30    
	               45 Bit    Registers := 2     
	               36 Bit    Registers := 15    
	               35 Bit    Registers := 16    
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 612   
	               31 Bit    Registers := 16    
	               30 Bit    Registers := 11    
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 292   
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 32    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 63    
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 524   
+---Multipliers : 
	                32x34  Multipliers := 1     
	                13x32  Multipliers := 2     
+---RAMs : 
	              43K Bit         RAMs := 8     
	              21K Bit         RAMs := 64    
	              16K Bit         RAMs := 2     
	               9K Bit         RAMs := 3     
	               5K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     36 Bit        Muxes := 5     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 293   
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 10    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 445   
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 18    
	   4 Input     12 Bit        Muxes := 10    
	  13 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 98    
	  11 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 47    
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 14    
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 67    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 24    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 272   
	   3 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 49    
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 234   
	   3 Input      2 Bit        Muxes := 46    
	   5 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 818   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module copy_local_beta 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module compute4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   3 Input     32 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 288   
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module intra_pingpong_wrvdy_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrvdy_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrvdy_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrvdy_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrzec_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrvdy_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrvdy_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrvdy_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              43K Bit         RAMs := 1     
Module intra_pingpong_wrzec_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module intra_pingpong_wrzec_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module input_load_input_bkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module input_load_input_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mmcpy_inputport 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mmcpy_inputport2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mmcpy_inputport1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mmcpy_inputport3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mmcpy_inputpixel_m2b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     21 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module copy_input2buf_row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 24    
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module input_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module weight_load_reorgmb6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module weight_load_reorgmb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module load_weight2buf_ever 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module weight_mmcpy_everyKx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module weight_load_reorg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module copy_input_weight 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reorg_yolo25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               66 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               31 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                32x34  Multipliers := 1     
+---Muxes : 
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module pool_yolo26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module intra_pingpong_wrapp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 136   
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 256   
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 297   
Module YOLO2_FPGA_beta_beTV_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module YOLO2_FPGA_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module YOLO2_FPGA_DATA_BUS2_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module YOLO2_FPGA_DATA_BUS2_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS2_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module YOLO2_FPGA_DATA_BUS5_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module YOLO2_FPGA_DATA_BUS5_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS5_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module copy_beta_beta_tmp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module copy_beta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module write_back_outputeMU_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module write_back_outputeMU_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module write_back_outputeMU_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module write_back_outputeMU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module YOLO2_FPGA_mux_32eLT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
Module outputpixel2buf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                13x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mmcpy_outputport 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mmcpy_outputport1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mmcpy_outputpixel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_back_output_re 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module YOLO2_FPGA_outputeYW_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeUV_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_DATA_BUS4_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module YOLO2_FPGA_DATA_BUS4_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS4_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module YOLO2_FPGA_DATA_BUS3_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module YOLO2_FPGA_DATA_BUS3_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS3_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module YOLO2_FPGA_DATA_BUS1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module YOLO2_FPGA_DATA_BUS1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module YOLO2_FPGA_DATA_BUS1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module YOLO2_FPGA_outputeYW_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA_outputeYW_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module YOLO2_FPGA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 74    
	   2 Input     10 Bit        Muxes := 66    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 74    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_92_reg_8047_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_92_reg_8047_reg is absorbed into DSP tmp_92_reg_8047_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U618/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_92_reg_8047_reg.
DSP Report: Generating DSP tmp_227_18_reg_8427_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_18_reg_8427_reg is absorbed into DSP tmp_227_18_reg_8427_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U694/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_18_reg_8427_reg.
DSP Report: Generating DSP tmp_235_4_reg_8137_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_4_reg_8137_reg is absorbed into DSP tmp_235_4_reg_8137_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U636/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_4_reg_8137_reg.
DSP Report: Generating DSP tmp_239_4_reg_8142_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_4_reg_8142_reg is absorbed into DSP tmp_239_4_reg_8142_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U637/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_4_reg_8142_reg.
DSP Report: Generating DSP tmp_235_2_reg_8097_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_2_reg_8097_reg is absorbed into DSP tmp_235_2_reg_8097_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U628/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_2_reg_8097_reg.
DSP Report: Generating DSP tmp_235_1_reg_8077_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_1_reg_8077_reg is absorbed into DSP tmp_235_1_reg_8077_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U624/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_1_reg_8077_reg.
DSP Report: Generating DSP tmp_239_1_reg_8082_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_1_reg_8082_reg is absorbed into DSP tmp_239_1_reg_8082_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U625/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_1_reg_8082_reg.
DSP Report: Generating DSP tmp_231_1_reg_8072_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_1_reg_8072_reg is absorbed into DSP tmp_231_1_reg_8072_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U623/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_1_reg_8072_reg.
DSP Report: Generating DSP tmp_227_1_reg_8067_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_1_reg_8067_reg is absorbed into DSP tmp_227_1_reg_8067_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U622/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_1_reg_8067_reg.
DSP Report: Generating DSP tmp_227_14_reg_8347_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_14_reg_8347_reg is absorbed into DSP tmp_227_14_reg_8347_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U678/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_14_reg_8347_reg.
DSP Report: Generating DSP tmp_239_9_reg_8242_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_9_reg_8242_reg is absorbed into DSP tmp_239_9_reg_8242_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U657/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_9_reg_8242_reg.
DSP Report: Generating DSP tmp_227_20_reg_8467_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_20_reg_8467_reg is absorbed into DSP tmp_227_20_reg_8467_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U702/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_20_reg_8467_reg.
DSP Report: Generating DSP tmp_101_reg_8057_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_101_reg_8057_reg is absorbed into DSP tmp_101_reg_8057_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U620/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_101_reg_8057_reg.
DSP Report: Generating DSP tmp_105_reg_8062_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_105_reg_8062_reg is absorbed into DSP tmp_105_reg_8062_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U621/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_105_reg_8062_reg.
DSP Report: Generating DSP tmp_97_reg_8052_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_8052_reg is absorbed into DSP tmp_97_reg_8052_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U619/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_97_reg_8052_reg.
DSP Report: Generating DSP tmp_231_4_reg_8132_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_4_reg_8132_reg is absorbed into DSP tmp_231_4_reg_8132_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U635/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_4_reg_8132_reg.
DSP Report: Generating DSP tmp_227_4_reg_8127_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_4_reg_8127_reg is absorbed into DSP tmp_227_4_reg_8127_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U634/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_4_reg_8127_reg.
DSP Report: Generating DSP tmp_227_17_reg_8407_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_17_reg_8407_reg is absorbed into DSP tmp_227_17_reg_8407_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U690/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_17_reg_8407_reg.
DSP Report: Generating DSP tmp_239_2_reg_8102_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_2_reg_8102_reg is absorbed into DSP tmp_239_2_reg_8102_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U629/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_2_reg_8102_reg.
DSP Report: Generating DSP tmp_231_2_reg_8092_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_2_reg_8092_reg is absorbed into DSP tmp_231_2_reg_8092_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U627/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_2_reg_8092_reg.
DSP Report: Generating DSP tmp_227_2_reg_8087_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_2_reg_8087_reg is absorbed into DSP tmp_227_2_reg_8087_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U626/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_2_reg_8087_reg.
DSP Report: Generating DSP tmp_235_9_reg_8237_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_9_reg_8237_reg is absorbed into DSP tmp_235_9_reg_8237_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U656/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_9_reg_8237_reg.
DSP Report: Generating DSP tmp_231_9_reg_8232_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_9_reg_8232_reg is absorbed into DSP tmp_231_9_reg_8232_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U655/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_9_reg_8232_reg.
DSP Report: Generating DSP tmp_227_9_reg_8227_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_9_reg_8227_reg is absorbed into DSP tmp_227_9_reg_8227_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U654/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_9_reg_8227_reg.
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer18_s_fu_322_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer18_s_fu_322_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer30_s_fu_178_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer30_s_fu_178_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer17_s_fu_334_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer17_s_fu_334_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer21_s_fu_286_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer21_s_fu_286_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer31_s_fu_166_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer31_s_fu_166_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer299_fu_190_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer299_fu_190_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer28_s_fu_202_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer28_s_fu_202_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer27_s_fu_214_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer27_s_fu_214_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer26_s_fu_226_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer26_s_fu_226_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer25_s_fu_238_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer25_s_fu_238_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer24_s_fu_250_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer24_s_fu_250_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer23_s_fu_262_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer23_s_fu_262_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer22_s_fu_274_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer22_s_fu_274_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer20_s_fu_298_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer20_s_fu_298_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer165_fu_346_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer165_fu_346_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_local_beta_fu_2859/\tmp_cast_reg_2390_reg[4] )
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer19_s_fu_310_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer19_s_fu_310_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer155_fu_358_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer155_fu_358_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer14_s_fu_370_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer14_s_fu_370_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer13_s_fu_382_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer13_s_fu_382_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer12_s_fu_394_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer12_s_fu_394_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer11_s_fu_406_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer11_s_fu_406_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer10_s_fu_418_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer10_s_fu_418_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer9_s_fu_398_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer9_s_fu_398_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer8_s_fu_374_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer8_s_fu_374_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer7_s_fu_350_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer7_s_fu_350_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer6_s_fu_326_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer6_s_fu_326_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer5_s_fu_302_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer5_s_fu_302_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer4_s_fu_278_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer4_s_fu_278_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer3_s_fu_254_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer3_s_fu_254_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer2_s_fu_230_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer2_s_fu_230_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer16_s_fu_206_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer16_s_fu_206_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_copy_local_beta_fu_2859/local_beta_buffer_s_fu_182_reg[30]' (FDE) to 'grp_copy_local_beta_fu_2859/local_beta_buffer_s_fu_182_reg[31]'
DSP Report: Generating DSP tmp_235_5_reg_8157_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_5_reg_8157_reg is absorbed into DSP tmp_235_5_reg_8157_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U640/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_5_reg_8157_reg.
DSP Report: Generating DSP tmp_239_5_reg_8162_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_5_reg_8162_reg is absorbed into DSP tmp_239_5_reg_8162_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U641/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_5_reg_8162_reg.
DSP Report: Generating DSP tmp_231_5_reg_8152_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_5_reg_8152_reg is absorbed into DSP tmp_231_5_reg_8152_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U639/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_5_reg_8152_reg.
DSP Report: Generating DSP tmp_227_5_reg_8147_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_5_reg_8147_reg is absorbed into DSP tmp_227_5_reg_8147_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U638/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_5_reg_8147_reg.
DSP Report: Generating DSP tmp_235_6_reg_8177_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_6_reg_8177_reg is absorbed into DSP tmp_235_6_reg_8177_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U644/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_6_reg_8177_reg.
DSP Report: Generating DSP tmp_239_6_reg_8182_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_6_reg_8182_reg is absorbed into DSP tmp_239_6_reg_8182_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U645/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_6_reg_8182_reg.
DSP Report: Generating DSP tmp_231_6_reg_8172_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_6_reg_8172_reg is absorbed into DSP tmp_231_6_reg_8172_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U643/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_6_reg_8172_reg.
DSP Report: Generating DSP tmp_227_6_reg_8167_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_6_reg_8167_reg is absorbed into DSP tmp_227_6_reg_8167_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U642/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_6_reg_8167_reg.
DSP Report: Generating DSP tmp_235_7_reg_8197_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_7_reg_8197_reg is absorbed into DSP tmp_235_7_reg_8197_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U648/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_7_reg_8197_reg.
DSP Report: Generating DSP tmp_239_7_reg_8202_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_7_reg_8202_reg is absorbed into DSP tmp_239_7_reg_8202_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U649/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_7_reg_8202_reg.
DSP Report: Generating DSP tmp_231_7_reg_8192_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_7_reg_8192_reg is absorbed into DSP tmp_231_7_reg_8192_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U647/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_7_reg_8192_reg.
DSP Report: Generating DSP tmp_227_7_reg_8187_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_7_reg_8187_reg is absorbed into DSP tmp_227_7_reg_8187_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U646/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_7_reg_8187_reg.
DSP Report: Generating DSP tmp_235_14_reg_8357_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_14_reg_8357_reg is absorbed into DSP tmp_235_14_reg_8357_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U680/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_14_reg_8357_reg.
DSP Report: Generating DSP tmp_239_14_reg_8362_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_14_reg_8362_reg is absorbed into DSP tmp_239_14_reg_8362_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U681/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_14_reg_8362_reg.
DSP Report: Generating DSP tmp_231_14_reg_8352_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_14_reg_8352_reg is absorbed into DSP tmp_231_14_reg_8352_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U679/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_14_reg_8352_reg.
DSP Report: Generating DSP tmp_235_16_reg_8397_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_16_reg_8397_reg is absorbed into DSP tmp_235_16_reg_8397_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U688/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_16_reg_8397_reg.
DSP Report: Generating DSP tmp_239_16_reg_8402_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_16_reg_8402_reg is absorbed into DSP tmp_239_16_reg_8402_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U689/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_16_reg_8402_reg.
DSP Report: Generating DSP tmp_231_16_reg_8392_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_16_reg_8392_reg is absorbed into DSP tmp_231_16_reg_8392_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U687/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_16_reg_8392_reg.
DSP Report: Generating DSP tmp_227_16_reg_8387_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_16_reg_8387_reg is absorbed into DSP tmp_227_16_reg_8387_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U686/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_16_reg_8387_reg.
DSP Report: Generating DSP tmp_235_17_reg_8417_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_17_reg_8417_reg is absorbed into DSP tmp_235_17_reg_8417_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U692/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_17_reg_8417_reg.
DSP Report: Generating DSP tmp_239_17_reg_8422_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_17_reg_8422_reg is absorbed into DSP tmp_239_17_reg_8422_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U693/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_17_reg_8422_reg.
DSP Report: Generating DSP tmp_231_17_reg_8412_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_17_reg_8412_reg is absorbed into DSP tmp_231_17_reg_8412_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U691/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_17_reg_8412_reg.
DSP Report: Generating DSP tmp_235_10_reg_8277_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_10_reg_8277_reg is absorbed into DSP tmp_235_10_reg_8277_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U664/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_10_reg_8277_reg.
DSP Report: Generating DSP tmp_239_10_reg_8282_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_10_reg_8282_reg is absorbed into DSP tmp_239_10_reg_8282_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U665/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_10_reg_8282_reg.
DSP Report: Generating DSP tmp_231_10_reg_8272_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_10_reg_8272_reg is absorbed into DSP tmp_231_10_reg_8272_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U663/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_10_reg_8272_reg.
DSP Report: Generating DSP tmp_227_10_reg_8267_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_10_reg_8267_reg is absorbed into DSP tmp_227_10_reg_8267_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U662/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_10_reg_8267_reg.
DSP Report: Generating DSP tmp_235_11_reg_8297_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_11_reg_8297_reg is absorbed into DSP tmp_235_11_reg_8297_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U668/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_11_reg_8297_reg.
DSP Report: Generating DSP tmp_239_11_reg_8302_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_11_reg_8302_reg is absorbed into DSP tmp_239_11_reg_8302_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U669/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_11_reg_8302_reg.
DSP Report: Generating DSP tmp_231_11_reg_8292_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_11_reg_8292_reg is absorbed into DSP tmp_231_11_reg_8292_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U667/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_11_reg_8292_reg.
DSP Report: Generating DSP tmp_227_11_reg_8287_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_11_reg_8287_reg is absorbed into DSP tmp_227_11_reg_8287_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U666/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_11_reg_8287_reg.
DSP Report: Generating DSP tmp_235_13_reg_8337_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_13_reg_8337_reg is absorbed into DSP tmp_235_13_reg_8337_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U676/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_13_reg_8337_reg.
DSP Report: Generating DSP tmp_239_13_reg_8342_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_13_reg_8342_reg is absorbed into DSP tmp_239_13_reg_8342_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U677/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_13_reg_8342_reg.
DSP Report: Generating DSP tmp_231_13_reg_8332_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_13_reg_8332_reg is absorbed into DSP tmp_231_13_reg_8332_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U675/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_13_reg_8332_reg.
DSP Report: Generating DSP tmp_227_13_reg_8327_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_13_reg_8327_reg is absorbed into DSP tmp_227_13_reg_8327_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U674/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_13_reg_8327_reg.
DSP Report: Generating DSP tmp_235_12_reg_8317_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_12_reg_8317_reg is absorbed into DSP tmp_235_12_reg_8317_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U672/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_12_reg_8317_reg.
DSP Report: Generating DSP tmp_239_12_reg_8322_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_12_reg_8322_reg is absorbed into DSP tmp_239_12_reg_8322_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U673/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_12_reg_8322_reg.
DSP Report: Generating DSP tmp_231_12_reg_8312_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_12_reg_8312_reg is absorbed into DSP tmp_231_12_reg_8312_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U671/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_12_reg_8312_reg.
DSP Report: Generating DSP tmp_227_12_reg_8307_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_12_reg_8307_reg is absorbed into DSP tmp_227_12_reg_8307_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U670/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_12_reg_8307_reg.
DSP Report: Generating DSP tmp_235_21_reg_8497_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_21_reg_8497_reg is absorbed into DSP tmp_235_21_reg_8497_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U708/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_21_reg_8497_reg.
DSP Report: Generating DSP tmp_239_21_reg_8502_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_21_reg_8502_reg is absorbed into DSP tmp_239_21_reg_8502_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U709/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_21_reg_8502_reg.
DSP Report: Generating DSP tmp_231_21_reg_8492_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_21_reg_8492_reg is absorbed into DSP tmp_231_21_reg_8492_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U707/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_21_reg_8492_reg.
DSP Report: Generating DSP tmp_227_21_reg_8487_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_21_reg_8487_reg is absorbed into DSP tmp_227_21_reg_8487_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U706/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_21_reg_8487_reg.
DSP Report: Generating DSP tmp_235_22_reg_8517_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_22_reg_8517_reg is absorbed into DSP tmp_235_22_reg_8517_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U712/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_22_reg_8517_reg.
DSP Report: Generating DSP tmp_239_22_reg_8522_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_22_reg_8522_reg is absorbed into DSP tmp_239_22_reg_8522_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U713/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_22_reg_8522_reg.
DSP Report: Generating DSP tmp_231_22_reg_8512_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_22_reg_8512_reg is absorbed into DSP tmp_231_22_reg_8512_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U711/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_22_reg_8512_reg.
DSP Report: Generating DSP tmp_227_22_reg_8507_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_22_reg_8507_reg is absorbed into DSP tmp_227_22_reg_8507_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U710/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_22_reg_8507_reg.
DSP Report: Generating DSP tmp_235_23_reg_8537_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_23_reg_8537_reg is absorbed into DSP tmp_235_23_reg_8537_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U716/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_23_reg_8537_reg.
DSP Report: Generating DSP tmp_239_23_reg_8542_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_23_reg_8542_reg is absorbed into DSP tmp_239_23_reg_8542_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U717/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_23_reg_8542_reg.
DSP Report: Generating DSP tmp_231_23_reg_8532_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_23_reg_8532_reg is absorbed into DSP tmp_231_23_reg_8532_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U715/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_23_reg_8532_reg.
DSP Report: Generating DSP tmp_227_23_reg_8527_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_23_reg_8527_reg is absorbed into DSP tmp_227_23_reg_8527_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U714/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_23_reg_8527_reg.
DSP Report: Generating DSP tmp_227_29_reg_8647_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_29_reg_8647_reg is absorbed into DSP tmp_227_29_reg_8647_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U738/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_29_reg_8647_reg.
DSP Report: Generating DSP tmp_235_30_reg_8677_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_30_reg_8677_reg is absorbed into DSP tmp_235_30_reg_8677_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U744/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_30_reg_8677_reg.
DSP Report: Generating DSP tmp_235_18_reg_8437_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_18_reg_8437_reg is absorbed into DSP tmp_235_18_reg_8437_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U696/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_18_reg_8437_reg.
DSP Report: Generating DSP tmp_231_18_reg_8432_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_18_reg_8432_reg is absorbed into DSP tmp_231_18_reg_8432_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U695/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_18_reg_8432_reg.
DSP Report: Generating DSP tmp_231_30_reg_8672_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_30_reg_8672_reg is absorbed into DSP tmp_231_30_reg_8672_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U743/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_30_reg_8672_reg.
DSP Report: Generating DSP tmp_235_s_reg_8257_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_s_reg_8257_reg is absorbed into DSP tmp_235_s_reg_8257_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U660/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_s_reg_8257_reg.
DSP Report: Generating DSP tmp_239_s_reg_8262_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_s_reg_8262_reg is absorbed into DSP tmp_239_s_reg_8262_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U661/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_s_reg_8262_reg.
DSP Report: Generating DSP tmp_231_s_reg_8252_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_s_reg_8252_reg is absorbed into DSP tmp_231_s_reg_8252_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U659/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_s_reg_8252_reg.
DSP Report: Generating DSP tmp_227_s_reg_8247_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_s_reg_8247_reg is absorbed into DSP tmp_227_s_reg_8247_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U658/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_s_reg_8247_reg.
DSP Report: Generating DSP tmp_235_20_reg_8477_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_20_reg_8477_reg is absorbed into DSP tmp_235_20_reg_8477_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U704/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_20_reg_8477_reg.
DSP Report: Generating DSP tmp_239_20_reg_8482_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_20_reg_8482_reg is absorbed into DSP tmp_239_20_reg_8482_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U705/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_20_reg_8482_reg.
DSP Report: Generating DSP tmp_231_20_reg_8472_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_20_reg_8472_reg is absorbed into DSP tmp_231_20_reg_8472_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U703/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_20_reg_8472_reg.
DSP Report: Generating DSP tmp_235_15_reg_8377_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_15_reg_8377_reg is absorbed into DSP tmp_235_15_reg_8377_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U684/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_15_reg_8377_reg.
DSP Report: Generating DSP tmp_239_15_reg_8382_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_15_reg_8382_reg is absorbed into DSP tmp_239_15_reg_8382_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U685/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_15_reg_8382_reg.
DSP Report: Generating DSP tmp_231_15_reg_8372_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_15_reg_8372_reg is absorbed into DSP tmp_231_15_reg_8372_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U683/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_15_reg_8372_reg.
DSP Report: Generating DSP tmp_227_15_reg_8367_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_15_reg_8367_reg is absorbed into DSP tmp_227_15_reg_8367_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U682/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_15_reg_8367_reg.
DSP Report: Generating DSP tmp_235_24_reg_8557_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_24_reg_8557_reg is absorbed into DSP tmp_235_24_reg_8557_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U720/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_24_reg_8557_reg.
DSP Report: Generating DSP tmp_231_24_reg_8552_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_24_reg_8552_reg is absorbed into DSP tmp_231_24_reg_8552_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U719/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_24_reg_8552_reg.
DSP Report: Generating DSP tmp_227_24_reg_8547_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_24_reg_8547_reg is absorbed into DSP tmp_227_24_reg_8547_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U718/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_24_reg_8547_reg.
DSP Report: Generating DSP tmp_235_25_reg_8577_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_25_reg_8577_reg is absorbed into DSP tmp_235_25_reg_8577_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U724/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_25_reg_8577_reg.
DSP Report: Generating DSP tmp_239_25_reg_8582_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_25_reg_8582_reg is absorbed into DSP tmp_239_25_reg_8582_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U725/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_25_reg_8582_reg.
DSP Report: Generating DSP tmp_231_25_reg_8572_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_25_reg_8572_reg is absorbed into DSP tmp_231_25_reg_8572_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U723/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_25_reg_8572_reg.
DSP Report: Generating DSP tmp_227_25_reg_8567_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_25_reg_8567_reg is absorbed into DSP tmp_227_25_reg_8567_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U722/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_25_reg_8567_reg.
DSP Report: Generating DSP tmp_235_28_reg_8637_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_28_reg_8637_reg is absorbed into DSP tmp_235_28_reg_8637_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U736/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_28_reg_8637_reg.
DSP Report: Generating DSP tmp_231_28_reg_8632_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_28_reg_8632_reg is absorbed into DSP tmp_231_28_reg_8632_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U735/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_28_reg_8632_reg.
DSP Report: Generating DSP tmp_227_28_reg_8627_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_28_reg_8627_reg is absorbed into DSP tmp_227_28_reg_8627_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U734/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_28_reg_8627_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_mid_fu_3457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_3083_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp_235_19_reg_8457_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_2_load_reg_7845_reg is absorbed into DSP tmp_235_19_reg_8457_reg.
DSP Report: register tmp_235_19_reg_8457_reg is absorbed into DSP tmp_235_19_reg_8457_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U700/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_19_reg_8457_reg.
DSP Report: Generating DSP tmp_239_19_reg_8462_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_19_reg_8462_reg.
DSP Report: register tmp_239_19_reg_8462_reg is absorbed into DSP tmp_239_19_reg_8462_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U701/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_19_reg_8462_reg.
DSP Report: Generating DSP tmp_231_19_reg_8452_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_7840_reg is absorbed into DSP tmp_231_19_reg_8452_reg.
DSP Report: register tmp_231_19_reg_8452_reg is absorbed into DSP tmp_231_19_reg_8452_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U699/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_19_reg_8452_reg.
DSP Report: Generating DSP tmp_227_19_reg_8447_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_7835_reg is absorbed into DSP tmp_227_19_reg_8447_reg.
DSP Report: register tmp_227_19_reg_8447_reg is absorbed into DSP tmp_227_19_reg_8447_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U698/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_19_reg_8447_reg.
DSP Report: Generating DSP tmp_239_18_reg_8442_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_18_reg_8442_reg.
DSP Report: register tmp_239_18_reg_8442_reg is absorbed into DSP tmp_239_18_reg_8442_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U697/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_18_reg_8442_reg.
DSP Report: Generating DSP tmp_235_8_reg_8217_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_2_load_reg_7845_reg is absorbed into DSP tmp_235_8_reg_8217_reg.
DSP Report: register tmp_235_8_reg_8217_reg is absorbed into DSP tmp_235_8_reg_8217_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U652/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_8_reg_8217_reg.
DSP Report: Generating DSP tmp_239_8_reg_8222_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_8_reg_8222_reg.
DSP Report: register tmp_239_8_reg_8222_reg is absorbed into DSP tmp_239_8_reg_8222_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U653/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_8_reg_8222_reg.
DSP Report: Generating DSP tmp_231_8_reg_8212_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_7840_reg is absorbed into DSP tmp_231_8_reg_8212_reg.
DSP Report: register tmp_231_8_reg_8212_reg is absorbed into DSP tmp_231_8_reg_8212_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U651/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_8_reg_8212_reg.
DSP Report: Generating DSP tmp_227_8_reg_8207_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_7835_reg is absorbed into DSP tmp_227_8_reg_8207_reg.
DSP Report: register tmp_227_8_reg_8207_reg is absorbed into DSP tmp_227_8_reg_8207_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U650/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_8_reg_8207_reg.
DSP Report: Generating DSP tmp_235_3_reg_8117_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_2_load_reg_7845_reg is absorbed into DSP tmp_235_3_reg_8117_reg.
DSP Report: register tmp_235_3_reg_8117_reg is absorbed into DSP tmp_235_3_reg_8117_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U632/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_3_reg_8117_reg.
DSP Report: Generating DSP tmp_239_3_reg_8122_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_3_reg_8122_reg.
DSP Report: register tmp_239_3_reg_8122_reg is absorbed into DSP tmp_239_3_reg_8122_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U633/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_3_reg_8122_reg.
DSP Report: Generating DSP tmp_231_3_reg_8112_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_7840_reg is absorbed into DSP tmp_231_3_reg_8112_reg.
DSP Report: register tmp_231_3_reg_8112_reg is absorbed into DSP tmp_231_3_reg_8112_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U631/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_3_reg_8112_reg.
DSP Report: Generating DSP tmp_227_3_reg_8107_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_7835_reg is absorbed into DSP tmp_227_3_reg_8107_reg.
DSP Report: register tmp_227_3_reg_8107_reg is absorbed into DSP tmp_227_3_reg_8107_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U630/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_3_reg_8107_reg.
DSP Report: Generating DSP tmp_239_24_reg_8562_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_24_reg_8562_reg.
DSP Report: register tmp_239_24_reg_8562_reg is absorbed into DSP tmp_239_24_reg_8562_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U721/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_24_reg_8562_reg.
DSP Report: Generating DSP YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p, operation Mode is: C'+A''*(B:0x1a).
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p.
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p.
DSP Report: operator YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p is absorbed into DSP YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p.
DSP Report: operator YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/m is absorbed into DSP YOLO2_FPGA_mac_mutde_U617/YOLO2_FPGA_mac_mutde_DSP48_8_U/p.
DSP Report: Generating DSP tmp_235_26_reg_8597_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_2_load_reg_7845_reg is absorbed into DSP tmp_235_26_reg_8597_reg.
DSP Report: register tmp_235_26_reg_8597_reg is absorbed into DSP tmp_235_26_reg_8597_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U728/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_26_reg_8597_reg.
DSP Report: Generating DSP tmp_239_26_reg_8602_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_26_reg_8602_reg.
DSP Report: register tmp_239_26_reg_8602_reg is absorbed into DSP tmp_239_26_reg_8602_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U729/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_26_reg_8602_reg.
DSP Report: Generating DSP tmp_231_26_reg_8592_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_7840_reg is absorbed into DSP tmp_231_26_reg_8592_reg.
DSP Report: register tmp_231_26_reg_8592_reg is absorbed into DSP tmp_231_26_reg_8592_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U727/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_26_reg_8592_reg.
DSP Report: Generating DSP tmp_227_26_reg_8587_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_7835_reg is absorbed into DSP tmp_227_26_reg_8587_reg.
DSP Report: register tmp_227_26_reg_8587_reg is absorbed into DSP tmp_227_26_reg_8587_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U726/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_26_reg_8587_reg.
DSP Report: Generating DSP tmp_235_27_reg_8617_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_2_load_reg_7845_reg is absorbed into DSP tmp_235_27_reg_8617_reg.
DSP Report: register tmp_235_27_reg_8617_reg is absorbed into DSP tmp_235_27_reg_8617_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U732/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_27_reg_8617_reg.
DSP Report: Generating DSP tmp_239_27_reg_8622_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_27_reg_8622_reg.
DSP Report: register tmp_239_27_reg_8622_reg is absorbed into DSP tmp_239_27_reg_8622_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U733/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_27_reg_8622_reg.
DSP Report: Generating DSP tmp_231_27_reg_8612_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_7840_reg is absorbed into DSP tmp_231_27_reg_8612_reg.
DSP Report: register tmp_231_27_reg_8612_reg is absorbed into DSP tmp_231_27_reg_8612_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U731/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_27_reg_8612_reg.
DSP Report: Generating DSP tmp_227_27_reg_8607_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_7835_reg is absorbed into DSP tmp_227_27_reg_8607_reg.
DSP Report: register tmp_227_27_reg_8607_reg is absorbed into DSP tmp_227_27_reg_8607_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U730/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_27_reg_8607_reg.
DSP Report: Generating DSP tmp_239_28_reg_8642_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_28_reg_8642_reg.
DSP Report: register tmp_239_28_reg_8642_reg is absorbed into DSP tmp_239_28_reg_8642_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U737/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_28_reg_8642_reg.
DSP Report: Generating DSP tmp_235_29_reg_8657_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_2_load_reg_7845_reg is absorbed into DSP tmp_235_29_reg_8657_reg.
DSP Report: register tmp_235_29_reg_8657_reg is absorbed into DSP tmp_235_29_reg_8657_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U740/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_235_29_reg_8657_reg.
DSP Report: Generating DSP tmp_239_29_reg_8662_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_29_reg_8662_reg.
DSP Report: register tmp_239_29_reg_8662_reg is absorbed into DSP tmp_239_29_reg_8662_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U741/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_29_reg_8662_reg.
DSP Report: Generating DSP tmp_231_29_reg_8652_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_1_load_reg_7840_reg is absorbed into DSP tmp_231_29_reg_8652_reg.
DSP Report: register tmp_231_29_reg_8652_reg is absorbed into DSP tmp_231_29_reg_8652_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U739/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_231_29_reg_8652_reg.
DSP Report: Generating DSP tmp_239_30_reg_8682_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_3_load_reg_7850_reg is absorbed into DSP tmp_239_30_reg_8682_reg.
DSP Report: register tmp_239_30_reg_8682_reg is absorbed into DSP tmp_239_30_reg_8682_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U745/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_239_30_reg_8682_reg.
DSP Report: Generating DSP tmp_227_30_reg_8667_reg, operation Mode is: (A*B2)'.
DSP Report: register input_buffer_0_load_reg_7835_reg is absorbed into DSP tmp_227_30_reg_8667_reg.
DSP Report: register tmp_227_30_reg_8667_reg is absorbed into DSP tmp_227_30_reg_8667_reg.
DSP Report: operator YOLO2_FPGA_mul_muudo_U742/YOLO2_FPGA_mul_muudo_DSP48_9_U/p is absorbed into DSP tmp_227_30_reg_8667_reg.
DSP Report: Generating DSP YOLO2_FPGA_mac_musc4_U616/YOLO2_FPGA_mac_musc4_DSP48_7_U/p, operation Mode is: C+A2*(B:0x35).
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_musc4_U616/YOLO2_FPGA_mac_musc4_DSP48_7_U/p.
DSP Report: operator YOLO2_FPGA_mac_musc4_U616/YOLO2_FPGA_mac_musc4_DSP48_7_U/p is absorbed into DSP YOLO2_FPGA_mac_musc4_U616/YOLO2_FPGA_mac_musc4_DSP48_7_U/p.
DSP Report: operator YOLO2_FPGA_mac_musc4_U616/YOLO2_FPGA_mac_musc4_DSP48_7_U/m is absorbed into DSP YOLO2_FPGA_mac_musc4_U616/YOLO2_FPGA_mac_musc4_DSP48_7_U/p.
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[4]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[5]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[6]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[7]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[8]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[9]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[10]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[11]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[12]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[13]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[14]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[15]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[16]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[17]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[18]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[19]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[20]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[21]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[22]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[23]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[24]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[25]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[26]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[27]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[28]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[29]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3886] merging instance 'tmp_82_reg_6921_reg[30]' (FD) to 'tmp_82_reg_6921_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_82_reg_6921_reg[31] )
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_747_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_741_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP YOLO2_FPGA_mac_mujbC_U76/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p, operation Mode is: -C+A*B+1-1.
DSP Report: operator YOLO2_FPGA_mac_mujbC_U76/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p is absorbed into DSP YOLO2_FPGA_mac_mujbC_U76/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p.
DSP Report: operator YOLO2_FPGA_mac_mujbC_U76/YOLO2_FPGA_mac_mujbC_DSP48_0_U/m is absorbed into DSP YOLO2_FPGA_mac_mujbC_U76/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p.
DSP Report: Generating DSP YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p, operation Mode is: -C'+A*B2+1-1.
DSP Report: register B is absorbed into DSP YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p.
DSP Report: operator YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p is absorbed into DSP YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p.
DSP Report: operator YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/m is absorbed into DSP YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/p.
DSP Report: Generating DSP r_V_15_reg_1137_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_15_reg_1137_reg is absorbed into DSP r_V_15_reg_1137_reg.
DSP Report: operator YOLO2_FPGA_mul_mukbM_U78/YOLO2_FPGA_mul_mukbM_DSP48_1_U/p is absorbed into DSP r_V_15_reg_1137_reg.
DSP Report: Generating DSP YOLO2_FPGA_mac_mulbW_U79/YOLO2_FPGA_mac_mulbW_DSP48_2_U/p, operation Mode is: C+A2*B.
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_mulbW_U79/YOLO2_FPGA_mac_mulbW_DSP48_2_U/p.
DSP Report: operator YOLO2_FPGA_mac_mulbW_U79/YOLO2_FPGA_mac_mulbW_DSP48_2_U/p is absorbed into DSP YOLO2_FPGA_mac_mulbW_U79/YOLO2_FPGA_mac_mulbW_DSP48_2_U/p.
DSP Report: operator YOLO2_FPGA_mac_mulbW_U79/YOLO2_FPGA_mac_mulbW_DSP48_2_U/m is absorbed into DSP YOLO2_FPGA_mac_mulbW_U79/YOLO2_FPGA_mac_mulbW_DSP48_2_U/p.
INFO: [Synth 8-5546] ROM "grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/exitcond_flatten_fu_2193_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_weight_load_reorg_fu_614/tmp_fu_757_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_weight_load_reorg_fu_614/tmp_s_fu_763_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ipshared/734b/hdl/verilog/reorg_yolo25.v:615]
DSP Report: Generating DSP YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/p, operation Mode is: C'+A2*(B:0x35).
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/p.
DSP Report: operator YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/p is absorbed into DSP YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/p.
DSP Report: operator YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/m is absorbed into DSP YOLO2_FPGA_mac_mupcA_U553/YOLO2_FPGA_mac_mupcA_DSP48_4_U/p.
DSP Report: Generating DSP bound_fu_258_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP bound_fu_258_p2.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP bound_fu_258_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP p_0_out.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP bound_fu_258_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP bound_fu_258_p2.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP bound_fu_258_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP p_0_out.
DSP Report: operator bound_fu_258_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_8_reg_771_reg, operation Mode is: C'+A2*(B:0x1a).
DSP Report: register tmp_24_reg_732_reg is absorbed into DSP tmp_8_reg_771_reg.
DSP Report: register tmp_29_reg_737_reg is absorbed into DSP tmp_8_reg_771_reg.
DSP Report: register tmp_8_reg_771_reg is absorbed into DSP tmp_8_reg_771_reg.
DSP Report: operator YOLO2_FPGA_mac_muocq_U552/YOLO2_FPGA_mac_muocq_DSP48_3_U/p is absorbed into DSP tmp_8_reg_771_reg.
DSP Report: operator YOLO2_FPGA_mac_muocq_U552/YOLO2_FPGA_mac_muocq_DSP48_3_U/m is absorbed into DSP tmp_8_reg_771_reg.
DSP Report: Generating DSP YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/p, operation Mode is: C'+A2*(B:0x35).
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/p.
DSP Report: operator YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/p is absorbed into DSP YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/p.
DSP Report: operator YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/m is absorbed into DSP YOLO2_FPGA_mac_muqcK_U564/YOLO2_FPGA_mac_muqcK_DSP48_5_U/p.
DSP Report: Generating DSP YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p, operation Mode is: C'+(A:0x1a)*B''.
DSP Report: register B is absorbed into DSP YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: register B is absorbed into DSP YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: operator YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p is absorbed into DSP YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: operator YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/m is absorbed into DSP YOLO2_FPGA_mac_murcU_U565/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
INFO: [Synth 8-5545] ROM "tmp_40_fu_2240_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_fu_2215_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2221_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_81_cast_reg_1224_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_81_cast_reg_1224_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_81_cast_reg_1224_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_81_cast_reg_1224_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_81_cast_reg_1224_reg[5] )
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_81_reg_1086_reg[5]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_81_reg_1086_reg[4]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_81_reg_1086_reg[3]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_81_reg_1086_reg[2]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_81_reg_1086_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_86_reg_1091_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_81_reg_1086_reg[1]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_86_reg_1091_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_88_reg_1149_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TCol_left_V_reg_1111_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[2] )
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/p_4_reg_1209_reg[1]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_51_reg_1229_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/p_4_reg_1209_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_51_reg_1229_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/p_4_reg_1209_reg[2]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/tmp_51_reg_1229_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pool_yolo26_fu_2159/bound_reg_929_reg[0]' (FDE) to 'grp_pool_yolo26_fu_2159/bound_reg_929_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pool_yolo26_fu_2159/\bound_reg_929_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[1]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[2]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[3]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[4]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[5]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[6]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[7]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[8]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/r_V_21_reg_1075_reg[9]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/TRow_top_V_reg_1081_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_reg_1502_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_95_cast_cast_reg_1507_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_94_cast_reg_1496_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_94_cast_reg_1496_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_94_cast_reg_1496_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_94_cast_reg_1496_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_94_cast_reg_1496_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/tmp_96_cast_cast_reg_1512_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pool_yolo26_fu_2159/\bound8_reg_924_reg[7] )
INFO: [Synth 8-3886] merging instance 'grp_pool_yolo26_fu_2159/bound8_reg_924_reg[0]' (FDR) to 'grp_pool_yolo26_fu_2159/bound8_reg_924_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pool_yolo26_fu_2159/\bound8_reg_924_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_reorg_yolo25_fu_2138/bound8_reg_661_reg[0]' (FDR) to 'grp_reorg_yolo25_fu_2138/bound8_reg_661_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_reorg_yolo25_fu_2138/\bound8_reg_661_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_reorg_yolo25_fu_2138/bound_reg_666_reg[0]' (FD) to 'grp_reorg_yolo25_fu_2138/bound_reg_666_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_reorg_yolo25_fu_2138/\bound_reg_666_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_51_reg_1229_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_51_reg_1229_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\tmp_51_reg_1229_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_reorg_yolo25_fu_2138/\bound8_reg_661_reg[34] )
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/tmp_2_cast4_reg_977_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/Kernel_size_2b_V_reg_952_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/tmp_2_cast4_reg_977_reg[1]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/Kernel_size_2b_V_reg_952_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/t3_V_cast_reg_295_reg[2]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/tmp_100_3_reg_712_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/tmp_62_reg_717_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[8] )
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[0]' (FDE) to 'grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/grp_input_load_fu_557/\grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[14] )
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[8]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[9]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[10]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[11]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[12]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[13]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[14]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[15]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[16]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[17]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[18]' (FD) to 'grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1649/\grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ReadLength_cast1_reg_289_reg[31] )
WARNING: [Synth 8-3332] Sequential element (grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/ap_reg_ioackin_m_axi_input_r_ARREADY_reg) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/ap_reg_ioackin_m_axi_input_r_ARREADY_reg) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/ap_reg_ioackin_m_axi_input_r_ARREADY_reg) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/ap_reg_ioackin_m_axi_input_r_ARREADY_reg) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[14]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[13]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[12]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[11]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[10]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[9]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[8]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[7]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[6]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[5]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[4]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[3]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[2]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_copy_input2buf_row_fu_391/p_s_reg_1488_reg[1]) is unused and will be removed from module input_load.
WARNING: [Synth 8-3332] Sequential element (grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ap_reg_ioackin_m_axi_Weight_ARREADY_reg) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[31]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[30]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[29]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[28]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[27]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[26]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[25]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[24]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[23]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[22]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[21]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[20]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[19]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[18]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[17]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[16]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[15]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[14]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[13]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[12]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[11]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[10]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[9]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[8]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[7]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[6]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[5]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[4]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (TN_MIN_reg_1024_reg[3]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (P[0]) is unused and will be removed from module copy_input_weight.
WARNING: [Synth 8-3332] Sequential element (bound8_reg_661_reg[34]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (bound8_reg_661_reg[1]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[30]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[29]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[28]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[27]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[26]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[25]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[24]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[23]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[22]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[21]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[20]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[19]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[18]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[17]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[16]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[15]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[14]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[13]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[12]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (x_reg_205_reg[11]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[30]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[29]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[28]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[27]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[26]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[25]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[24]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[23]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[22]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[21]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[20]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[19]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[18]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[17]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[16]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[15]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[14]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[13]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[12]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (tmp_7_mid2_v_reg_727_reg[11]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[30]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[29]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[28]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[27]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[26]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[25]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[24]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[23]) is unused and will be removed from module reorg_yolo25.
WARNING: [Synth 8-3332] Sequential element (y_reg_194_reg[22]) is unused and will be removed from module reorg_yolo25.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_114_fu_2374_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal beta_buffer_U/YOLO2_FPGA_beta_beTV_ram_U/ram_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (YOLO2_FPGA_DATA_BUS5_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_15_fu_970_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/p, operation Mode is: C'+(A:0x1a)*B2.
DSP Report: register B is absorbed into DSP YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: operator YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/p is absorbed into DSP YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
DSP Report: operator YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/m is absorbed into DSP YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/p.
INFO: [Synth 8-5545] ROM "TC_MINe26_fu_615_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP r_V_reg_937_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_reg_937_reg is absorbed into DSP r_V_reg_937_reg.
DSP Report: operator YOLO2_FPGA_mul_mueQU_U1075/YOLO2_FPGA_mul_mueQU_DSP48_10_U/p is absorbed into DSP r_V_reg_937_reg.
DSP Report: Generating DSP YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/p.
DSP Report: register A is absorbed into DSP YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/p.
DSP Report: operator YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/p is absorbed into DSP YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/p.
DSP Report: operator YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/m is absorbed into DSP YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/p.
DSP Report: Generating DSP YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/p, operation Mode is: C'+A*B2.
DSP Report: register B is absorbed into DSP YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/p.
DSP Report: register C is absorbed into DSP YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/p.
DSP Report: operator YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/p is absorbed into DSP YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/p.
DSP Report: operator YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/m is absorbed into DSP YOLO2_FPGA_mac_mueSV_U1077/YOLO2_FPGA_mac_mueSV_DSP48_12_U/p.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal output_buffer_3_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_2_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_1_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_0_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer1_3_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer1_2_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer1_1_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer1_0_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg was recognized as a true dual port RAM template.
DSP Report: Generating DSP r_V_24_reg_2771_reg, operation Mode is: (A2*B2)'.
DSP Report: register Input_w_0_data_reg_reg is absorbed into DSP r_V_24_reg_2771_reg.
DSP Report: register Input_h_0_data_reg_reg is absorbed into DSP r_V_24_reg_2771_reg.
DSP Report: register r_V_24_reg_2771_reg is absorbed into DSP r_V_24_reg_2771_reg.
DSP Report: operator YOLO2_FPGA_mul_mufX5_U1131/YOLO2_FPGA_mul_mufX5_DSP48_14_U/p is absorbed into DSP r_V_24_reg_2771_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 1203.758 ; gain = 851.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|weight_load_reorgmb6_ram:                          | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|weight_load_reorgmb6_ram:                          | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA_beta_beTV_ram:                          | ram_reg    | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS2_m_axi_buffer:                 | mem_reg    | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS5_m_axi_buffer__parameterized0: | mem_reg    | 128 x 35(READ_FIRST)   | W |   | 128 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|copy_beta_beta_tmp_ram:                            | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_DATA_BUS4_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS3_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS1_m_axi_buffer:                 | mem_reg    | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS1_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                         | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer0_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer1_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer2_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer3_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer0_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer1_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer2_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer3_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
+----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|YOLO2_FPGA                   | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA                   | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA                   | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA                   | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB0                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB2                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB3                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB4                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB5                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB6                | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | C'+A''*(B:0x1a) | 6      | 6      | 6      | -      | 10     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | (A*B2)'         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|compute4__GB7                | C+A2*(B:0x35)   | 7      | 7      | 7      | -      | 11     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|YOLO2_FPGA_mac_mujbC_DSP48_0 | -C+A*B+1-1      | 10     | 3      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|input_load                   | -C'+A*B2+1-1    | 10     | 3      | 12     | -      | 12     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|input_load                   | (A*B)'          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|input_load                   | C+A2*B          | 11     | 10     | 30     | -      | 30     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|reorg_yolo25                 | C'+A2*(B:0x35)  | 9      | 7      | 9      | -      | 12     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|reorg_yolo25                 | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|reorg_yolo25                 | (PCIN>>17)+A*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|reorg_yolo25                 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|reorg_yolo25                 | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|reorg_yolo25                 | C'+A2*(B:0x1a)  | 11     | 6      | 11     | -      | 11     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|pool_yolo26                  | C'+A2*(B:0x35)  | 8      | 7      | 8      | -      | 12     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pool_yolo26                  | C'+(A:0x1a)*B'' | 6      | 6      | 6      | -      | 10     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|outputpixel2buf              | C'+(A:0x1a)*B2  | 6      | 6      | 6      | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|write_back_output_re         | (A*B)'          | 18     | 10     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|write_back_output_re         | PCIN+A2*B2      | 10     | 10     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|write_back_output_re         | C'+A*B2         | 19     | 6      | 29     | -      | 29     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|YOLO2_FPGA__GCB2             | (A2*B2)'        | 10     | 9      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_2/input_buffer1_0_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_2/input_buffer1_0_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_4/input_buffer1_1_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_4/input_buffer1_1_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_6/input_buffer1_2_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_6/input_buffer1_2_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_7/input_buffer1_3_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_7/input_buffer1_3_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_8/input_buffer0_0_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_8/input_buffer0_0_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_13/input_buffer0_1_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_13/input_buffer0_1_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_14/input_buffer0_2_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_14/input_buffer0_2_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_15/input_buffer0_3_U/intra_pingpong_wrvdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/i_2_15/input_buffer0_3_U/intra_pingpong_wrvdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/grp_copy_input_weight_fu_1649/i_2_1/grp_weight_load_reorg_fu_614/weight_memcpy_buffer_U/weight_load_reorgmb6_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/grp_copy_input_weight_fu_1649/i_2_1/grp_weight_load_reorg_fu_614/weight_memcpy_buffer_U/weight_load_reorgmb6_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/grp_copy_input_weight_fu_1649/i_2_12/grp_weight_load_reorg_fu_614/weight_memcpy_buffer_1_U/weight_load_reorgmb6_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_intra_pingpong_wrapp_fu_1230i_2_11/grp_copy_input_weight_fu_1649/i_2_12/grp_weight_load_reorg_fu_614/weight_memcpy_buffer_1_U/weight_load_reorgmb6_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_0/beta_buffer_U/YOLO2_FPGA_beta_beTV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/YOLO2_FPGA_DATA_BUS2_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/YOLO2_FPGA_DATA_BUS2_m_axi_U/i_2_5/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/YOLO2_FPGA_DATA_BUS5_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/grp_copy_beta_fu_2132/i_2_0/beta_tmp_U/copy_beta_beta_tmp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/grp_copy_beta_fu_2132/i_2_0/beta_tmp_U/copy_beta_beta_tmp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_1/output_tmp00_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_1/output_tmp00_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_2/output_tmp01_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_2/output_tmp01_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_3/output_tmp10_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_3/output_tmp10_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_4/output_tmp11_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/grp_write_back_output_re_fu_2003/i_2_4/output_tmp11_U/write_back_outputeMU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_0/output_buffer_31_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_1/output_buffer_30_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_2/output_buffer_29_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_3/output_buffer_28_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_4/output_buffer_27_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_5/output_buffer_26_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_6/output_buffer_25_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_7/output_buffer_24_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_8/output_buffer_22_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_9/output_buffer_21_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_10/output_buffer_20_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_11/output_buffer_19_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_12/output_buffer_18_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_13/output_buffer_17_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_14/output_buffer_16_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_15/output_buffer_15_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_16/output_buffer_14_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_17/output_buffer_13_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_18/output_buffer_12_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_19/output_buffer_11_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_20/output_buffer_10_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_21/output_buffer_9_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_22/output_buffer_8_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_23/output_buffer_7_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_24/output_buffer_6_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_25/output_buffer_5_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_26/output_buffer_4_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_27/output_buffer_3_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_28/output_buffer_2_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_29/output_buffer_1_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_30/output_buffer_0_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_31/output_buffer1_31_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_32/output_buffer1_30_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_33/output_buffer1_29_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_34/output_buffer1_28_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_35/output_buffer1_27_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_36/output_buffer1_26_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_37/output_buffer1_25_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_38/output_buffer1_24_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_39/output_buffer1_22_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_40/output_buffer1_21_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_41/output_buffer1_20_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_42/output_buffer1_19_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_43/output_buffer1_18_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_44/output_buffer1_17_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_45/output_buffer1_16_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_46/output_buffer1_15_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_47/output_buffer1_14_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_48/output_buffer1_13_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_49/output_buffer1_12_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_50/output_buffer1_11_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_51/output_buffer1_10_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_52/output_buffer1_9_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_53/output_buffer1_8_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_54/output_buffer1_7_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_55/output_buffer1_6_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_56/output_buffer1_5_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_57/output_buffer1_4_U/YOLO2_FPGA_outputeYW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_58/output_buffer1_3_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_59/output_buffer1_2_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_60/output_buffer1_1_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_2_61/output_buffer1_0_U/YOLO2_FPGA_outputeUV_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/YOLO2_FPGA_DATA_BUS4_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/YOLO2_FPGA_DATA_BUS3_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/YOLO2_FPGA_DATA_BUS1_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/YOLO2_FPGA_DATA_BUS1_m_axi_U/i_2_5/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |compute4__GB0             |           1|     12577|
|2     |compute4__GB1             |           1|      2605|
|3     |compute4__GB2             |           1|      4122|
|4     |compute4__GB3             |           1|      3849|
|5     |compute4__GB4             |           1|      5457|
|6     |compute4__GB5             |           1|      5909|
|7     |compute4__GB6             |           1|      7890|
|8     |compute4__GB7             |           1|      7240|
|9     |intra_pingpong_wrapp__GC0 |           1|     41738|
|10    |YOLO2_FPGA__GCB0          |           1|     13955|
|11    |YOLO2_FPGA__GCB1          |           1|     13989|
|12    |YOLO2_FPGA__GCB2          |           1|      7411|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:19 ; elapsed = 00:03:46 . Memory (MB): peak = 1203.758 ; gain = 851.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:04:13 . Memory (MB): peak = 1336.371 ; gain = 983.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|intra_pingpong_wrvdy_ram:                          | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|weight_load_reorgmb6_ram:                          | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|weight_load_reorgmb6_ram:                          | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA_beta_beTV_ram:                          | ram_reg    | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS2_m_axi_buffer:                 | mem_reg    | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS5_m_axi_buffer__parameterized0: | mem_reg    | 128 x 35(READ_FIRST)   | W |   | 128 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|copy_beta_beta_tmp_ram:                            | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|write_back_outputeMU_ram:                          | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeUV_ram:                          | ram_reg    | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_DATA_BUS4_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS3_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS1_m_axi_buffer:                 | mem_reg    | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_DATA_BUS1_m_axi_buffer__parameterized0: | mem_reg    | 64 x 35(READ_FIRST)    | W |   | 64 x 35(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_outputeYW_ram:                          | ram_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                         | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer0_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer1_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer2_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer3_U/input_load_input_bkb_ram_U/ram_reg   | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer0_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer1_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer2_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|grp_copy_input_weight_fu_1649/grp_input_load_fu_557 | input_memcpy_buffer3_1_U/input_load_input_bkb_ram_U/ram_reg | User Attribute | 32 x 32              | RAM16X1S x 64   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_0_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_0_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_1_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_1_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_2_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_2_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_3_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_3_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_4_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_4_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_5_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_5_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_6_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_6_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_7_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_7_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_8_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_8_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_0_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_1_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_2_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_9_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_9_3_U/intra_pingpong_wrzec_ram_U/ram_reg     | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_10_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_10_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_11_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_11_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_12_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_12_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_13_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_13_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_14_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_14_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_15_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_15_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_16_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_16_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_17_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_17_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_18_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_18_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_19_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_19_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_20_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_20_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_21_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_21_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_22_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_22_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_23_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_23_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_24_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_24_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_25_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_25_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_26_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_26_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_27_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_27_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_28_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_28_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_29_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_29_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_30_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_30_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_0_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_1_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_2_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer1_31_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|intra_pingpong_wrapp__GC0                           | weight_buffer0_31_3_U/intra_pingpong_wrzec_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
+----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |compute4__GB0             |           1|     11269|
|2     |compute4__GB1             |           1|      2103|
|3     |compute4__GB2             |           1|      3172|
|4     |compute4__GB3             |           1|      3074|
|5     |compute4__GB4             |           1|      4259|
|6     |compute4__GB5             |           1|      4487|
|7     |compute4__GB6             |           1|      5901|
|8     |compute4__GB7             |           1|      7240|
|9     |intra_pingpong_wrapp__GC0 |           1|     39507|
|10    |YOLO2_FPGA__GCB0          |           1|     13573|
|11    |YOLO2_FPGA__GCB1          |           1|     13206|
|12    |YOLO2_FPGA__GCB2          |           1|      6340|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:17 ; elapsed = 00:04:48 . Memory (MB): peak = 1337.184 ; gain = 984.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |compute4__GB0             |           1|      5914|
|2     |compute4__GB1             |           1|      1620|
|3     |compute4__GB2             |           1|      1400|
|4     |compute4__GB3             |           1|      1227|
|5     |compute4__GB4             |           1|      1838|
|6     |compute4__GB5             |           1|      2106|
|7     |compute4__GB6             |           1|      2630|
|8     |compute4__GB7             |           1|      3409|
|9     |intra_pingpong_wrapp__GC0 |           1|     21421|
|10    |YOLO2_FPGA__GCB0          |           1|      8689|
|11    |YOLO2_FPGA__GCB1          |           1|      5587|
|12    |YOLO2_FPGA__GCB2          |           1|      4524|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_2_33751 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net output_buffer1_0_ce1 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_d0[31] is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_d0[31] is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_d0[31] is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_d0[31] is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_33753 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net output_buffer_0_ce1 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_intra_pingpong_wrapp_fu_1230/input_buffer0_0_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_intra_pingpong_wrapp_fu_1230/input_buffer1_0_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_17311 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_17327 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_17359 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_17343 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_compute4_fu_1110n_2_13771 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:31 ; elapsed = 00:05:02 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:32 ; elapsed = 00:05:03 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:41 ; elapsed = 00:05:12 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:41 ; elapsed = 00:05:13 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:44 ; elapsed = 00:05:16 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:45 ; elapsed = 00:05:16 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|YOLO2_FPGA  | grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/or_cond_mid2_reg_7085_pp0_iter4_reg_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|YOLO2_FPGA  | grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/ap_CS_fsm_reg[6]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|YOLO2_FPGA  | grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport1_fu_142/ap_CS_fsm_reg[6] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1617|
|2     |DSP48E1_10 |     4|
|3     |DSP48E1_12 |   128|
|4     |DSP48E1_13 |     1|
|5     |DSP48E1_15 |     2|
|6     |DSP48E1_16 |     1|
|7     |DSP48E1_17 |     1|
|8     |DSP48E1_18 |     1|
|9     |DSP48E1_2  |     2|
|10    |DSP48E1_3  |     1|
|11    |DSP48E1_4  |     1|
|12    |DSP48E1_6  |     4|
|13    |DSP48E1_9  |     1|
|14    |LUT1       |   353|
|15    |LUT2       |  1753|
|16    |LUT3       |  9913|
|17    |LUT4       |  2738|
|18    |LUT5       |  3139|
|19    |LUT6       | 14037|
|20    |MUXF7      |   330|
|21    |MUXF8      |   165|
|22    |RAM16X1S   |  4608|
|23    |RAMB18E1   |     7|
|24    |RAMB18E1_1 |     1|
|25    |RAMB18E1_2 |     7|
|26    |RAMB36E1   |    16|
|27    |RAMB36E1_1 |    56|
|28    |RAMB36E1_2 |     8|
|29    |SRL16E     |   449|
|30    |FDRE       | 21397|
|31    |FDSE       |    52|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------+-----------------------------------------------------+------+
|      |Instance                                   |Module                                               |Cells |
+------+-------------------------------------------+-----------------------------------------------------+------+
|1     |top                                        |                                                     | 60793|
|2     |  inst                                     |YOLO2_FPGA                                           | 60793|
|3     |    YOLO2_FPGA_CTRL_BUS_s_axi_U            |YOLO2_FPGA_CTRL_BUS_s_axi                            |  2606|
|4     |    YOLO2_FPGA_DATA_BUS1_m_axi_U           |YOLO2_FPGA_DATA_BUS1_m_axi                           |  2091|
|5     |      bus_read                             |YOLO2_FPGA_DATA_BUS1_m_axi_read                      |  1048|
|6     |        buff_rdata                         |YOLO2_FPGA_DATA_BUS1_m_axi_buffer__parameterized0    |   156|
|7     |        fifo_rctl                          |YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1_682  |    38|
|8     |        fifo_rreq                          |YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized0_683  |   211|
|9     |        rs_rdata                           |YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice__parameterized0 |   108|
|10    |        rs_rreq                            |YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice_684             |   122|
|11    |      bus_write                            |YOLO2_FPGA_DATA_BUS1_m_axi_write                     |  1025|
|12    |        buff_wdata                         |YOLO2_FPGA_DATA_BUS1_m_axi_buffer                    |   162|
|13    |        \bus_equal_gen.fifo_burst          |YOLO2_FPGA_DATA_BUS1_m_axi_fifo                      |    75|
|14    |        fifo_resp                          |YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized1      |    20|
|15    |        fifo_resp_to_user                  |YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized2      |    15|
|16    |        fifo_wreq                          |YOLO2_FPGA_DATA_BUS1_m_axi_fifo__parameterized0      |   190|
|17    |        rs_wreq                            |YOLO2_FPGA_DATA_BUS1_m_axi_reg_slice                 |   108|
|18    |      wreq_throttl                         |YOLO2_FPGA_DATA_BUS1_m_axi_throttl                   |    18|
|19    |    YOLO2_FPGA_DATA_BUS2_m_axi_U           |YOLO2_FPGA_DATA_BUS2_m_axi                           |  2094|
|20    |      bus_read                             |YOLO2_FPGA_DATA_BUS2_m_axi_read                      |  1051|
|21    |        buff_rdata                         |YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0    |   156|
|22    |        fifo_rctl                          |YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1_679  |    38|
|23    |        fifo_rreq                          |YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0_680  |   211|
|24    |        rs_rdata                           |YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0 |   112|
|25    |        rs_rreq                            |YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice_681             |   121|
|26    |      bus_write                            |YOLO2_FPGA_DATA_BUS2_m_axi_write                     |  1025|
|27    |        buff_wdata                         |YOLO2_FPGA_DATA_BUS2_m_axi_buffer                    |   162|
|28    |        \bus_equal_gen.fifo_burst          |YOLO2_FPGA_DATA_BUS2_m_axi_fifo                      |    75|
|29    |        fifo_resp                          |YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1      |    20|
|30    |        fifo_resp_to_user                  |YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized2      |    15|
|31    |        fifo_wreq                          |YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0      |   190|
|32    |        rs_wreq                            |YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice                 |   108|
|33    |      wreq_throttl                         |YOLO2_FPGA_DATA_BUS2_m_axi_throttl                   |    18|
|34    |    YOLO2_FPGA_DATA_BUS3_m_axi_U           |YOLO2_FPGA_DATA_BUS3_m_axi                           |  1049|
|35    |      bus_read                             |YOLO2_FPGA_DATA_BUS3_m_axi_read                      |  1046|
|36    |        buff_rdata                         |YOLO2_FPGA_DATA_BUS3_m_axi_buffer__parameterized0    |   157|
|37    |        fifo_rctl                          |YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized3      |    59|
|38    |        fifo_rreq                          |YOLO2_FPGA_DATA_BUS3_m_axi_fifo__parameterized0      |   188|
|39    |        rs_rdata                           |YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice__parameterized0 |   108|
|40    |        rs_rreq                            |YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice_678             |   121|
|41    |      bus_write                            |YOLO2_FPGA_DATA_BUS3_m_axi_write                     |     3|
|42    |        rs_wreq                            |YOLO2_FPGA_DATA_BUS3_m_axi_reg_slice                 |     3|
|43    |    YOLO2_FPGA_DATA_BUS4_m_axi_U           |YOLO2_FPGA_DATA_BUS4_m_axi                           |  1049|
|44    |      bus_read                             |YOLO2_FPGA_DATA_BUS4_m_axi_read                      |  1046|
|45    |        buff_rdata                         |YOLO2_FPGA_DATA_BUS4_m_axi_buffer__parameterized0    |   157|
|46    |        fifo_rctl                          |YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized3      |    59|
|47    |        fifo_rreq                          |YOLO2_FPGA_DATA_BUS4_m_axi_fifo__parameterized0      |   188|
|48    |        rs_rdata                           |YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice__parameterized0 |   108|
|49    |        rs_rreq                            |YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice_677             |   121|
|50    |      bus_write                            |YOLO2_FPGA_DATA_BUS4_m_axi_write                     |     3|
|51    |        rs_wreq                            |YOLO2_FPGA_DATA_BUS4_m_axi_reg_slice                 |     3|
|52    |    YOLO2_FPGA_DATA_BUS5_m_axi_U           |YOLO2_FPGA_DATA_BUS5_m_axi                           |  1141|
|53    |      bus_read                             |YOLO2_FPGA_DATA_BUS5_m_axi_read                      |  1138|
|54    |        buff_rdata                         |YOLO2_FPGA_DATA_BUS5_m_axi_buffer__parameterized0    |   163|
|55    |        fifo_rctl                          |YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized3      |    62|
|56    |        fifo_rreq                          |YOLO2_FPGA_DATA_BUS5_m_axi_fifo__parameterized0      |   190|
|57    |        rs_rdata                           |YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice__parameterized0 |   110|
|58    |        rs_rreq                            |YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice_676             |   202|
|59    |      bus_write                            |YOLO2_FPGA_DATA_BUS5_m_axi_write                     |     3|
|60    |        rs_wreq                            |YOLO2_FPGA_DATA_BUS5_m_axi_reg_slice                 |     3|
|61    |    YOLO2_FPGA_ama_adfW5_U1129             |YOLO2_FPGA_ama_adfW5                                 |    27|
|62    |      YOLO2_FPGA_ama_adfW5_DSP48_13_U      |YOLO2_FPGA_ama_adfW5_DSP48_13_675                    |    27|
|63    |    YOLO2_FPGA_ama_adfW5_U1130             |YOLO2_FPGA_ama_adfW5_0                               |    27|
|64    |      YOLO2_FPGA_ama_adfW5_DSP48_13_U      |YOLO2_FPGA_ama_adfW5_DSP48_13                        |    27|
|65    |    beta_buffer_U                          |YOLO2_FPGA_beta_beTV                                 |    52|
|66    |      YOLO2_FPGA_beta_beTV_ram_U           |YOLO2_FPGA_beta_beTV_ram                             |    52|
|67    |    grp_copy_beta_fu_2132                  |copy_beta                                            |   398|
|68    |      beta_tmp_U                           |copy_beta_beta_tmp                                   |    12|
|69    |        copy_beta_beta_tmp_ram_U           |copy_beta_beta_tmp_ram                               |    12|
|70    |    grp_intra_pingpong_wrapp_fu_1230       |intra_pingpong_wrapp                                 | 42883|
|71    |      grp_compute4_fu_1110                 |compute4                                             | 21318|
|72    |        YOLO2_FPGA_mac_musc4_U616          |YOLO2_FPGA_mac_musc4                                 |    37|
|73    |          YOLO2_FPGA_mac_musc4_DSP48_7_U   |YOLO2_FPGA_mac_musc4_DSP48_7                         |    37|
|74    |        YOLO2_FPGA_mac_mutde_U617          |YOLO2_FPGA_mac_mutde                                 |    21|
|75    |          YOLO2_FPGA_mac_mutde_DSP48_8_U   |YOLO2_FPGA_mac_mutde_DSP48_8                         |    21|
|76    |        grp_copy_local_beta_fu_2859        |copy_local_beta                                      |  2251|
|77    |      grp_copy_input_weight_fu_1649        |copy_input_weight                                    |  8634|
|78    |        grp_input_load_fu_557              |input_load                                           |  3085|
|79    |          YOLO2_FPGA_mac_mujbC_U76         |YOLO2_FPGA_mac_mujbC                                 |   122|
|80    |            YOLO2_FPGA_mac_mujbC_DSP48_0_U |YOLO2_FPGA_mac_mujbC_DSP48_0_674                     |   122|
|81    |          YOLO2_FPGA_mac_mujbC_U77         |YOLO2_FPGA_mac_mujbC_659                             |   141|
|82    |            YOLO2_FPGA_mac_mujbC_DSP48_0_U |YOLO2_FPGA_mac_mujbC_DSP48_0                         |   141|
|83    |          YOLO2_FPGA_mac_mulbW_U79         |YOLO2_FPGA_mac_mulbW                                 |    19|
|84    |            YOLO2_FPGA_mac_mulbW_DSP48_2_U |YOLO2_FPGA_mac_mulbW_DSP48_2                         |    19|
|85    |          grp_copy_input2buf_row_fu_391    |copy_input2buf_row                                   |   804|
|86    |          grp_mmcpy_inputpixel_m2b_fu_348  |mmcpy_inputpixel_m2b                                 |  1467|
|87    |            grp_mmcpy_inputport1_fu_274    |mmcpy_inputport1                                     |   244|
|88    |            grp_mmcpy_inputport2_fu_262    |mmcpy_inputport2                                     |   243|
|89    |            grp_mmcpy_inputport3_fu_286    |mmcpy_inputport3                                     |   262|
|90    |            grp_mmcpy_inputport_fu_250     |mmcpy_inputport                                      |   243|
|91    |          input_memcpy_buffer0_1_U         |input_load_input_bkb                                 |    33|
|92    |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_673                         |    32|
|93    |          input_memcpy_buffer0_U           |input_load_input_bkb_660                             |    33|
|94    |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_672                         |    32|
|95    |          input_memcpy_buffer1_1_U         |input_load_input_bkb_661                             |    33|
|96    |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_671                         |    32|
|97    |          input_memcpy_buffer1_U           |input_load_input_bkb_662                             |    33|
|98    |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_670                         |    32|
|99    |          input_memcpy_buffer2_1_U         |input_load_input_bkb_663                             |    33|
|100   |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_669                         |    32|
|101   |          input_memcpy_buffer2_U           |input_load_input_bkb_664                             |    33|
|102   |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_668                         |    32|
|103   |          input_memcpy_buffer3_1_U         |input_load_input_bkb_665                             |    33|
|104   |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram_667                         |    32|
|105   |          input_memcpy_buffer3_U           |input_load_input_bkb_666                             |    33|
|106   |            input_load_input_bkb_ram_U     |input_load_input_bkb_ram                             |    32|
|107   |        grp_weight_load_reorg_fu_614       |weight_load_reorg                                    |  5369|
|108   |          grp_load_weight2buf_ever_fu_433  |load_weight2buf_ever                                 |  4860|
|109   |          grp_weight_mmcpy_everyKx_fu_701  |weight_mmcpy_everyKx                                 |   339|
|110   |          weight_memcpy_buffer_1_U         |weight_load_reorgmb6                                 |     1|
|111   |            weight_load_reorgmb6_ram_U     |weight_load_reorgmb6_ram_658                         |     1|
|112   |          weight_memcpy_buffer_U           |weight_load_reorgmb6_657                             |     1|
|113   |            weight_load_reorgmb6_ram_U     |weight_load_reorgmb6_ram                             |     1|
|114   |      grp_pool_yolo26_fu_2159              |pool_yolo26                                          |   750|
|115   |        YOLO2_FPGA_mac_muqcK_U564          |YOLO2_FPGA_mac_muqcK                                 |   159|
|116   |          YOLO2_FPGA_mac_muqcK_DSP48_5_U   |YOLO2_FPGA_mac_muqcK_DSP48_5                         |   159|
|117   |        YOLO2_FPGA_mac_murcU_U565          |YOLO2_FPGA_mac_murcU_655                             |    21|
|118   |          YOLO2_FPGA_mac_murcU_DSP48_6_U   |YOLO2_FPGA_mac_murcU_DSP48_6_656                     |    21|
|119   |      grp_reorg_yolo25_fu_2138             |reorg_yolo25                                         |   728|
|120   |        YOLO2_FPGA_mac_mupcA_U553          |YOLO2_FPGA_mac_mupcA                                 |    69|
|121   |          YOLO2_FPGA_mac_mupcA_DSP48_4_U   |YOLO2_FPGA_mac_mupcA_DSP48_4                         |    69|
|122   |      input_buffer0_0_U                    |intra_pingpong_wrvdy                                 |    46|
|123   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_654                         |    46|
|124   |      input_buffer0_1_U                    |intra_pingpong_wrvdy_131                             |    43|
|125   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_653                         |    43|
|126   |      input_buffer0_2_U                    |intra_pingpong_wrvdy_132                             |    43|
|127   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_652                         |    43|
|128   |      input_buffer0_3_U                    |intra_pingpong_wrvdy_133                             |    44|
|129   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_651                         |    44|
|130   |      input_buffer1_0_U                    |intra_pingpong_wrvdy_134                             |     4|
|131   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_650                         |     4|
|132   |      input_buffer1_1_U                    |intra_pingpong_wrvdy_135                             |     2|
|133   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_649                         |     2|
|134   |      input_buffer1_2_U                    |intra_pingpong_wrvdy_136                             |     2|
|135   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram_648                         |     2|
|136   |      input_buffer1_3_U                    |intra_pingpong_wrvdy_137                             |     3|
|137   |        intra_pingpong_wrvdy_ram_U         |intra_pingpong_wrvdy_ram                             |     3|
|138   |      weight_buffer0_0_0_U                 |intra_pingpong_wrzec                                 |    48|
|139   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_647                         |    48|
|140   |      weight_buffer0_0_1_U                 |intra_pingpong_wrzec_138                             |    48|
|141   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_646                         |    48|
|142   |      weight_buffer0_0_2_U                 |intra_pingpong_wrzec_139                             |    48|
|143   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_645                         |    48|
|144   |      weight_buffer0_0_3_U                 |intra_pingpong_wrzec_140                             |    48|
|145   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_644                         |    48|
|146   |      weight_buffer0_10_0_U                |intra_pingpong_wrzec_141                             |    48|
|147   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_643                         |    48|
|148   |      weight_buffer0_10_1_U                |intra_pingpong_wrzec_142                             |    48|
|149   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_642                         |    48|
|150   |      weight_buffer0_10_2_U                |intra_pingpong_wrzec_143                             |    48|
|151   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_641                         |    48|
|152   |      weight_buffer0_10_3_U                |intra_pingpong_wrzec_144                             |    48|
|153   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_640                         |    48|
|154   |      weight_buffer0_11_0_U                |intra_pingpong_wrzec_145                             |    48|
|155   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_639                         |    48|
|156   |      weight_buffer0_11_1_U                |intra_pingpong_wrzec_146                             |    48|
|157   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_638                         |    48|
|158   |      weight_buffer0_11_2_U                |intra_pingpong_wrzec_147                             |    48|
|159   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_637                         |    48|
|160   |      weight_buffer0_11_3_U                |intra_pingpong_wrzec_148                             |    48|
|161   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_636                         |    48|
|162   |      weight_buffer0_12_0_U                |intra_pingpong_wrzec_149                             |    48|
|163   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_635                         |    48|
|164   |      weight_buffer0_12_1_U                |intra_pingpong_wrzec_150                             |    48|
|165   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_634                         |    48|
|166   |      weight_buffer0_12_2_U                |intra_pingpong_wrzec_151                             |    48|
|167   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_633                         |    48|
|168   |      weight_buffer0_12_3_U                |intra_pingpong_wrzec_152                             |    48|
|169   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_632                         |    48|
|170   |      weight_buffer0_13_0_U                |intra_pingpong_wrzec_153                             |    48|
|171   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_631                         |    48|
|172   |      weight_buffer0_13_1_U                |intra_pingpong_wrzec_154                             |    48|
|173   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_630                         |    48|
|174   |      weight_buffer0_13_2_U                |intra_pingpong_wrzec_155                             |    48|
|175   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_629                         |    48|
|176   |      weight_buffer0_13_3_U                |intra_pingpong_wrzec_156                             |    48|
|177   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_628                         |    48|
|178   |      weight_buffer0_14_0_U                |intra_pingpong_wrzec_157                             |    48|
|179   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_627                         |    48|
|180   |      weight_buffer0_14_1_U                |intra_pingpong_wrzec_158                             |    48|
|181   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_626                         |    48|
|182   |      weight_buffer0_14_2_U                |intra_pingpong_wrzec_159                             |    48|
|183   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_625                         |    48|
|184   |      weight_buffer0_14_3_U                |intra_pingpong_wrzec_160                             |    48|
|185   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_624                         |    48|
|186   |      weight_buffer0_15_0_U                |intra_pingpong_wrzec_161                             |    48|
|187   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_623                         |    48|
|188   |      weight_buffer0_15_1_U                |intra_pingpong_wrzec_162                             |    48|
|189   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_622                         |    48|
|190   |      weight_buffer0_15_2_U                |intra_pingpong_wrzec_163                             |    48|
|191   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_621                         |    48|
|192   |      weight_buffer0_15_3_U                |intra_pingpong_wrzec_164                             |    48|
|193   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_620                         |    48|
|194   |      weight_buffer0_16_0_U                |intra_pingpong_wrzec_165                             |    48|
|195   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_619                         |    48|
|196   |      weight_buffer0_16_1_U                |intra_pingpong_wrzec_166                             |    48|
|197   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_618                         |    48|
|198   |      weight_buffer0_16_2_U                |intra_pingpong_wrzec_167                             |    48|
|199   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_617                         |    48|
|200   |      weight_buffer0_16_3_U                |intra_pingpong_wrzec_168                             |    48|
|201   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_616                         |    48|
|202   |      weight_buffer0_17_0_U                |intra_pingpong_wrzec_169                             |    48|
|203   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_615                         |    48|
|204   |      weight_buffer0_17_1_U                |intra_pingpong_wrzec_170                             |    48|
|205   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_614                         |    48|
|206   |      weight_buffer0_17_2_U                |intra_pingpong_wrzec_171                             |    48|
|207   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_613                         |    48|
|208   |      weight_buffer0_17_3_U                |intra_pingpong_wrzec_172                             |    48|
|209   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_612                         |    48|
|210   |      weight_buffer0_18_0_U                |intra_pingpong_wrzec_173                             |    48|
|211   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_611                         |    48|
|212   |      weight_buffer0_18_1_U                |intra_pingpong_wrzec_174                             |    48|
|213   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_610                         |    48|
|214   |      weight_buffer0_18_2_U                |intra_pingpong_wrzec_175                             |    48|
|215   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_609                         |    48|
|216   |      weight_buffer0_18_3_U                |intra_pingpong_wrzec_176                             |    48|
|217   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_608                         |    48|
|218   |      weight_buffer0_19_0_U                |intra_pingpong_wrzec_177                             |    48|
|219   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_607                         |    48|
|220   |      weight_buffer0_19_1_U                |intra_pingpong_wrzec_178                             |    48|
|221   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_606                         |    48|
|222   |      weight_buffer0_19_2_U                |intra_pingpong_wrzec_179                             |    48|
|223   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_605                         |    48|
|224   |      weight_buffer0_19_3_U                |intra_pingpong_wrzec_180                             |    48|
|225   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_604                         |    48|
|226   |      weight_buffer0_1_0_U                 |intra_pingpong_wrzec_181                             |    48|
|227   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_603                         |    48|
|228   |      weight_buffer0_1_1_U                 |intra_pingpong_wrzec_182                             |    48|
|229   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_602                         |    48|
|230   |      weight_buffer0_1_2_U                 |intra_pingpong_wrzec_183                             |    48|
|231   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_601                         |    48|
|232   |      weight_buffer0_1_3_U                 |intra_pingpong_wrzec_184                             |    48|
|233   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_600                         |    48|
|234   |      weight_buffer0_20_0_U                |intra_pingpong_wrzec_185                             |    48|
|235   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_599                         |    48|
|236   |      weight_buffer0_20_1_U                |intra_pingpong_wrzec_186                             |    48|
|237   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_598                         |    48|
|238   |      weight_buffer0_20_2_U                |intra_pingpong_wrzec_187                             |    48|
|239   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_597                         |    48|
|240   |      weight_buffer0_20_3_U                |intra_pingpong_wrzec_188                             |    48|
|241   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_596                         |    48|
|242   |      weight_buffer0_21_0_U                |intra_pingpong_wrzec_189                             |    48|
|243   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_595                         |    48|
|244   |      weight_buffer0_21_1_U                |intra_pingpong_wrzec_190                             |    48|
|245   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_594                         |    48|
|246   |      weight_buffer0_21_2_U                |intra_pingpong_wrzec_191                             |    48|
|247   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_593                         |    48|
|248   |      weight_buffer0_21_3_U                |intra_pingpong_wrzec_192                             |    48|
|249   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_592                         |    48|
|250   |      weight_buffer0_22_0_U                |intra_pingpong_wrzec_193                             |    48|
|251   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_591                         |    48|
|252   |      weight_buffer0_22_1_U                |intra_pingpong_wrzec_194                             |    48|
|253   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_590                         |    48|
|254   |      weight_buffer0_22_2_U                |intra_pingpong_wrzec_195                             |    48|
|255   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_589                         |    48|
|256   |      weight_buffer0_22_3_U                |intra_pingpong_wrzec_196                             |    48|
|257   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_588                         |    48|
|258   |      weight_buffer0_23_0_U                |intra_pingpong_wrzec_197                             |    48|
|259   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_587                         |    48|
|260   |      weight_buffer0_23_1_U                |intra_pingpong_wrzec_198                             |    48|
|261   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_586                         |    48|
|262   |      weight_buffer0_23_2_U                |intra_pingpong_wrzec_199                             |    48|
|263   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_585                         |    48|
|264   |      weight_buffer0_23_3_U                |intra_pingpong_wrzec_200                             |    48|
|265   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_584                         |    48|
|266   |      weight_buffer0_24_0_U                |intra_pingpong_wrzec_201                             |    48|
|267   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_583                         |    48|
|268   |      weight_buffer0_24_1_U                |intra_pingpong_wrzec_202                             |    48|
|269   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_582                         |    48|
|270   |      weight_buffer0_24_2_U                |intra_pingpong_wrzec_203                             |    48|
|271   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_581                         |    48|
|272   |      weight_buffer0_24_3_U                |intra_pingpong_wrzec_204                             |    48|
|273   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_580                         |    48|
|274   |      weight_buffer0_25_0_U                |intra_pingpong_wrzec_205                             |    48|
|275   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_579                         |    48|
|276   |      weight_buffer0_25_1_U                |intra_pingpong_wrzec_206                             |    48|
|277   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_578                         |    48|
|278   |      weight_buffer0_25_2_U                |intra_pingpong_wrzec_207                             |    48|
|279   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_577                         |    48|
|280   |      weight_buffer0_25_3_U                |intra_pingpong_wrzec_208                             |    48|
|281   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_576                         |    48|
|282   |      weight_buffer0_26_0_U                |intra_pingpong_wrzec_209                             |    48|
|283   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_575                         |    48|
|284   |      weight_buffer0_26_1_U                |intra_pingpong_wrzec_210                             |    48|
|285   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_574                         |    48|
|286   |      weight_buffer0_26_2_U                |intra_pingpong_wrzec_211                             |    48|
|287   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_573                         |    48|
|288   |      weight_buffer0_26_3_U                |intra_pingpong_wrzec_212                             |    48|
|289   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_572                         |    48|
|290   |      weight_buffer0_27_0_U                |intra_pingpong_wrzec_213                             |    48|
|291   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_571                         |    48|
|292   |      weight_buffer0_27_1_U                |intra_pingpong_wrzec_214                             |    48|
|293   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_570                         |    48|
|294   |      weight_buffer0_27_2_U                |intra_pingpong_wrzec_215                             |    48|
|295   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_569                         |    48|
|296   |      weight_buffer0_27_3_U                |intra_pingpong_wrzec_216                             |    48|
|297   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_568                         |    48|
|298   |      weight_buffer0_28_0_U                |intra_pingpong_wrzec_217                             |    48|
|299   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_567                         |    48|
|300   |      weight_buffer0_28_1_U                |intra_pingpong_wrzec_218                             |    48|
|301   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_566                         |    48|
|302   |      weight_buffer0_28_2_U                |intra_pingpong_wrzec_219                             |    48|
|303   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_565                         |    48|
|304   |      weight_buffer0_28_3_U                |intra_pingpong_wrzec_220                             |    48|
|305   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_564                         |    48|
|306   |      weight_buffer0_29_0_U                |intra_pingpong_wrzec_221                             |    48|
|307   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_563                         |    48|
|308   |      weight_buffer0_29_1_U                |intra_pingpong_wrzec_222                             |    48|
|309   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_562                         |    48|
|310   |      weight_buffer0_29_2_U                |intra_pingpong_wrzec_223                             |    48|
|311   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_561                         |    48|
|312   |      weight_buffer0_29_3_U                |intra_pingpong_wrzec_224                             |    48|
|313   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_560                         |    48|
|314   |      weight_buffer0_2_0_U                 |intra_pingpong_wrzec_225                             |    48|
|315   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_559                         |    48|
|316   |      weight_buffer0_2_1_U                 |intra_pingpong_wrzec_226                             |    48|
|317   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_558                         |    48|
|318   |      weight_buffer0_2_2_U                 |intra_pingpong_wrzec_227                             |    48|
|319   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_557                         |    48|
|320   |      weight_buffer0_2_3_U                 |intra_pingpong_wrzec_228                             |    48|
|321   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_556                         |    48|
|322   |      weight_buffer0_30_0_U                |intra_pingpong_wrzec_229                             |    48|
|323   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_555                         |    48|
|324   |      weight_buffer0_30_1_U                |intra_pingpong_wrzec_230                             |    48|
|325   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_554                         |    48|
|326   |      weight_buffer0_30_2_U                |intra_pingpong_wrzec_231                             |    48|
|327   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_553                         |    48|
|328   |      weight_buffer0_30_3_U                |intra_pingpong_wrzec_232                             |    48|
|329   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_552                         |    48|
|330   |      weight_buffer0_31_0_U                |intra_pingpong_wrzec_233                             |    48|
|331   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_551                         |    48|
|332   |      weight_buffer0_31_1_U                |intra_pingpong_wrzec_234                             |    48|
|333   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_550                         |    48|
|334   |      weight_buffer0_31_2_U                |intra_pingpong_wrzec_235                             |    48|
|335   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_549                         |    48|
|336   |      weight_buffer0_31_3_U                |intra_pingpong_wrzec_236                             |    49|
|337   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_548                         |    49|
|338   |      weight_buffer0_3_0_U                 |intra_pingpong_wrzec_237                             |    48|
|339   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_547                         |    48|
|340   |      weight_buffer0_3_1_U                 |intra_pingpong_wrzec_238                             |    48|
|341   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_546                         |    48|
|342   |      weight_buffer0_3_2_U                 |intra_pingpong_wrzec_239                             |    48|
|343   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_545                         |    48|
|344   |      weight_buffer0_3_3_U                 |intra_pingpong_wrzec_240                             |    48|
|345   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_544                         |    48|
|346   |      weight_buffer0_4_0_U                 |intra_pingpong_wrzec_241                             |    48|
|347   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_543                         |    48|
|348   |      weight_buffer0_4_1_U                 |intra_pingpong_wrzec_242                             |    48|
|349   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_542                         |    48|
|350   |      weight_buffer0_4_2_U                 |intra_pingpong_wrzec_243                             |    48|
|351   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_541                         |    48|
|352   |      weight_buffer0_4_3_U                 |intra_pingpong_wrzec_244                             |    48|
|353   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_540                         |    48|
|354   |      weight_buffer0_5_0_U                 |intra_pingpong_wrzec_245                             |    48|
|355   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_539                         |    48|
|356   |      weight_buffer0_5_1_U                 |intra_pingpong_wrzec_246                             |    48|
|357   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_538                         |    48|
|358   |      weight_buffer0_5_2_U                 |intra_pingpong_wrzec_247                             |    48|
|359   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_537                         |    48|
|360   |      weight_buffer0_5_3_U                 |intra_pingpong_wrzec_248                             |    48|
|361   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_536                         |    48|
|362   |      weight_buffer0_6_0_U                 |intra_pingpong_wrzec_249                             |    48|
|363   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_535                         |    48|
|364   |      weight_buffer0_6_1_U                 |intra_pingpong_wrzec_250                             |    48|
|365   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_534                         |    48|
|366   |      weight_buffer0_6_2_U                 |intra_pingpong_wrzec_251                             |    48|
|367   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_533                         |    48|
|368   |      weight_buffer0_6_3_U                 |intra_pingpong_wrzec_252                             |    48|
|369   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_532                         |    48|
|370   |      weight_buffer0_7_0_U                 |intra_pingpong_wrzec_253                             |    48|
|371   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_531                         |    48|
|372   |      weight_buffer0_7_1_U                 |intra_pingpong_wrzec_254                             |    48|
|373   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_530                         |    48|
|374   |      weight_buffer0_7_2_U                 |intra_pingpong_wrzec_255                             |    48|
|375   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_529                         |    48|
|376   |      weight_buffer0_7_3_U                 |intra_pingpong_wrzec_256                             |    48|
|377   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_528                         |    48|
|378   |      weight_buffer0_8_0_U                 |intra_pingpong_wrzec_257                             |    48|
|379   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_527                         |    48|
|380   |      weight_buffer0_8_1_U                 |intra_pingpong_wrzec_258                             |    48|
|381   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_526                         |    48|
|382   |      weight_buffer0_8_2_U                 |intra_pingpong_wrzec_259                             |    48|
|383   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_525                         |    48|
|384   |      weight_buffer0_8_3_U                 |intra_pingpong_wrzec_260                             |    48|
|385   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_524                         |    48|
|386   |      weight_buffer0_9_0_U                 |intra_pingpong_wrzec_261                             |    48|
|387   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_523                         |    48|
|388   |      weight_buffer0_9_1_U                 |intra_pingpong_wrzec_262                             |    48|
|389   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_522                         |    48|
|390   |      weight_buffer0_9_2_U                 |intra_pingpong_wrzec_263                             |    48|
|391   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_521                         |    48|
|392   |      weight_buffer0_9_3_U                 |intra_pingpong_wrzec_264                             |    48|
|393   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_520                         |    48|
|394   |      weight_buffer1_0_0_U                 |intra_pingpong_wrzec_265                             |    32|
|395   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_519                         |    32|
|396   |      weight_buffer1_0_1_U                 |intra_pingpong_wrzec_266                             |    32|
|397   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_518                         |    32|
|398   |      weight_buffer1_0_2_U                 |intra_pingpong_wrzec_267                             |    32|
|399   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_517                         |    32|
|400   |      weight_buffer1_0_3_U                 |intra_pingpong_wrzec_268                             |    32|
|401   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_516                         |    32|
|402   |      weight_buffer1_10_0_U                |intra_pingpong_wrzec_269                             |    32|
|403   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_515                         |    32|
|404   |      weight_buffer1_10_1_U                |intra_pingpong_wrzec_270                             |    32|
|405   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_514                         |    32|
|406   |      weight_buffer1_10_2_U                |intra_pingpong_wrzec_271                             |    32|
|407   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_513                         |    32|
|408   |      weight_buffer1_10_3_U                |intra_pingpong_wrzec_272                             |    32|
|409   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_512                         |    32|
|410   |      weight_buffer1_11_0_U                |intra_pingpong_wrzec_273                             |    32|
|411   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_511                         |    32|
|412   |      weight_buffer1_11_1_U                |intra_pingpong_wrzec_274                             |    32|
|413   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_510                         |    32|
|414   |      weight_buffer1_11_2_U                |intra_pingpong_wrzec_275                             |    32|
|415   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_509                         |    32|
|416   |      weight_buffer1_11_3_U                |intra_pingpong_wrzec_276                             |    32|
|417   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_508                         |    32|
|418   |      weight_buffer1_12_0_U                |intra_pingpong_wrzec_277                             |    32|
|419   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_507                         |    32|
|420   |      weight_buffer1_12_1_U                |intra_pingpong_wrzec_278                             |    32|
|421   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_506                         |    32|
|422   |      weight_buffer1_12_2_U                |intra_pingpong_wrzec_279                             |    32|
|423   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_505                         |    32|
|424   |      weight_buffer1_12_3_U                |intra_pingpong_wrzec_280                             |    32|
|425   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_504                         |    32|
|426   |      weight_buffer1_13_0_U                |intra_pingpong_wrzec_281                             |    32|
|427   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_503                         |    32|
|428   |      weight_buffer1_13_1_U                |intra_pingpong_wrzec_282                             |    32|
|429   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_502                         |    32|
|430   |      weight_buffer1_13_2_U                |intra_pingpong_wrzec_283                             |    32|
|431   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_501                         |    32|
|432   |      weight_buffer1_13_3_U                |intra_pingpong_wrzec_284                             |    32|
|433   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_500                         |    32|
|434   |      weight_buffer1_14_0_U                |intra_pingpong_wrzec_285                             |    32|
|435   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_499                         |    32|
|436   |      weight_buffer1_14_1_U                |intra_pingpong_wrzec_286                             |    32|
|437   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_498                         |    32|
|438   |      weight_buffer1_14_2_U                |intra_pingpong_wrzec_287                             |    32|
|439   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_497                         |    32|
|440   |      weight_buffer1_14_3_U                |intra_pingpong_wrzec_288                             |    32|
|441   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_496                         |    32|
|442   |      weight_buffer1_15_0_U                |intra_pingpong_wrzec_289                             |    32|
|443   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_495                         |    32|
|444   |      weight_buffer1_15_1_U                |intra_pingpong_wrzec_290                             |    32|
|445   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_494                         |    32|
|446   |      weight_buffer1_15_2_U                |intra_pingpong_wrzec_291                             |    32|
|447   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_493                         |    32|
|448   |      weight_buffer1_15_3_U                |intra_pingpong_wrzec_292                             |    32|
|449   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_492                         |    32|
|450   |      weight_buffer1_16_0_U                |intra_pingpong_wrzec_293                             |    32|
|451   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_491                         |    32|
|452   |      weight_buffer1_16_1_U                |intra_pingpong_wrzec_294                             |    32|
|453   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_490                         |    32|
|454   |      weight_buffer1_16_2_U                |intra_pingpong_wrzec_295                             |    32|
|455   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_489                         |    32|
|456   |      weight_buffer1_16_3_U                |intra_pingpong_wrzec_296                             |    32|
|457   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_488                         |    32|
|458   |      weight_buffer1_17_0_U                |intra_pingpong_wrzec_297                             |    32|
|459   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_487                         |    32|
|460   |      weight_buffer1_17_1_U                |intra_pingpong_wrzec_298                             |    32|
|461   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_486                         |    32|
|462   |      weight_buffer1_17_2_U                |intra_pingpong_wrzec_299                             |    32|
|463   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_485                         |    32|
|464   |      weight_buffer1_17_3_U                |intra_pingpong_wrzec_300                             |    32|
|465   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_484                         |    32|
|466   |      weight_buffer1_18_0_U                |intra_pingpong_wrzec_301                             |    32|
|467   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_483                         |    32|
|468   |      weight_buffer1_18_1_U                |intra_pingpong_wrzec_302                             |    32|
|469   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_482                         |    32|
|470   |      weight_buffer1_18_2_U                |intra_pingpong_wrzec_303                             |    32|
|471   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_481                         |    32|
|472   |      weight_buffer1_18_3_U                |intra_pingpong_wrzec_304                             |    32|
|473   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_480                         |    32|
|474   |      weight_buffer1_19_0_U                |intra_pingpong_wrzec_305                             |    32|
|475   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_479                         |    32|
|476   |      weight_buffer1_19_1_U                |intra_pingpong_wrzec_306                             |    32|
|477   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_478                         |    32|
|478   |      weight_buffer1_19_2_U                |intra_pingpong_wrzec_307                             |    32|
|479   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_477                         |    32|
|480   |      weight_buffer1_19_3_U                |intra_pingpong_wrzec_308                             |    32|
|481   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_476                         |    32|
|482   |      weight_buffer1_1_0_U                 |intra_pingpong_wrzec_309                             |    32|
|483   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_475                         |    32|
|484   |      weight_buffer1_1_1_U                 |intra_pingpong_wrzec_310                             |    32|
|485   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_474                         |    32|
|486   |      weight_buffer1_1_2_U                 |intra_pingpong_wrzec_311                             |    32|
|487   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_473                         |    32|
|488   |      weight_buffer1_1_3_U                 |intra_pingpong_wrzec_312                             |    32|
|489   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_472                         |    32|
|490   |      weight_buffer1_20_0_U                |intra_pingpong_wrzec_313                             |    32|
|491   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_471                         |    32|
|492   |      weight_buffer1_20_1_U                |intra_pingpong_wrzec_314                             |    32|
|493   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_470                         |    32|
|494   |      weight_buffer1_20_2_U                |intra_pingpong_wrzec_315                             |    32|
|495   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_469                         |    32|
|496   |      weight_buffer1_20_3_U                |intra_pingpong_wrzec_316                             |    32|
|497   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_468                         |    32|
|498   |      weight_buffer1_21_0_U                |intra_pingpong_wrzec_317                             |    32|
|499   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_467                         |    32|
|500   |      weight_buffer1_21_1_U                |intra_pingpong_wrzec_318                             |    32|
|501   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_466                         |    32|
|502   |      weight_buffer1_21_2_U                |intra_pingpong_wrzec_319                             |    32|
|503   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_465                         |    32|
|504   |      weight_buffer1_21_3_U                |intra_pingpong_wrzec_320                             |    32|
|505   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_464                         |    32|
|506   |      weight_buffer1_22_0_U                |intra_pingpong_wrzec_321                             |    32|
|507   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_463                         |    32|
|508   |      weight_buffer1_22_1_U                |intra_pingpong_wrzec_322                             |    32|
|509   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_462                         |    32|
|510   |      weight_buffer1_22_2_U                |intra_pingpong_wrzec_323                             |    32|
|511   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_461                         |    32|
|512   |      weight_buffer1_22_3_U                |intra_pingpong_wrzec_324                             |    32|
|513   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_460                         |    32|
|514   |      weight_buffer1_23_0_U                |intra_pingpong_wrzec_325                             |    32|
|515   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_459                         |    32|
|516   |      weight_buffer1_23_1_U                |intra_pingpong_wrzec_326                             |    32|
|517   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_458                         |    32|
|518   |      weight_buffer1_23_2_U                |intra_pingpong_wrzec_327                             |    32|
|519   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_457                         |    32|
|520   |      weight_buffer1_23_3_U                |intra_pingpong_wrzec_328                             |    32|
|521   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_456                         |    32|
|522   |      weight_buffer1_24_0_U                |intra_pingpong_wrzec_329                             |    32|
|523   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_455                         |    32|
|524   |      weight_buffer1_24_1_U                |intra_pingpong_wrzec_330                             |    32|
|525   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_454                         |    32|
|526   |      weight_buffer1_24_2_U                |intra_pingpong_wrzec_331                             |    32|
|527   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_453                         |    32|
|528   |      weight_buffer1_24_3_U                |intra_pingpong_wrzec_332                             |    32|
|529   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_452                         |    32|
|530   |      weight_buffer1_25_0_U                |intra_pingpong_wrzec_333                             |    32|
|531   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_451                         |    32|
|532   |      weight_buffer1_25_1_U                |intra_pingpong_wrzec_334                             |    32|
|533   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_450                         |    32|
|534   |      weight_buffer1_25_2_U                |intra_pingpong_wrzec_335                             |    32|
|535   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_449                         |    32|
|536   |      weight_buffer1_25_3_U                |intra_pingpong_wrzec_336                             |    32|
|537   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_448                         |    32|
|538   |      weight_buffer1_26_0_U                |intra_pingpong_wrzec_337                             |    32|
|539   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_447                         |    32|
|540   |      weight_buffer1_26_1_U                |intra_pingpong_wrzec_338                             |    32|
|541   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_446                         |    32|
|542   |      weight_buffer1_26_2_U                |intra_pingpong_wrzec_339                             |    32|
|543   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_445                         |    32|
|544   |      weight_buffer1_26_3_U                |intra_pingpong_wrzec_340                             |    32|
|545   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_444                         |    32|
|546   |      weight_buffer1_27_0_U                |intra_pingpong_wrzec_341                             |    32|
|547   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_443                         |    32|
|548   |      weight_buffer1_27_1_U                |intra_pingpong_wrzec_342                             |    32|
|549   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_442                         |    32|
|550   |      weight_buffer1_27_2_U                |intra_pingpong_wrzec_343                             |    32|
|551   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_441                         |    32|
|552   |      weight_buffer1_27_3_U                |intra_pingpong_wrzec_344                             |    32|
|553   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_440                         |    32|
|554   |      weight_buffer1_28_0_U                |intra_pingpong_wrzec_345                             |    32|
|555   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_439                         |    32|
|556   |      weight_buffer1_28_1_U                |intra_pingpong_wrzec_346                             |    32|
|557   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_438                         |    32|
|558   |      weight_buffer1_28_2_U                |intra_pingpong_wrzec_347                             |    32|
|559   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_437                         |    32|
|560   |      weight_buffer1_28_3_U                |intra_pingpong_wrzec_348                             |    32|
|561   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_436                         |    32|
|562   |      weight_buffer1_29_0_U                |intra_pingpong_wrzec_349                             |    32|
|563   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_435                         |    32|
|564   |      weight_buffer1_29_1_U                |intra_pingpong_wrzec_350                             |    32|
|565   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_434                         |    32|
|566   |      weight_buffer1_29_2_U                |intra_pingpong_wrzec_351                             |    32|
|567   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_433                         |    32|
|568   |      weight_buffer1_29_3_U                |intra_pingpong_wrzec_352                             |    32|
|569   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_432                         |    32|
|570   |      weight_buffer1_2_0_U                 |intra_pingpong_wrzec_353                             |    32|
|571   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_431                         |    32|
|572   |      weight_buffer1_2_1_U                 |intra_pingpong_wrzec_354                             |    32|
|573   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_430                         |    32|
|574   |      weight_buffer1_2_2_U                 |intra_pingpong_wrzec_355                             |    32|
|575   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_429                         |    32|
|576   |      weight_buffer1_2_3_U                 |intra_pingpong_wrzec_356                             |    32|
|577   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_428                         |    32|
|578   |      weight_buffer1_30_0_U                |intra_pingpong_wrzec_357                             |    32|
|579   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_427                         |    32|
|580   |      weight_buffer1_30_1_U                |intra_pingpong_wrzec_358                             |    32|
|581   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_426                         |    32|
|582   |      weight_buffer1_30_2_U                |intra_pingpong_wrzec_359                             |    32|
|583   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_425                         |    32|
|584   |      weight_buffer1_30_3_U                |intra_pingpong_wrzec_360                             |    32|
|585   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_424                         |    32|
|586   |      weight_buffer1_31_0_U                |intra_pingpong_wrzec_361                             |    32|
|587   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_423                         |    32|
|588   |      weight_buffer1_31_1_U                |intra_pingpong_wrzec_362                             |    32|
|589   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_422                         |    32|
|590   |      weight_buffer1_31_2_U                |intra_pingpong_wrzec_363                             |    32|
|591   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_421                         |    32|
|592   |      weight_buffer1_31_3_U                |intra_pingpong_wrzec_364                             |    32|
|593   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_420                         |    32|
|594   |      weight_buffer1_3_0_U                 |intra_pingpong_wrzec_365                             |    32|
|595   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_419                         |    32|
|596   |      weight_buffer1_3_1_U                 |intra_pingpong_wrzec_366                             |    32|
|597   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_418                         |    32|
|598   |      weight_buffer1_3_2_U                 |intra_pingpong_wrzec_367                             |    32|
|599   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_417                         |    32|
|600   |      weight_buffer1_3_3_U                 |intra_pingpong_wrzec_368                             |    32|
|601   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_416                         |    32|
|602   |      weight_buffer1_4_0_U                 |intra_pingpong_wrzec_369                             |    32|
|603   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_415                         |    32|
|604   |      weight_buffer1_4_1_U                 |intra_pingpong_wrzec_370                             |    32|
|605   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_414                         |    32|
|606   |      weight_buffer1_4_2_U                 |intra_pingpong_wrzec_371                             |    32|
|607   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_413                         |    32|
|608   |      weight_buffer1_4_3_U                 |intra_pingpong_wrzec_372                             |    32|
|609   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_412                         |    32|
|610   |      weight_buffer1_5_0_U                 |intra_pingpong_wrzec_373                             |    32|
|611   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_411                         |    32|
|612   |      weight_buffer1_5_1_U                 |intra_pingpong_wrzec_374                             |    32|
|613   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_410                         |    32|
|614   |      weight_buffer1_5_2_U                 |intra_pingpong_wrzec_375                             |    32|
|615   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_409                         |    32|
|616   |      weight_buffer1_5_3_U                 |intra_pingpong_wrzec_376                             |    32|
|617   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_408                         |    32|
|618   |      weight_buffer1_6_0_U                 |intra_pingpong_wrzec_377                             |    32|
|619   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_407                         |    32|
|620   |      weight_buffer1_6_1_U                 |intra_pingpong_wrzec_378                             |    32|
|621   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_406                         |    32|
|622   |      weight_buffer1_6_2_U                 |intra_pingpong_wrzec_379                             |    32|
|623   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_405                         |    32|
|624   |      weight_buffer1_6_3_U                 |intra_pingpong_wrzec_380                             |    32|
|625   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_404                         |    32|
|626   |      weight_buffer1_7_0_U                 |intra_pingpong_wrzec_381                             |    32|
|627   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_403                         |    32|
|628   |      weight_buffer1_7_1_U                 |intra_pingpong_wrzec_382                             |    32|
|629   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_402                         |    32|
|630   |      weight_buffer1_7_2_U                 |intra_pingpong_wrzec_383                             |    32|
|631   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_401                         |    32|
|632   |      weight_buffer1_7_3_U                 |intra_pingpong_wrzec_384                             |    32|
|633   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_400                         |    32|
|634   |      weight_buffer1_8_0_U                 |intra_pingpong_wrzec_385                             |    32|
|635   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_399                         |    32|
|636   |      weight_buffer1_8_1_U                 |intra_pingpong_wrzec_386                             |    32|
|637   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_398                         |    32|
|638   |      weight_buffer1_8_2_U                 |intra_pingpong_wrzec_387                             |    32|
|639   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_397                         |    32|
|640   |      weight_buffer1_8_3_U                 |intra_pingpong_wrzec_388                             |    32|
|641   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_396                         |    32|
|642   |      weight_buffer1_9_0_U                 |intra_pingpong_wrzec_389                             |    32|
|643   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_395                         |    32|
|644   |      weight_buffer1_9_1_U                 |intra_pingpong_wrzec_390                             |    32|
|645   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_394                         |    32|
|646   |      weight_buffer1_9_2_U                 |intra_pingpong_wrzec_391                             |    32|
|647   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram_393                         |    32|
|648   |      weight_buffer1_9_3_U                 |intra_pingpong_wrzec_392                             |    32|
|649   |        intra_pingpong_wrzec_ram_U         |intra_pingpong_wrzec_ram                             |    32|
|650   |    grp_write_back_output_re_fu_2003       |write_back_output_re                                 |  4098|
|651   |      YOLO2_FPGA_mac_mueRU_U1076           |YOLO2_FPGA_mac_mueRU                                 |     2|
|652   |        YOLO2_FPGA_mac_mueRU_DSP48_11_U    |YOLO2_FPGA_mac_mueRU_DSP48_11                        |     2|
|653   |      YOLO2_FPGA_mac_mueSV_U1077           |YOLO2_FPGA_mac_mueSV                                 |   161|
|654   |        YOLO2_FPGA_mac_mueSV_DSP48_12_U    |YOLO2_FPGA_mac_mueSV_DSP48_12                        |   161|
|655   |      grp_mmcpy_outputpixel_fu_463         |mmcpy_outputpixel                                    |   372|
|656   |        grp_mmcpy_outputport1_fu_142       |mmcpy_outputport1                                    |   174|
|657   |        grp_mmcpy_outputport_fu_124        |mmcpy_outputport                                     |   192|
|658   |      grp_outputpixel2buf_fu_367           |outputpixel2buf                                      |  2818|
|659   |        YOLO2_FPGA_mac_murcU_U996          |YOLO2_FPGA_mac_murcU                                 |    52|
|660   |          YOLO2_FPGA_mac_murcU_DSP48_6_U   |YOLO2_FPGA_mac_murcU_DSP48_6                         |    52|
|661   |        YOLO2_FPGA_mux_32eLT_U995          |YOLO2_FPGA_mux_32eLT                                 |   928|
|662   |      output_tmp00_U                       |write_back_outputeMU                                 |     1|
|663   |        write_back_outputeMU_ram_U         |write_back_outputeMU_ram_130                         |     1|
|664   |      output_tmp01_U                       |write_back_outputeMU_125                             |     1|
|665   |        write_back_outputeMU_ram_U         |write_back_outputeMU_ram_129                         |     1|
|666   |      output_tmp10_U                       |write_back_outputeMU_126                             |    33|
|667   |        write_back_outputeMU_ram_U         |write_back_outputeMU_ram_128                         |    33|
|668   |      output_tmp11_U                       |write_back_outputeMU_127                             |    33|
|669   |        write_back_outputeMU_ram_U         |write_back_outputeMU_ram                             |    33|
|670   |    output_buffer1_0_U                     |YOLO2_FPGA_outputeUV                                 |     1|
|671   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_124                         |     1|
|672   |    output_buffer1_10_U                    |YOLO2_FPGA_outputeYW                                 |     1|
|673   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_123                         |     1|
|674   |    output_buffer1_11_U                    |YOLO2_FPGA_outputeYW_1                               |     1|
|675   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_122                         |     1|
|676   |    output_buffer1_12_U                    |YOLO2_FPGA_outputeYW_2                               |     1|
|677   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_121                         |     1|
|678   |    output_buffer1_13_U                    |YOLO2_FPGA_outputeYW_3                               |     1|
|679   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_120                         |     1|
|680   |    output_buffer1_14_U                    |YOLO2_FPGA_outputeYW_4                               |     1|
|681   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_119                         |     1|
|682   |    output_buffer1_15_U                    |YOLO2_FPGA_outputeYW_5                               |     1|
|683   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_118                         |     1|
|684   |    output_buffer1_16_U                    |YOLO2_FPGA_outputeYW_6                               |     1|
|685   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_117                         |     1|
|686   |    output_buffer1_17_U                    |YOLO2_FPGA_outputeYW_7                               |     1|
|687   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_116                         |     1|
|688   |    output_buffer1_18_U                    |YOLO2_FPGA_outputeYW_8                               |     1|
|689   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_115                         |     1|
|690   |    output_buffer1_19_U                    |YOLO2_FPGA_outputeYW_9                               |     1|
|691   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_114                         |     1|
|692   |    output_buffer1_1_U                     |YOLO2_FPGA_outputeUV_10                              |     1|
|693   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_113                         |     1|
|694   |    output_buffer1_20_U                    |YOLO2_FPGA_outputeYW_11                              |     1|
|695   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_112                         |     1|
|696   |    output_buffer1_21_U                    |YOLO2_FPGA_outputeYW_12                              |    14|
|697   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_111                         |    14|
|698   |    output_buffer1_22_U                    |YOLO2_FPGA_outputeYW_13                              |     1|
|699   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_110                         |     1|
|700   |    output_buffer1_23_U                    |YOLO2_FPGA_outputeYW_14                              |    33|
|701   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_109                         |    33|
|702   |    output_buffer1_24_U                    |YOLO2_FPGA_outputeYW_15                              |     1|
|703   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_108                         |     1|
|704   |    output_buffer1_25_U                    |YOLO2_FPGA_outputeYW_16                              |    33|
|705   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_107                         |    33|
|706   |    output_buffer1_26_U                    |YOLO2_FPGA_outputeYW_17                              |    33|
|707   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_106                         |    33|
|708   |    output_buffer1_27_U                    |YOLO2_FPGA_outputeYW_18                              |    33|
|709   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_105                         |    33|
|710   |    output_buffer1_28_U                    |YOLO2_FPGA_outputeYW_19                              |    33|
|711   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_104                         |    33|
|712   |    output_buffer1_29_U                    |YOLO2_FPGA_outputeYW_20                              |    33|
|713   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_103                         |    33|
|714   |    output_buffer1_2_U                     |YOLO2_FPGA_outputeUV_21                              |     1|
|715   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_102                         |     1|
|716   |    output_buffer1_30_U                    |YOLO2_FPGA_outputeYW_22                              |    33|
|717   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_101                         |    33|
|718   |    output_buffer1_31_U                    |YOLO2_FPGA_outputeYW_23                              |    33|
|719   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_100                         |    33|
|720   |    output_buffer1_3_U                     |YOLO2_FPGA_outputeUV_24                              |     1|
|721   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_99                          |     1|
|722   |    output_buffer1_4_U                     |YOLO2_FPGA_outputeYW_25                              |     1|
|723   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_98                          |     1|
|724   |    output_buffer1_5_U                     |YOLO2_FPGA_outputeYW_26                              |     1|
|725   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_97                          |     1|
|726   |    output_buffer1_6_U                     |YOLO2_FPGA_outputeYW_27                              |     1|
|727   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_96                          |     1|
|728   |    output_buffer1_7_U                     |YOLO2_FPGA_outputeYW_28                              |     1|
|729   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_95                          |     1|
|730   |    output_buffer1_8_U                     |YOLO2_FPGA_outputeYW_29                              |     1|
|731   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_94                          |     1|
|732   |    output_buffer1_9_U                     |YOLO2_FPGA_outputeYW_30                              |     1|
|733   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_93                          |     1|
|734   |    output_buffer_0_U                      |YOLO2_FPGA_outputeUV_31                              |    31|
|735   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_92                          |    31|
|736   |    output_buffer_10_U                     |YOLO2_FPGA_outputeYW_32                              |     7|
|737   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_91                          |     7|
|738   |    output_buffer_11_U                     |YOLO2_FPGA_outputeYW_33                              |     7|
|739   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_90                          |     7|
|740   |    output_buffer_12_U                     |YOLO2_FPGA_outputeYW_34                              |    31|
|741   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_89                          |    31|
|742   |    output_buffer_13_U                     |YOLO2_FPGA_outputeYW_35                              |    31|
|743   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_88                          |    31|
|744   |    output_buffer_14_U                     |YOLO2_FPGA_outputeYW_36                              |     7|
|745   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_87                          |     7|
|746   |    output_buffer_15_U                     |YOLO2_FPGA_outputeYW_37                              |    31|
|747   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_86                          |    31|
|748   |    output_buffer_16_U                     |YOLO2_FPGA_outputeYW_38                              |     7|
|749   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_85                          |     7|
|750   |    output_buffer_17_U                     |YOLO2_FPGA_outputeYW_39                              |     7|
|751   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_84                          |     7|
|752   |    output_buffer_18_U                     |YOLO2_FPGA_outputeYW_40                              |    31|
|753   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_83                          |    31|
|754   |    output_buffer_19_U                     |YOLO2_FPGA_outputeYW_41                              |    32|
|755   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_82                          |    32|
|756   |    output_buffer_1_U                      |YOLO2_FPGA_outputeUV_42                              |    31|
|757   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_81                          |    31|
|758   |    output_buffer_20_U                     |YOLO2_FPGA_outputeYW_43                              |     7|
|759   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_80                          |     7|
|760   |    output_buffer_21_U                     |YOLO2_FPGA_outputeYW_44                              |    49|
|761   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_79                          |    49|
|762   |    output_buffer_22_U                     |YOLO2_FPGA_outputeYW_45                              |    31|
|763   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_78                          |    31|
|764   |    output_buffer_23_U                     |YOLO2_FPGA_outputeYW_46                              |    31|
|765   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_77                          |    31|
|766   |    output_buffer_24_U                     |YOLO2_FPGA_outputeYW_47                              |    31|
|767   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_76                          |    31|
|768   |    output_buffer_25_U                     |YOLO2_FPGA_outputeYW_48                              |    31|
|769   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_75                          |    31|
|770   |    output_buffer_26_U                     |YOLO2_FPGA_outputeYW_49                              |     7|
|771   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_74                          |     7|
|772   |    output_buffer_27_U                     |YOLO2_FPGA_outputeYW_50                              |    31|
|773   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_73                          |    31|
|774   |    output_buffer_28_U                     |YOLO2_FPGA_outputeYW_51                              |     7|
|775   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_72                          |     7|
|776   |    output_buffer_29_U                     |YOLO2_FPGA_outputeYW_52                              |    31|
|777   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_71                          |    31|
|778   |    output_buffer_2_U                      |YOLO2_FPGA_outputeUV_53                              |    31|
|779   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram_70                          |    31|
|780   |    output_buffer_30_U                     |YOLO2_FPGA_outputeYW_54                              |     6|
|781   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_69                          |     6|
|782   |    output_buffer_31_U                     |YOLO2_FPGA_outputeYW_55                              |     6|
|783   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_68                          |     6|
|784   |    output_buffer_3_U                      |YOLO2_FPGA_outputeUV_56                              |    31|
|785   |      YOLO2_FPGA_outputeUV_ram_U           |YOLO2_FPGA_outputeUV_ram                             |    31|
|786   |    output_buffer_4_U                      |YOLO2_FPGA_outputeYW_57                              |    31|
|787   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_67                          |    31|
|788   |    output_buffer_5_U                      |YOLO2_FPGA_outputeYW_58                              |     7|
|789   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_66                          |     7|
|790   |    output_buffer_6_U                      |YOLO2_FPGA_outputeYW_59                              |    31|
|791   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_65                          |    31|
|792   |    output_buffer_7_U                      |YOLO2_FPGA_outputeYW_60                              |    31|
|793   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_64                          |    31|
|794   |    output_buffer_8_U                      |YOLO2_FPGA_outputeYW_61                              |    31|
|795   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram_63                          |    31|
|796   |    output_buffer_9_U                      |YOLO2_FPGA_outputeYW_62                              |    31|
|797   |      YOLO2_FPGA_outputeYW_ram_U           |YOLO2_FPGA_outputeYW_ram                             |    31|
+------+-------------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:45 ; elapsed = 00:05:16 . Memory (MB): peak = 1361.750 ; gain = 1009.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:04:42 . Memory (MB): peak = 1361.750 ; gain = 551.008
Synthesis Optimization Complete : Time (s): cpu = 00:04:45 ; elapsed = 00:05:17 . Memory (MB): peak = 1361.750 ; gain = 1009.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4608 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4608 instances

INFO: [Common 17-83] Releasing license: Synthesis
855 Infos, 430 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:07 ; elapsed = 00:05:39 . Memory (MB): peak = 1420.688 ; gain = 1079.441
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_YOLO2_FPGA_0_0_synth_1/design_1_YOLO2_FPGA_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.688 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.688 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/pro/Yolo_demo_vivado/Yolo_demo_vivado.srcs/sources_1/bd/design_1/ip/design_1_YOLO2_FPGA_0_0/design_1_YOLO2_FPGA_0_0.xci
INFO: [Coretcl 2-1174] Renamed 796 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_YOLO2_FPGA_0_0_synth_1/design_1_YOLO2_FPGA_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_YOLO2_FPGA_0_0_utilization_synth.rpt -pb design_1_YOLO2_FPGA_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1420.688 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 29 21:01:31 2021...
