# Reading pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:51 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:50:51 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/and_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/and_gate_32bit.v 
# -- Compiling module and_gate_32bit
# 
# Top level modules:
# 	and_gate_32bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/and_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/and_gate_1bit.v 
# -- Compiling module and_gate_1bit
# 
# Top level modules:
# 	and_gate_1bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/or_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/or_gate_1bit.v 
# -- Compiling module or_gate_1bit
# 
# Top level modules:
# 	or_gate_1bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/or_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/or_gate_32bit.v 
# -- Compiling module or_gate_32bit
# 
# Top level modules:
# 	or_gate_32bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/xor_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/xor_gate_1bit.v 
# -- Compiling module xor_gate_1bit
# 
# Top level modules:
# 	xor_gate_1bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/xor_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/xor_gate_32bit.v 
# -- Compiling module xor_gate_32bit
# 
# Top level modules:
# 	xor_gate_32bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/nor_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/nor_gate_1bit.v 
# -- Compiling module nor_gate_1bit
# 
# Top level modules:
# 	nor_gate_1bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/nor_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/nor_gate_32bit.v 
# -- Compiling module nor_gate_32bit
# 
# Top level modules:
# 	nor_gate_32bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/generate_propagate_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/generate_propagate_unit.v 
# -- Compiling module generate_propagate_unit
# 
# Top level modules:
# 	generate_propagate_unit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/cla_adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/cla_adder_4bit.v 
# -- Compiling module cla_adder_4bit
# 
# Top level modules:
# 	cla_adder_4bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/cla_adder_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/cla_adder_32bit.v 
# -- Compiling module cla_adder_32bit
# 
# Top level modules:
# 	cla_adder_32bit
# End time: 23:50:52 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/subtractor_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:52 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/subtractor_32bit.v 
# -- Compiling module subtractor_32bit
# 
# Top level modules:
# 	subtractor_32bit
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/less_than_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/less_than_32bit.v 
# -- Compiling module less_than_32bit
# 
# Top level modules:
# 	less_than_32bit
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/mod_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/mod_dp.v 
# -- Compiling module mod_dp
# 
# Top level modules:
# 	mod_dp
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/mod_cu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/mod_cu.v 
# -- Compiling module mod_cu
# 
# Top level modules:
# 	mod_cu
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/mod.v 
# -- Compiling module mod
# 
# Top level modules:
# 	mod
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/mux_8x1_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/mux_8x1_32bit.v 
# -- Compiling module mux_8x1_32bit
# 
# Top level modules:
# 	mux_8x1_32bit
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/mux_8x1_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/mux_8x1_1bit.v 
# -- Compiling module mux_8x1_1bit
# 
# Top level modules:
# 	mux_8x1_1bit
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/project2 {D:/project2/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:50:53 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project2" D:/project2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:50:53 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:50:53 on Dec 10,2023
# Loading work.testbench
# Loading work.alu
# Loading work.and_gate_32bit
# Loading work.and_gate_1bit
# Loading work.or_gate_32bit
# Loading work.or_gate_1bit
# Loading work.xor_gate_32bit
# Loading work.xor_gate_1bit
# Loading work.nor_gate_32bit
# Loading work.nor_gate_1bit
# Loading work.less_than_32bit
# Loading work.subtractor_32bit
# Loading work.cla_adder_32bit
# Loading work.cla_adder_4bit
# Loading work.generate_propagate_unit
# Loading work.mod
# Loading work.mod_dp
# Loading work.mod_cu
# Loading work.mux_8x1_32bit
# Loading work.mux_8x1_1bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# AND Test: A = ffffffff, B = aaaaaaaa, Result = aaaaaaaa
# OR Test: A = 55555555, B = aaaaaaaa, Result = ffffffff
# XOR Test: A = 55555555, B = aaaaaaaa, Result = ffffffff
# NOR Test: A = 00000000, B = 00000000, Result = ffffffff
# ADD Test: A = 12345678, B = 87654321, Result = 99999999
# ADD Overflow Test: A = ffffffff, B = 00000001, Result = 00000000
# ADD Zero Test: A = 12345678, B = 00000000, Result = 12345678
# SUB Test (Simple): A = 00000005, B = 00000003, Result = 00000002
# SUB Test (Underflow): A = 00000000, B = 00000001, Result = ffffffff
# SUB Test (Large Numbers): A = 12345678, B = 87654321, Result = 8acf1357
# LESS THAN Test (A < B): A = 0000000a, B = 00000014, Result = 00000001
# LESS THAN Test (A > B): A = 00000019, B = 0000000f, Result = 00000000
# LESS THAN Test (A == B): A = 0000001e, B = 0000001e, Result = 00000000
# MOD Test (Basic): A = 00000022, B = 00000004, Result = 00000002
# MOD Test (Basic): A = 00000006, B = 00000010, Result = 00000006
# ** Note: $finish    : D:/project2/testbench.v(143)
#    Time: 740 ps  Iteration: 0  Instance: /testbench
# End time: 23:51:19 on Dec 10,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
