
tempomat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c37c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  0800c530  0800c530  0000d530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca44  0800ca44  0000e1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca44  0800ca44  0000da44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca4c  0800ca4c  0000e1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca4c  0800ca4c  0000da4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca50  0800ca50  0000da50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800ca54  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c0  200001e4  0800cc38  0000e1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000aa4  0800cc38  0000eaa4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a528  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003718  00000000  00000000  0002873c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002be58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001253  00000000  00000000  0002d5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c8d3  00000000  00000000  0002e823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b084  00000000  00000000  0005b0f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c628  00000000  00000000  0007617a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001827a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007884  00000000  00000000  001827e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0018a06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c514 	.word	0x0800c514

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800c514 	.word	0x0800c514

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <lcd_send_cmd>:

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup
//#define SLAVE_ADDRESS_LCD 0x70 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af02      	add	r7, sp, #8
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	f023 030f 	bic.w	r3, r3, #15
 8001050:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	011b      	lsls	r3, r3, #4
 8001056:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	f043 030c 	orr.w	r3, r3, #12
 800105e:	b2db      	uxtb	r3, r3
 8001060:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	f043 0308 	orr.w	r3, r3, #8
 8001068:	b2db      	uxtb	r3, r3
 800106a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 800106c:	7bbb      	ldrb	r3, [r7, #14]
 800106e:	f043 030c 	orr.w	r3, r3, #12
 8001072:	b2db      	uxtb	r3, r3
 8001074:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001076:	7bbb      	ldrb	r3, [r7, #14]
 8001078:	f043 0308 	orr.w	r3, r3, #8
 800107c:	b2db      	uxtb	r3, r3
 800107e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001080:	f107 0208 	add.w	r2, r7, #8
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	2304      	movs	r3, #4
 800108a:	214e      	movs	r1, #78	@ 0x4e
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <lcd_send_cmd+0x5c>)
 800108e:	f001 fe95 	bl	8002dbc <HAL_I2C_Master_Transmit>
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000200 	.word	0x20000200

080010a0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af02      	add	r7, sp, #8
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	f023 030f 	bic.w	r3, r3, #15
 80010b0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	f043 030d 	orr.w	r3, r3, #13
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	f043 0309 	orr.w	r3, r3, #9
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80010cc:	7bbb      	ldrb	r3, [r7, #14]
 80010ce:	f043 030d 	orr.w	r3, r3, #13
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80010d6:	7bbb      	ldrb	r3, [r7, #14]
 80010d8:	f043 0309 	orr.w	r3, r3, #9
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80010e0:	f107 0208 	add.w	r2, r7, #8
 80010e4:	2364      	movs	r3, #100	@ 0x64
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	2304      	movs	r3, #4
 80010ea:	214e      	movs	r1, #78	@ 0x4e
 80010ec:	4803      	ldr	r0, [pc, #12]	@ (80010fc <lcd_send_data+0x5c>)
 80010ee:	f001 fe65 	bl	8002dbc <HAL_I2C_Master_Transmit>
}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000200 	.word	0x20000200

08001100 <lcd_put_cur>:
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
}

void lcd_put_cur(int row, int col)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
    switch (row)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <lcd_put_cur+0x18>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d005      	beq.n	8001122 <lcd_put_cur+0x22>
 8001116:	e009      	b.n	800112c <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111e:	603b      	str	r3, [r7, #0]
            break;
 8001120:	e004      	b.n	800112c <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001128:	603b      	str	r3, [r7, #0]
            break;
 800112a:	bf00      	nop
    }

    lcd_send_cmd (col);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff85 	bl	8001040 <lcd_send_cmd>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <lcd_init>:


void lcd_init (void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001142:	2032      	movs	r0, #50	@ 0x32
 8001144:	f001 fa24 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001148:	2030      	movs	r0, #48	@ 0x30
 800114a:	f7ff ff79 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800114e:	2005      	movs	r0, #5
 8001150:	f001 fa1e 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001154:	2030      	movs	r0, #48	@ 0x30
 8001156:	f7ff ff73 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800115a:	2001      	movs	r0, #1
 800115c:	f001 fa18 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001160:	2030      	movs	r0, #48	@ 0x30
 8001162:	f7ff ff6d 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(10);
 8001166:	200a      	movs	r0, #10
 8001168:	f001 fa12 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800116c:	2020      	movs	r0, #32
 800116e:	f7ff ff67 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(10);
 8001172:	200a      	movs	r0, #10
 8001174:	f001 fa0c 	bl	8002590 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001178:	2028      	movs	r0, #40	@ 0x28
 800117a:	f7ff ff61 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 800117e:	2001      	movs	r0, #1
 8001180:	f001 fa06 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001184:	2008      	movs	r0, #8
 8001186:	f7ff ff5b 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 800118a:	2001      	movs	r0, #1
 800118c:	f001 fa00 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff ff55 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 8001196:	2001      	movs	r0, #1
 8001198:	f001 f9fa 	bl	8002590 <HAL_Delay>
	HAL_Delay(1);
 800119c:	2001      	movs	r0, #1
 800119e:	f001 f9f7 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80011a2:	2006      	movs	r0, #6
 80011a4:	f7ff ff4c 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 80011a8:	2001      	movs	r0, #1
 80011aa:	f001 f9f1 	bl	8002590 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80011ae:	200c      	movs	r0, #12
 80011b0:	f7ff ff46 	bl	8001040 <lcd_send_cmd>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	while (*str)
 80011c0:	e006      	b.n	80011d0 <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	1c5a      	adds	r2, r3, #1
 80011c6:	607a      	str	r2, [r7, #4]
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ff68 	bl	80010a0 <lcd_send_data>
	while (*str)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f4      	bne.n	80011c2 <lcd_send_string+0xa>
	}
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011e8:	b08a      	sub	sp, #40	@ 0x28
 80011ea:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ec:	f001 f95b 	bl	80024a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f0:	f000 f8d8 	bl	80013a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f4:	f000 fae6 	bl	80017c4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80011f8:	f000 f978 	bl	80014ec <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80011fc:	f000 fab4 	bl	8001768 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 8001200:	f000 f9a0 	bl	8001544 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001204:	f000 f9f2 	bl	80015ec <MX_TIM5_Init>
  MX_TIM6_Init();
 8001208:	f000 fa70 	bl	80016ec <MX_TIM6_Init>
  MX_I2C1_Init();
 800120c:	f000 f92e 	bl	800146c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001210:	213c      	movs	r1, #60	@ 0x3c
 8001212:	4853      	ldr	r0, [pc, #332]	@ (8001360 <main+0x17c>)
 8001214:	f004 f950 	bl	80054b8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001218:	4852      	ldr	r0, [pc, #328]	@ (8001364 <main+0x180>)
 800121a:	f003 fecf 	bl	8004fbc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800121e:	2104      	movs	r1, #4
 8001220:	4851      	ldr	r0, [pc, #324]	@ (8001368 <main+0x184>)
 8001222:	f003 ff9d 	bl	8005160 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&hlpuart1, &rx_char, 1);
 8001226:	2201      	movs	r2, #1
 8001228:	4950      	ldr	r1, [pc, #320]	@ (800136c <main+0x188>)
 800122a:	4851      	ldr	r0, [pc, #324]	@ (8001370 <main+0x18c>)
 800122c:	f005 fada 	bl	80067e4 <HAL_UART_Receive_IT>
  lcd_init ();
 8001230:	f7ff ff85 	bl	800113e <lcd_init>
  lcd_send_string ("Inicjalizacja ukladu");
 8001234:	484f      	ldr	r0, [pc, #316]	@ (8001374 <main+0x190>)
 8001236:	f7ff ffbf 	bl	80011b8 <lcd_send_string>
  HAL_Delay(100);
 800123a:	2064      	movs	r0, #100	@ 0x64
 800123c:	f001 f9a8 	bl	8002590 <HAL_Delay>
  lcd_put_cur(1, 0);
 8001240:	2100      	movs	r1, #0
 8001242:	2001      	movs	r0, #1
 8001244:	f7ff ff5c 	bl	8001100 <lcd_put_cur>
  lcd_send_string("Start");
 8001248:	484b      	ldr	r0, [pc, #300]	@ (8001378 <main+0x194>)
 800124a:	f7ff ffb5 	bl	80011b8 <lcd_send_string>
  HAL_Delay(2000);
 800124e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001252:	f001 f99d 	bl	8002590 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (telemetry_flag)
 8001256:	4b49      	ldr	r3, [pc, #292]	@ (800137c <main+0x198>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d052      	beq.n	8001304 <main+0x120>
    {
    	int len;
      telemetry_flag = 0;
 800125e:	4b47      	ldr	r3, [pc, #284]	@ (800137c <main+0x198>)
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]
      if (velocity_error<0)
 8001264:	4b46      	ldr	r3, [pc, #280]	@ (8001380 <main+0x19c>)
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800126e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001272:	d520      	bpl.n	80012b6 <main+0xd2>
    	  len = sprintf(uart_tx_buf, "V: % .2f rad/s, E: % .2f rad/s, Out: % .2fV\r\n",
 8001274:	4b43      	ldr	r3, [pc, #268]	@ (8001384 <main+0x1a0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f975 	bl	8000568 <__aeabi_f2d>
 800127e:	4680      	mov	r8, r0
 8001280:	4689      	mov	r9, r1
 8001282:	4b3f      	ldr	r3, [pc, #252]	@ (8001380 <main+0x19c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f96e 	bl	8000568 <__aeabi_f2d>
 800128c:	4604      	mov	r4, r0
 800128e:	460d      	mov	r5, r1
 8001290:	4b3d      	ldr	r3, [pc, #244]	@ (8001388 <main+0x1a4>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f967 	bl	8000568 <__aeabi_f2d>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012a2:	e9cd 4500 	strd	r4, r5, [sp]
 80012a6:	4642      	mov	r2, r8
 80012a8:	464b      	mov	r3, r9
 80012aa:	4938      	ldr	r1, [pc, #224]	@ (800138c <main+0x1a8>)
 80012ac:	4838      	ldr	r0, [pc, #224]	@ (8001390 <main+0x1ac>)
 80012ae:	f008 fb7b 	bl	80099a8 <siprintf>
 80012b2:	6178      	str	r0, [r7, #20]
 80012b4:	e01f      	b.n	80012f6 <main+0x112>
                               predk, velocity_error, pid_output);
      else
    	  len = sprintf(uart_tx_buf, "V: %.2f rad/s, E: +%.2f rad/s, Out: % .2fV\r\n",
 80012b6:	4b33      	ldr	r3, [pc, #204]	@ (8001384 <main+0x1a0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f954 	bl	8000568 <__aeabi_f2d>
 80012c0:	4680      	mov	r8, r0
 80012c2:	4689      	mov	r9, r1
 80012c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001380 <main+0x19c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f94d 	bl	8000568 <__aeabi_f2d>
 80012ce:	4604      	mov	r4, r0
 80012d0:	460d      	mov	r5, r1
 80012d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001388 <main+0x1a4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f946 	bl	8000568 <__aeabi_f2d>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012e4:	e9cd 4500 	strd	r4, r5, [sp]
 80012e8:	4642      	mov	r2, r8
 80012ea:	464b      	mov	r3, r9
 80012ec:	4929      	ldr	r1, [pc, #164]	@ (8001394 <main+0x1b0>)
 80012ee:	4828      	ldr	r0, [pc, #160]	@ (8001390 <main+0x1ac>)
 80012f0:	f008 fb5a 	bl	80099a8 <siprintf>
 80012f4:	6178      	str	r0, [r7, #20]
    	                                 predk, velocity_error, pid_output);

      HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_tx_buf, len, 100);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	2364      	movs	r3, #100	@ 0x64
 80012fc:	4924      	ldr	r1, [pc, #144]	@ (8001390 <main+0x1ac>)
 80012fe:	481c      	ldr	r0, [pc, #112]	@ (8001370 <main+0x18c>)
 8001300:	f005 f9dc 	bl	80066bc <HAL_UART_Transmit>
    }
    
    if (lcd_flag)
 8001304:	4b24      	ldr	r3, [pc, #144]	@ (8001398 <main+0x1b4>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0a4      	beq.n	8001256 <main+0x72>
    {
      lcd_flag = 0;
 800130c:	4b22      	ldr	r3, [pc, #136]	@ (8001398 <main+0x1b4>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
      char lcd_buf[17];
      
      lcd_put_cur(0, 0);
 8001312:	2100      	movs	r1, #0
 8001314:	2000      	movs	r0, #0
 8001316:	f7ff fef3 	bl	8001100 <lcd_put_cur>
      sprintf(lcd_buf, "V:%.2f rad/s  ", predk);
 800131a:	4b1a      	ldr	r3, [pc, #104]	@ (8001384 <main+0x1a0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f922 	bl	8000568 <__aeabi_f2d>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4638      	mov	r0, r7
 800132a:	491c      	ldr	r1, [pc, #112]	@ (800139c <main+0x1b8>)
 800132c:	f008 fb3c 	bl	80099a8 <siprintf>
      lcd_send_string(lcd_buf);
 8001330:	463b      	mov	r3, r7
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ff40 	bl	80011b8 <lcd_send_string>
      
      lcd_put_cur(1, 0);
 8001338:	2100      	movs	r1, #0
 800133a:	2001      	movs	r0, #1
 800133c:	f7ff fee0 	bl	8001100 <lcd_put_cur>
      sprintf(lcd_buf, "E:%.2f rad/s  ", velocity_error);
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <main+0x19c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f90f 	bl	8000568 <__aeabi_f2d>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4638      	mov	r0, r7
 8001350:	4913      	ldr	r1, [pc, #76]	@ (80013a0 <main+0x1bc>)
 8001352:	f008 fb29 	bl	80099a8 <siprintf>
      lcd_send_string(lcd_buf);
 8001356:	463b      	mov	r3, r7
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff2d 	bl	80011b8 <lcd_send_string>
    if (telemetry_flag)
 800135e:	e77a      	b.n	8001256 <main+0x72>
 8001360:	200002dc 	.word	0x200002dc
 8001364:	20000374 	.word	0x20000374
 8001368:	20000328 	.word	0x20000328
 800136c:	20000940 	.word	0x20000940
 8001370:	20000254 	.word	0x20000254
 8001374:	0800c530 	.word	0x0800c530
 8001378:	0800c548 	.word	0x0800c548
 800137c:	20000942 	.word	0x20000942
 8001380:	200008b4 	.word	0x200008b4
 8001384:	200008ac 	.word	0x200008ac
 8001388:	200008b8 	.word	0x200008b8
 800138c:	0800c550 	.word	0x0800c550
 8001390:	200008c8 	.word	0x200008c8
 8001394:	0800c580 	.word	0x0800c580
 8001398:	20000943 	.word	0x20000943
 800139c:	0800c5b0 	.word	0x0800c5b0
 80013a0:	0800c5c0 	.word	0x0800c5c0

080013a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b096      	sub	sp, #88	@ 0x58
 80013a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2244      	movs	r2, #68	@ 0x44
 80013b0:	2100      	movs	r1, #0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f008 fb5d 	bl	8009a72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b8:	463b      	mov	r3, r7
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
 80013c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013ca:	f002 fa11 	bl	80037f0 <HAL_PWREx_ControlVoltageScaling>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013d4:	f000 fcf6 	bl	8001dc4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013d8:	f002 f9ec 	bl	80037b4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013dc:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <SystemClock_Config+0xc4>)
 80013de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013e2:	4a21      	ldr	r2, [pc, #132]	@ (8001468 <SystemClock_Config+0xc4>)
 80013e4:	f023 0318 	bic.w	r3, r3, #24
 80013e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80013ec:	2314      	movs	r3, #20
 80013ee:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013fc:	2360      	movs	r3, #96	@ 0x60
 80013fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001400:	2302      	movs	r3, #2
 8001402:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001404:	2301      	movs	r3, #1
 8001406:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001408:	2301      	movs	r3, #1
 800140a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 800140c:	2347      	movs	r3, #71	@ 0x47
 800140e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001410:	2302      	movs	r3, #2
 8001412:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001414:	2302      	movs	r3, #2
 8001416:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8001418:	2306      	movs	r3, #6
 800141a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4618      	mov	r0, r3
 8001422:	f002 fa5b 	bl	80038dc <HAL_RCC_OscConfig>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800142c:	f000 fcca 	bl	8001dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001430:	230f      	movs	r3, #15
 8001432:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001434:	2303      	movs	r3, #3
 8001436:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800143c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001440:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001446:	463b      	mov	r3, r7
 8001448:	2102      	movs	r1, #2
 800144a:	4618      	mov	r0, r3
 800144c:	f002 fe60 	bl	8004110 <HAL_RCC_ClockConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001456:	f000 fcb5 	bl	8001dc4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800145a:	f003 fb79 	bl	8004b50 <HAL_RCCEx_EnableMSIPLLMode>
}
 800145e:	bf00      	nop
 8001460:	3758      	adds	r7, #88	@ 0x58
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40021000 	.word	0x40021000

0800146c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001470:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001472:	4a1c      	ldr	r2, [pc, #112]	@ (80014e4 <MX_I2C1_Init+0x78>)
 8001474:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00805B85;
 8001476:	4b1a      	ldr	r3, [pc, #104]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001478:	4a1b      	ldr	r2, [pc, #108]	@ (80014e8 <MX_I2C1_Init+0x7c>)
 800147a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800147c:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001482:	4b17      	ldr	r3, [pc, #92]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001484:	2201      	movs	r2, #1
 8001486:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001488:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800148e:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014a6:	480e      	ldr	r0, [pc, #56]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014a8:	f001 fbec 	bl	8002c84 <HAL_I2C_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014b2:	f000 fc87 	bl	8001dc4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014b6:	2100      	movs	r1, #0
 80014b8:	4809      	ldr	r0, [pc, #36]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014ba:	f001 ffb1 	bl	8003420 <HAL_I2CEx_ConfigAnalogFilter>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014c4:	f000 fc7e 	bl	8001dc4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014c8:	2100      	movs	r1, #0
 80014ca:	4805      	ldr	r0, [pc, #20]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014cc:	f001 fff3 	bl	80034b6 <HAL_I2CEx_ConfigDigitalFilter>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014d6:	f000 fc75 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000200 	.word	0x20000200
 80014e4:	40005400 	.word	0x40005400
 80014e8:	00805b85 	.word	0x00805b85

080014ec <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 80014f2:	4a13      	ldr	r2, [pc, #76]	@ (8001540 <MX_LPUART1_UART_Init+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80014f6:	4b11      	ldr	r3, [pc, #68]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 80014f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014fc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001504:	4b0d      	ldr	r3, [pc, #52]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800150a:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001510:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001512:	220c      	movs	r2, #12
 8001514:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 800152a:	f005 f879 	bl	8006620 <HAL_UART_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001534:	f000 fc46 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000254 	.word	0x20000254
 8001540:	40008000 	.word	0x40008000

08001544 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08c      	sub	sp, #48	@ 0x30
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800154a:	f107 030c 	add.w	r3, r7, #12
 800154e:	2224      	movs	r2, #36	@ 0x24
 8001550:	2100      	movs	r1, #0
 8001552:	4618      	mov	r0, r3
 8001554:	f008 fa8d 	bl	8009a72 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001558:	463b      	mov	r3, r7
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001562:	4b21      	ldr	r3, [pc, #132]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001564:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001568:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800156a:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 800156c:	2200      	movs	r2, #0
 800156e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001576:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001578:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800157c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157e:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001584:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001586:	2200      	movs	r2, #0
 8001588:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800158a:	2301      	movs	r3, #1
 800158c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001592:	2301      	movs	r3, #1
 8001594:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015a2:	2301      	movs	r3, #1
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	4619      	mov	r1, r3
 80015b4:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 80015b6:	f003 fed9 	bl	800536c <HAL_TIM_Encoder_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80015c0:	f000 fc00 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c4:	2300      	movs	r3, #0
 80015c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	4619      	mov	r1, r3
 80015d0:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 80015d2:	f004 ff7f 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80015dc:	f000 fbf2 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	3730      	adds	r7, #48	@ 0x30
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200002dc 	.word	0x200002dc

080015ec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b08e      	sub	sp, #56	@ 0x38
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f2:	f107 031c 	add.w	r3, r7, #28
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
 8001600:	611a      	str	r2, [r3, #16]
 8001602:	615a      	str	r2, [r3, #20]
 8001604:	619a      	str	r2, [r3, #24]
  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001614:	463b      	mov	r3, r7
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800161e:	4b31      	ldr	r3, [pc, #196]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001620:	4a31      	ldr	r2, [pc, #196]	@ (80016e8 <MX_TIM5_Init+0xfc>)
 8001622:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001624:	4b2f      	ldr	r3, [pc, #188]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001626:	2200      	movs	r2, #0
 8001628:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162a:	4b2e      	ldr	r3, [pc, #184]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2399;
 8001630:	4b2c      	ldr	r3, [pc, #176]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001632:	f640 125f 	movw	r2, #2399	@ 0x95f
 8001636:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001638:	4b2a      	ldr	r3, [pc, #168]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001644:	4827      	ldr	r0, [pc, #156]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001646:	f003 fc61 	bl	8004f0c <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001650:	f000 fbb8 	bl	8001dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001658:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800165a:	f107 030c 	add.w	r3, r7, #12
 800165e:	4619      	mov	r1, r3
 8001660:	4820      	ldr	r0, [pc, #128]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001662:	f004 f9d3 	bl	8005a0c <HAL_TIM_ConfigClockSource>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800166c:	f000 fbaa 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001678:	463b      	mov	r3, r7
 800167a:	4619      	mov	r1, r3
 800167c:	4819      	ldr	r0, [pc, #100]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800167e:	f004 ff29 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 8001688:	f000 fb9c 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800168c:	4815      	ldr	r0, [pc, #84]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800168e:	f003 fd05 	bl	800509c <HAL_TIM_PWM_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001698:	f000 fb94 	bl	8001dc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800169c:	2360      	movs	r3, #96	@ 0x60
 800169e:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a4:	2300      	movs	r3, #0
 80016a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016ac:	f107 031c 	add.w	r3, r7, #28
 80016b0:	2204      	movs	r2, #4
 80016b2:	4619      	mov	r1, r3
 80016b4:	480b      	ldr	r0, [pc, #44]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 80016b6:	f004 f895 	bl	80057e4 <HAL_TIM_PWM_ConfigChannel>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80016c0:	f000 fb80 	bl	8001dc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016c4:	f107 031c 	add.w	r3, r7, #28
 80016c8:	2204      	movs	r2, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 80016ce:	f004 f889 	bl	80057e4 <HAL_TIM_PWM_ConfigChannel>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 80016d8:	f000 fb74 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE END TIM5_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	3738      	adds	r7, #56	@ 0x38
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000328 	.word	0x20000328
 80016e8:	40000c00 	.word	0x40000c00

080016ec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016fc:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <MX_TIM6_Init+0x74>)
 80016fe:	4a19      	ldr	r2, [pc, #100]	@ (8001764 <MX_TIM6_Init+0x78>)
 8001700:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 47;
 8001702:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <MX_TIM6_Init+0x74>)
 8001704:	222f      	movs	r2, #47	@ 0x2f
 8001706:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001708:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <MX_TIM6_Init+0x74>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 800170e:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <MX_TIM6_Init+0x74>)
 8001710:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001714:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <MX_TIM6_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800171c:	4810      	ldr	r0, [pc, #64]	@ (8001760 <MX_TIM6_Init+0x74>)
 800171e:	f003 fbf5 	bl	8004f0c <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001728:	f000 fb4c 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	4619      	mov	r1, r3
 8001738:	4809      	ldr	r0, [pc, #36]	@ (8001760 <MX_TIM6_Init+0x74>)
 800173a:	f004 fecb 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001744:	f000 fb3e 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001748:	2200      	movs	r2, #0
 800174a:	2100      	movs	r1, #0
 800174c:	2036      	movs	r0, #54	@ 0x36
 800174e:	f001 f81e 	bl	800278e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001752:	2036      	movs	r0, #54	@ 0x36
 8001754:	f001 f837 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 8001758:	bf00      	nop
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000374 	.word	0x20000374
 8001764:	40001000 	.word	0x40001000

08001768 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800176e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001772:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001776:	2206      	movs	r2, #6
 8001778:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800177a:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800177c:	2202      	movs	r2, #2
 800177e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001780:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001782:	2202      	movs	r2, #2
 8001784:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001788:	2201      	movs	r2, #1
 800178a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800178e:	2200      	movs	r2, #0
 8001790:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001794:	2200      	movs	r2, #0
 8001796:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001798:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800179a:	2201      	movs	r2, #1
 800179c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ac:	f001 fecf 	bl	800354e <HAL_PCD_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017b6:	f000 fb05 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200003c0 	.word	0x200003c0

080017c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	@ 0x30
 80017c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ca:	f107 031c 	add.w	r3, r7, #28
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017da:	4b66      	ldr	r3, [pc, #408]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	4a65      	ldr	r2, [pc, #404]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 80017e0:	f043 0304 	orr.w	r3, r3, #4
 80017e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e6:	4b63      	ldr	r3, [pc, #396]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017f2:	4b60      	ldr	r3, [pc, #384]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	4a5f      	ldr	r2, [pc, #380]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fe:	4b5d      	ldr	r3, [pc, #372]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	f003 0320 	and.w	r3, r3, #32
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b5a      	ldr	r3, [pc, #360]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	4a59      	ldr	r2, [pc, #356]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001816:	4b57      	ldr	r3, [pc, #348]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	4b54      	ldr	r3, [pc, #336]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	4a53      	ldr	r2, [pc, #332]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182e:	4b51      	ldr	r3, [pc, #324]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	4b4e      	ldr	r3, [pc, #312]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183e:	4a4d      	ldr	r2, [pc, #308]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001846:	4b4b      	ldr	r3, [pc, #300]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001852:	4b48      	ldr	r3, [pc, #288]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001856:	4a47      	ldr	r2, [pc, #284]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800185c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185e:	4b45      	ldr	r3, [pc, #276]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800186a:	f002 f827 	bl	80038bc <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800186e:	4b41      	ldr	r3, [pc, #260]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	4a40      	ldr	r2, [pc, #256]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 8001874:	f043 0308 	orr.w	r3, r3, #8
 8001878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187a:	4b3e      	ldr	r3, [pc, #248]	@ (8001974 <MX_GPIO_Init+0x1b0>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800188c:	483a      	ldr	r0, [pc, #232]	@ (8001978 <MX_GPIO_Init+0x1b4>)
 800188e:	f001 f9e1 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001898:	4838      	ldr	r0, [pc, #224]	@ (800197c <MX_GPIO_Init+0x1b8>)
 800189a:	f001 f9db 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	2140      	movs	r1, #64	@ 0x40
 80018a2:	4837      	ldr	r0, [pc, #220]	@ (8001980 <MX_GPIO_Init+0x1bc>)
 80018a4:	f001 f9d6 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018b8:	f107 031c 	add.w	r3, r7, #28
 80018bc:	4619      	mov	r1, r3
 80018be:	4831      	ldr	r0, [pc, #196]	@ (8001984 <MX_GPIO_Init+0x1c0>)
 80018c0:	f001 f81e 	bl	8002900 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 80018c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	4826      	ldr	r0, [pc, #152]	@ (8001978 <MX_GPIO_Init+0x1b4>)
 80018de:	f001 f80f 	bl	8002900 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80018e2:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80018e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e8:	2301      	movs	r3, #1
 80018ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f4:	f107 031c 	add.w	r3, r7, #28
 80018f8:	4619      	mov	r1, r3
 80018fa:	4820      	ldr	r0, [pc, #128]	@ (800197c <MX_GPIO_Init+0x1b8>)
 80018fc:	f001 f800 	bl	8002900 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001900:	2320      	movs	r3, #32
 8001902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800190c:	f107 031c 	add.w	r3, r7, #28
 8001910:	4619      	mov	r1, r3
 8001912:	481b      	ldr	r0, [pc, #108]	@ (8001980 <MX_GPIO_Init+0x1bc>)
 8001914:	f000 fff4 	bl	8002900 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001918:	2340      	movs	r3, #64	@ 0x40
 800191a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191c:	2301      	movs	r3, #1
 800191e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001924:	2300      	movs	r3, #0
 8001926:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	4619      	mov	r1, r3
 800192e:	4814      	ldr	r0, [pc, #80]	@ (8001980 <MX_GPIO_Init+0x1bc>)
 8001930:	f000 ffe6 	bl	8002900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001934:	230f      	movs	r3, #15
 8001936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800193c:	2302      	movs	r3, #2
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	4619      	mov	r1, r3
 8001946:	4810      	ldr	r0, [pc, #64]	@ (8001988 <MX_GPIO_Init+0x1c4>)
 8001948:	f000 ffda 	bl	8002900 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure GPIO pins : PF8 PF9 for H-Bridge IN1/IN2 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800194c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001952:	2301      	movs	r3, #1
 8001954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	2300      	movs	r3, #0
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800195e:	f107 031c 	add.w	r3, r7, #28
 8001962:	4619      	mov	r1, r3
 8001964:	4804      	ldr	r0, [pc, #16]	@ (8001978 <MX_GPIO_Init+0x1b4>)
 8001966:	f000 ffcb 	bl	8002900 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800196a:	bf00      	nop
 800196c:	3730      	adds	r7, #48	@ 0x30
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000
 8001978:	48001400 	.word	0x48001400
 800197c:	48000400 	.word	0x48000400
 8001980:	48001800 	.word	0x48001800
 8001984:	48000800 	.word	0x48000800
 8001988:	48000c00 	.word	0x48000c00

0800198c <Handle_YK04>:

/* USER CODE BEGIN 4 */

void Handle_YK04(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  static uint32_t last_tick = 0;
  if (HAL_GetTick() - last_tick < 200) return; // Debounce / repeat rate
 8001990:	f000 fdf2 	bl	8002578 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	4b2b      	ldr	r3, [pc, #172]	@ (8001a44 <Handle_YK04+0xb8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2bc7      	cmp	r3, #199	@ 0xc7
 800199e:	d94f      	bls.n	8001a40 <Handle_YK04+0xb4>

  if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_0) == GPIO_PIN_SET) // Button A: Faster
 80019a0:	2101      	movs	r1, #1
 80019a2:	4829      	ldr	r0, [pc, #164]	@ (8001a48 <Handle_YK04+0xbc>)
 80019a4:	f001 f93e 	bl	8002c24 <HAL_GPIO_ReadPin>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d10e      	bne.n	80019cc <Handle_YK04+0x40>
  {
    set_velocity += 10.0f;
 80019ae:	4b27      	ldr	r3, [pc, #156]	@ (8001a4c <Handle_YK04+0xc0>)
 80019b0:	edd3 7a00 	vldr	s15, [r3]
 80019b4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80019b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019bc:	4b23      	ldr	r3, [pc, #140]	@ (8001a4c <Handle_YK04+0xc0>)
 80019be:	edc3 7a00 	vstr	s15, [r3]
    last_tick = HAL_GetTick();
 80019c2:	f000 fdd9 	bl	8002578 <HAL_GetTick>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a44 <Handle_YK04+0xb8>)
 80019ca:	6013      	str	r3, [r2, #0]
  }
  if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_1) == GPIO_PIN_SET) // Button B: Slower
 80019cc:	2102      	movs	r1, #2
 80019ce:	481e      	ldr	r0, [pc, #120]	@ (8001a48 <Handle_YK04+0xbc>)
 80019d0:	f001 f928 	bl	8002c24 <HAL_GPIO_ReadPin>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d10e      	bne.n	80019f8 <Handle_YK04+0x6c>
  {
    set_velocity -= 10.0f;
 80019da:	4b1c      	ldr	r3, [pc, #112]	@ (8001a4c <Handle_YK04+0xc0>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80019e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80019e8:	4b18      	ldr	r3, [pc, #96]	@ (8001a4c <Handle_YK04+0xc0>)
 80019ea:	edc3 7a00 	vstr	s15, [r3]
    last_tick = HAL_GetTick();
 80019ee:	f000 fdc3 	bl	8002578 <HAL_GetTick>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4a13      	ldr	r2, [pc, #76]	@ (8001a44 <Handle_YK04+0xb8>)
 80019f6:	6013      	str	r3, [r2, #0]
  }
  if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == GPIO_PIN_SET) // Button C: Stop
 80019f8:	2104      	movs	r1, #4
 80019fa:	4813      	ldr	r0, [pc, #76]	@ (8001a48 <Handle_YK04+0xbc>)
 80019fc:	f001 f912 	bl	8002c24 <HAL_GPIO_ReadPin>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d10c      	bne.n	8001a20 <Handle_YK04+0x94>
  {
    set_velocity = 0;
 8001a06:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <Handle_YK04+0xc0>)
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
    Integral_error = 0;
 8001a0e:	4b10      	ldr	r3, [pc, #64]	@ (8001a50 <Handle_YK04+0xc4>)
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
    last_tick = HAL_GetTick();
 8001a16:	f000 fdaf 	bl	8002578 <HAL_GetTick>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4a09      	ldr	r2, [pc, #36]	@ (8001a44 <Handle_YK04+0xb8>)
 8001a1e:	6013      	str	r3, [r2, #0]
  }
  if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_3) == GPIO_PIN_SET) // Button D: Preset
 8001a20:	2108      	movs	r1, #8
 8001a22:	4809      	ldr	r0, [pc, #36]	@ (8001a48 <Handle_YK04+0xbc>)
 8001a24:	f001 f8fe 	bl	8002c24 <HAL_GPIO_ReadPin>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d109      	bne.n	8001a42 <Handle_YK04+0xb6>
  {
    set_velocity = 100.0f;
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <Handle_YK04+0xc0>)
 8001a30:	4a08      	ldr	r2, [pc, #32]	@ (8001a54 <Handle_YK04+0xc8>)
 8001a32:	601a      	str	r2, [r3, #0]
    last_tick = HAL_GetTick();
 8001a34:	f000 fda0 	bl	8002578 <HAL_GetTick>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	4a02      	ldr	r2, [pc, #8]	@ (8001a44 <Handle_YK04+0xb8>)
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	e000      	b.n	8001a42 <Handle_YK04+0xb6>
  if (HAL_GetTick() - last_tick < 200) return; // Debounce / repeat rate
 8001a40:	bf00      	nop
  }
}
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20000944 	.word	0x20000944
 8001a48:	48000c00 	.word	0x48000c00
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	200008c4 	.word	0x200008c4
 8001a54:	42c80000 	.word	0x42c80000

08001a58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a93      	ldr	r2, [pc, #588]	@ (8001cb4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	f040 8120 	bne.w	8001cac <HAL_TIM_PeriodElapsedCallback+0x254>
  {
    Handle_YK04();
 8001a6c:	f7ff ff8e 	bl	800198c <Handle_YK04>
    int32_t current_counter = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001a70:	4b91      	ldr	r3, [pc, #580]	@ (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t diff = current_counter - last_counter;
 8001a78:	4b90      	ldr	r3, [pc, #576]	@ (8001cbc <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	623b      	str	r3, [r7, #32]
    last_counter = current_counter;
 8001a82:	4a8e      	ldr	r2, [pc, #568]	@ (8001cbc <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	6013      	str	r3, [r2, #0]
    
    // Calculate velocity in rad/s
    float raw_velocity = ((float)diff * 2.0f * M_PI) / (ENCODER_RESOLUTION * SAMPLE_TIME);
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	ee07 3a90 	vmov	s15, r3
 8001a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a92:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a96:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8001cc0 <HAL_TIM_PeriodElapsedCallback+0x268>
 8001a9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a9e:	eddf 6a89 	vldr	s13, [pc, #548]	@ 8001cc4 <HAL_TIM_PeriodElapsedCallback+0x26c>
 8001aa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa6:	edc7 7a07 	vstr	s15, [r7, #28]
    impulsy = current_counter;
 8001aaa:	4a87      	ldr	r2, [pc, #540]	@ (8001cc8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aae:	6013      	str	r3, [r2, #0]
    licznik++;
 8001ab0:	4b86      	ldr	r3, [pc, #536]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	4a85      	ldr	r2, [pc, #532]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001ab8:	6013      	str	r3, [r2, #0]

    // Low pass filter (alpha=0.1)
    float alpha = 0.1f; 
 8001aba:	4b85      	ldr	r3, [pc, #532]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001abc:	61bb      	str	r3, [r7, #24]
    filtered_velocity = alpha * raw_velocity + (1.0f - alpha) * filtered_velocity;
 8001abe:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ac2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ac6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ace:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ad2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ad6:	4b7f      	ldr	r3, [pc, #508]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae4:	4b7b      	ldr	r3, [pc, #492]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001ae6:	edc3 7a00 	vstr	s15, [r3]
    predk = filtered_velocity; 
 8001aea:	4b7a      	ldr	r3, [pc, #488]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a7a      	ldr	r2, [pc, #488]	@ (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001af0:	6013      	str	r3, [r2, #0]
    
    static float filtered_velocity_2 = 0.0f;
    filtered_velocity_2 = alpha * filtered_velocity + (1.0f - alpha) * filtered_velocity_2;
 8001af2:	4b78      	ldr	r3, [pc, #480]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001af4:	ed93 7a00 	vldr	s14, [r3]
 8001af8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001afc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b04:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b08:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b0c:	4b73      	ldr	r3, [pc, #460]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1a:	4b70      	ldr	r3, [pc, #448]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001b1c:	edc3 7a00 	vstr	s15, [r3]
    predk = filtered_velocity_2;
 8001b20:	4b6e      	ldr	r3, [pc, #440]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a6c      	ldr	r2, [pc, #432]	@ (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001b26:	6013      	str	r3, [r2, #0]
    filtered_velocity = filtered_velocity_2; 
 8001b28:	4b6c      	ldr	r3, [pc, #432]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a69      	ldr	r2, [pc, #420]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b2e:	6013      	str	r3, [r2, #0]
    
    velocity_error = set_velocity - filtered_velocity;
 8001b30:	4b6b      	ldr	r3, [pc, #428]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001b32:	ed93 7a00 	vldr	s14, [r3]
 8001b36:	4b67      	ldr	r3, [pc, #412]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b38:	edd3 7a00 	vldr	s15, [r3]
 8001b3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b40:	4b68      	ldr	r3, [pc, #416]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001b42:	edc3 7a00 	vstr	s15, [r3]
    Integral_error += velocity_error * SAMPLE_TIME;
 8001b46:	4b67      	ldr	r3, [pc, #412]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001b48:	edd3 7a00 	vldr	s15, [r3]
 8001b4c:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001ce8 <HAL_TIM_PeriodElapsedCallback+0x290>
 8001b50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b54:	4b65      	ldr	r3, [pc, #404]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001b56:	edd3 7a00 	vldr	s15, [r3]
 8001b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5e:	4b63      	ldr	r3, [pc, #396]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001b60:	edc3 7a00 	vstr	s15, [r3]
    float deriv = (filtered_velocity - prev_velocity) / SAMPLE_TIME; 
 8001b64:	4b5b      	ldr	r3, [pc, #364]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b66:	ed93 7a00 	vldr	s14, [r3]
 8001b6a:	4b61      	ldr	r3, [pc, #388]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001b6c:	edd3 7a00 	vldr	s15, [r3]
 8001b70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b74:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8001ce8 <HAL_TIM_PeriodElapsedCallback+0x290>
 8001b78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b7c:	edc7 7a05 	vstr	s15, [r7, #20]
    prev_velocity = filtered_velocity;
 8001b80:	4b54      	ldr	r3, [pc, #336]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a5a      	ldr	r2, [pc, #360]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001b86:	6013      	str	r3, [r2, #0]
    
    pid_output = (kp * velocity_error) + (ki * Integral_error) - (kd * deriv);
 8001b88:	4b5a      	ldr	r3, [pc, #360]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	4b55      	ldr	r3, [pc, #340]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001b90:	edd3 7a00 	vldr	s15, [r3]
 8001b94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b98:	4b57      	ldr	r3, [pc, #348]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001b9a:	edd3 6a00 	vldr	s13, [r3]
 8001b9e:	4b53      	ldr	r3, [pc, #332]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001ba0:	edd3 7a00 	vldr	s15, [r3]
 8001ba4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ba8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bac:	4b53      	ldr	r3, [pc, #332]	@ (8001cfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001bae:	edd3 6a00 	vldr	s13, [r3]
 8001bb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bbe:	4b50      	ldr	r3, [pc, #320]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001bc0:	edc3 7a00 	vstr	s15, [r3]
    
    // Voltage Saturation
    if (pid_output > V_SUPPLY) pid_output = V_SUPPLY;
 8001bc4:	4b4e      	ldr	r3, [pc, #312]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001bc6:	edd3 7a00 	vldr	s15, [r3]
 8001bca:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001bce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd6:	dd02      	ble.n	8001bde <HAL_TIM_PeriodElapsedCallback+0x186>
 8001bd8:	4b49      	ldr	r3, [pc, #292]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001bda:	4a4a      	ldr	r2, [pc, #296]	@ (8001d04 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001bdc:	601a      	str	r2, [r3, #0]
    if (pid_output < -V_SUPPLY) pid_output = -V_SUPPLY;
 8001bde:	4b48      	ldr	r3, [pc, #288]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	d502      	bpl.n	8001bf8 <HAL_TIM_PeriodElapsedCallback+0x1a0>
 8001bf2:	4b43      	ldr	r3, [pc, #268]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001bf4:	4a44      	ldr	r2, [pc, #272]	@ (8001d08 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001bf6:	601a      	str	r2, [r3, #0]
    
    // Convert Volts to PWM duty cycle
    float abs_pid_output = (pid_output > 0) ? pid_output : -pid_output;
 8001bf8:	4b41      	ldr	r3, [pc, #260]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c06:	dd03      	ble.n	8001c10 <HAL_TIM_PeriodElapsedCallback+0x1b8>
 8001c08:	4b3d      	ldr	r3, [pc, #244]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001c0a:	edd3 7a00 	vldr	s15, [r3]
 8001c0e:	e004      	b.n	8001c1a <HAL_TIM_PeriodElapsedCallback+0x1c2>
 8001c10:	4b3b      	ldr	r3, [pc, #236]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001c12:	edd3 7a00 	vldr	s15, [r3]
 8001c16:	eef1 7a67 	vneg.f32	s15, s15
 8001c1a:	edc7 7a04 	vstr	s15, [r7, #16]
    uint32_t pwm_val = (uint32_t)((abs_pid_output / V_SUPPLY) * PWM_PERIOD);
 8001c1e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c22:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001c26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c2a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d0c <HAL_TIM_PeriodElapsedCallback+0x2b4>
 8001c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c36:	ee17 3a90 	vmov	r3, s15
 8001c3a:	60fb      	str	r3, [r7, #12]

    // Output to H-Bridge: Enable (PWM) + 2 Direction Pins (GPIO)
    if (pid_output >= 0)
 8001c3c:	4b30      	ldr	r3, [pc, #192]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001c3e:	edd3 7a00 	vldr	s15, [r3]
 8001c42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4a:	db0c      	blt.n	8001c66 <HAL_TIM_PeriodElapsedCallback+0x20e>
    {
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);   // IN1
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c52:	482f      	ldr	r0, [pc, #188]	@ (8001d10 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c54:	f000 fffe 	bl	8002c54 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET); // IN2
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c5e:	482c      	ldr	r0, [pc, #176]	@ (8001d10 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c60:	f000 fff8 	bl	8002c54 <HAL_GPIO_WritePin>
 8001c64:	e00b      	b.n	8001c7e <HAL_TIM_PeriodElapsedCallback+0x226>
    }
    else
    {
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_RESET); // IN1
 8001c66:	2200      	movs	r2, #0
 8001c68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c6c:	4828      	ldr	r0, [pc, #160]	@ (8001d10 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c6e:	f000 fff1 	bl	8002c54 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_SET);   // IN2
 8001c72:	2201      	movs	r2, #1
 8001c74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c78:	4825      	ldr	r0, [pc, #148]	@ (8001d10 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c7a:	f000 ffeb 	bl	8002c54 <HAL_GPIO_WritePin>
    }
    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, pwm_val);
 8001c7e:	4b25      	ldr	r3, [pc, #148]	@ (8001d14 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	639a      	str	r2, [r3, #56]	@ 0x38
    
    // Set flag for telemetry (every tick = 20ms)
    telemetry_flag = 1;
 8001c86:	4b24      	ldr	r3, [pc, #144]	@ (8001d18 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	701a      	strb	r2, [r3, #0]

    // Set flag for LCD (every 200ms = every 10th tick)
    static uint8_t lcd_count = 0;
    if (++lcd_count >= 10)
 8001c8c:	4b23      	ldr	r3, [pc, #140]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	3301      	adds	r3, #1
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	4b21      	ldr	r3, [pc, #132]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001c96:	701a      	strb	r2, [r3, #0]
 8001c98:	4b20      	ldr	r3, [pc, #128]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b09      	cmp	r3, #9
 8001c9e:	d905      	bls.n	8001cac <HAL_TIM_PeriodElapsedCallback+0x254>
    {
      lcd_count = 0;
 8001ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]
      lcd_flag = 1;
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8001cac:	bf00      	nop
 8001cae:	3728      	adds	r7, #40	@ 0x28
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40001000 	.word	0x40001000
 8001cb8:	200002dc 	.word	0x200002dc
 8001cbc:	200008c0 	.word	0x200008c0
 8001cc0:	40490fdb 	.word	0x40490fdb
 8001cc4:	3f75c28f 	.word	0x3f75c28f
 8001cc8:	200008a4 	.word	0x200008a4
 8001ccc:	200008a8 	.word	0x200008a8
 8001cd0:	3dcccccd 	.word	0x3dcccccd
 8001cd4:	200008b0 	.word	0x200008b0
 8001cd8:	200008ac 	.word	0x200008ac
 8001cdc:	20000948 	.word	0x20000948
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	200008b4 	.word	0x200008b4
 8001ce8:	3ca3d70a 	.word	0x3ca3d70a
 8001cec:	200008c4 	.word	0x200008c4
 8001cf0:	200008bc 	.word	0x200008bc
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	2000000c 	.word	0x2000000c
 8001d00:	200008b8 	.word	0x200008b8
 8001d04:	41400000 	.word	0x41400000
 8001d08:	c1400000 	.word	0xc1400000
 8001d0c:	4515f000 	.word	0x4515f000
 8001d10:	48001400 	.word	0x48001400
 8001d14:	20000328 	.word	0x20000328
 8001d18:	20000942 	.word	0x20000942
 8001d1c:	2000094c 	.word	0x2000094c
 8001d20:	20000943 	.word	0x20000943

08001d24 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == LPUART1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a1e      	ldr	r2, [pc, #120]	@ (8001dac <HAL_UART_RxCpltCallback+0x88>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d135      	bne.n	8001da2 <HAL_UART_RxCpltCallback+0x7e>
  {
    if (rx_char == '\r' || rx_char == '\n')
 8001d36:	4b1e      	ldr	r3, [pc, #120]	@ (8001db0 <HAL_UART_RxCpltCallback+0x8c>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b0d      	cmp	r3, #13
 8001d3c:	d003      	beq.n	8001d46 <HAL_UART_RxCpltCallback+0x22>
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001db0 <HAL_UART_RxCpltCallback+0x8c>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b0a      	cmp	r3, #10
 8001d44:	d119      	bne.n	8001d7a <HAL_UART_RxCpltCallback+0x56>
    {
      uart_rx_buf[rx_idx] = '\0';
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_UART_RxCpltCallback+0x90>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <HAL_UART_RxCpltCallback+0x94>)
 8001d4e:	2100      	movs	r1, #0
 8001d50:	5499      	strb	r1, [r3, r2]
      if (rx_idx > 0)
 8001d52:	4b18      	ldr	r3, [pc, #96]	@ (8001db4 <HAL_UART_RxCpltCallback+0x90>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00b      	beq.n	8001d72 <HAL_UART_RxCpltCallback+0x4e>
      {
        set_velocity = atof(uart_rx_buf);
 8001d5a:	4817      	ldr	r0, [pc, #92]	@ (8001db8 <HAL_UART_RxCpltCallback+0x94>)
 8001d5c:	f006 fafa 	bl	8008354 <atof>
 8001d60:	ec53 2b10 	vmov	r2, r3, d0
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
 8001d68:	f7fe ff4e 	bl	8000c08 <__aeabi_d2f>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4a13      	ldr	r2, [pc, #76]	@ (8001dbc <HAL_UART_RxCpltCallback+0x98>)
 8001d70:	6013      	str	r3, [r2, #0]
      }
      rx_idx = 0;
 8001d72:	4b10      	ldr	r3, [pc, #64]	@ (8001db4 <HAL_UART_RxCpltCallback+0x90>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
 8001d78:	e00e      	b.n	8001d98 <HAL_UART_RxCpltCallback+0x74>
    }
    else if (rx_idx < sizeof(uart_rx_buf) - 1)
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001db4 <HAL_UART_RxCpltCallback+0x90>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b12      	cmp	r3, #18
 8001d80:	d80a      	bhi.n	8001d98 <HAL_UART_RxCpltCallback+0x74>
    {
      uart_rx_buf[rx_idx++] = rx_char;
 8001d82:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <HAL_UART_RxCpltCallback+0x90>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	b2d1      	uxtb	r1, r2
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <HAL_UART_RxCpltCallback+0x90>)
 8001d8c:	7011      	strb	r1, [r2, #0]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4b07      	ldr	r3, [pc, #28]	@ (8001db0 <HAL_UART_RxCpltCallback+0x8c>)
 8001d92:	7819      	ldrb	r1, [r3, #0]
 8001d94:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <HAL_UART_RxCpltCallback+0x94>)
 8001d96:	5499      	strb	r1, [r3, r2]
    }
    HAL_UART_Receive_IT(&hlpuart1, &rx_char, 1);
 8001d98:	2201      	movs	r2, #1
 8001d9a:	4905      	ldr	r1, [pc, #20]	@ (8001db0 <HAL_UART_RxCpltCallback+0x8c>)
 8001d9c:	4808      	ldr	r0, [pc, #32]	@ (8001dc0 <HAL_UART_RxCpltCallback+0x9c>)
 8001d9e:	f004 fd21 	bl	80067e4 <HAL_UART_Receive_IT>
  }
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40008000 	.word	0x40008000
 8001db0:	20000940 	.word	0x20000940
 8001db4:	20000941 	.word	0x20000941
 8001db8:	2000092c 	.word	0x2000092c
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	20000254 	.word	0x20000254

08001dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc8:	b672      	cpsid	i
}
 8001dca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <Error_Handler+0x8>

08001dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e14 <HAL_MspInit+0x44>)
 8001dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dda:	4a0e      	ldr	r2, [pc, #56]	@ (8001e14 <HAL_MspInit+0x44>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <HAL_MspInit+0x44>)
 8001de4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <HAL_MspInit+0x44>)
 8001df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df2:	4a08      	ldr	r2, [pc, #32]	@ (8001e14 <HAL_MspInit+0x44>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <HAL_MspInit+0x44>)
 8001dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000

08001e18 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b0ac      	sub	sp, #176	@ 0xb0
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	228c      	movs	r2, #140	@ 0x8c
 8001e36:	2100      	movs	r1, #0
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f007 fe1a 	bl	8009a72 <memset>
  if(hi2c->Instance==I2C1)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a21      	ldr	r2, [pc, #132]	@ (8001ec8 <HAL_I2C_MspInit+0xb0>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d13b      	bne.n	8001ec0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e48:	2340      	movs	r3, #64	@ 0x40
 8001e4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e50:	f107 0310 	add.w	r3, r7, #16
 8001e54:	4618      	mov	r0, r3
 8001e56:	f002 fb7f 	bl	8004558 <HAL_RCCEx_PeriphCLKConfig>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001e60:	f7ff ffb0 	bl	8001dc4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <HAL_I2C_MspInit+0xb4>)
 8001e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e68:	4a18      	ldr	r2, [pc, #96]	@ (8001ecc <HAL_I2C_MspInit+0xb4>)
 8001e6a:	f043 0302 	orr.w	r3, r3, #2
 8001e6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e70:	4b16      	ldr	r3, [pc, #88]	@ (8001ecc <HAL_I2C_MspInit+0xb4>)
 8001e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e7c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e84:	2312      	movs	r3, #18
 8001e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e96:	2304      	movs	r3, #4
 8001e98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	480b      	ldr	r0, [pc, #44]	@ (8001ed0 <HAL_I2C_MspInit+0xb8>)
 8001ea4:	f000 fd2c 	bl	8002900 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <HAL_I2C_MspInit+0xb4>)
 8001eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eac:	4a07      	ldr	r2, [pc, #28]	@ (8001ecc <HAL_I2C_MspInit+0xb4>)
 8001eae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <HAL_I2C_MspInit+0xb4>)
 8001eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ec0:	bf00      	nop
 8001ec2:	37b0      	adds	r7, #176	@ 0xb0
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40005400 	.word	0x40005400
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	48000400 	.word	0x48000400

08001ed4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b0ac      	sub	sp, #176	@ 0xb0
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	228c      	movs	r2, #140	@ 0x8c
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f007 fdbc 	bl	8009a72 <memset>
  if(huart->Instance==LPUART1)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a26      	ldr	r2, [pc, #152]	@ (8001f98 <HAL_UART_MspInit+0xc4>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d145      	bne.n	8001f90 <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001f04:	2320      	movs	r3, #32
 8001f06:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f0c:	f107 0310 	add.w	r3, r7, #16
 8001f10:	4618      	mov	r0, r3
 8001f12:	f002 fb21 	bl	8004558 <HAL_RCCEx_PeriphCLKConfig>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f1c:	f7ff ff52 	bl	8001dc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001f20:	4b1e      	ldr	r3, [pc, #120]	@ (8001f9c <HAL_UART_MspInit+0xc8>)
 8001f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f24:	4a1d      	ldr	r2, [pc, #116]	@ (8001f9c <HAL_UART_MspInit+0xc8>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f9c <HAL_UART_MspInit+0xc8>)
 8001f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f38:	4b18      	ldr	r3, [pc, #96]	@ (8001f9c <HAL_UART_MspInit+0xc8>)
 8001f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3c:	4a17      	ldr	r2, [pc, #92]	@ (8001f9c <HAL_UART_MspInit+0xc8>)
 8001f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f44:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <HAL_UART_MspInit+0xc8>)
 8001f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001f50:	f001 fcb4 	bl	80038bc <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001f54:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001f58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001f6e:	2308      	movs	r3, #8
 8001f70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4809      	ldr	r0, [pc, #36]	@ (8001fa0 <HAL_UART_MspInit+0xcc>)
 8001f7c:	f000 fcc0 	bl	8002900 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	2046      	movs	r0, #70	@ 0x46
 8001f86:	f000 fc02 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001f8a:	2046      	movs	r0, #70	@ 0x46
 8001f8c:	f000 fc1b 	bl	80027c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001f90:	bf00      	nop
 8001f92:	37b0      	adds	r7, #176	@ 0xb0
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40008000 	.word	0x40008000
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	48001800 	.word	0x48001800

08001fa4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	@ 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fc4:	d128      	bne.n	8002018 <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc6:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fca:	4a15      	ldr	r2, [pc, #84]	@ (8002020 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fd2:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe2:	4a0f      	ldr	r2, [pc, #60]	@ (8002020 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fea:	4b0d      	ldr	r3, [pc, #52]	@ (8002020 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002002:	2300      	movs	r3, #0
 8002004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002006:	2301      	movs	r3, #1
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	4619      	mov	r1, r3
 8002010:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002014:	f000 fc74 	bl	8002900 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002018:	bf00      	nop
 800201a:	3728      	adds	r7, #40	@ 0x28
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40021000 	.word	0x40021000

08002024 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	@ 0x28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	60da      	str	r2, [r3, #12]
 800203a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM5)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a24      	ldr	r2, [pc, #144]	@ (80020d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d128      	bne.n	8002098 <HAL_TIM_Base_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002046:	4b24      	ldr	r3, [pc, #144]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	4a23      	ldr	r2, [pc, #140]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 800204c:	f043 0308 	orr.w	r3, r3, #8
 8002050:	6593      	str	r3, [r2, #88]	@ 0x58
 8002052:	4b21      	ldr	r3, [pc, #132]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	f003 0308 	and.w	r3, r3, #8
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800205e:	4b1e      	ldr	r3, [pc, #120]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002062:	4a1d      	ldr	r2, [pc, #116]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002064:	f043 0320 	orr.w	r3, r3, #32
 8002068:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800206a:	4b1b      	ldr	r3, [pc, #108]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 800206c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PF6     ------> TIM5_CH1
    PF7     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002076:	23c0      	movs	r3, #192	@ 0xc0
 8002078:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207a:	2302      	movs	r3, #2
 800207c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002082:	2300      	movs	r3, #0
 8002084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002086:	2302      	movs	r3, #2
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800208a:	f107 0314 	add.w	r3, r7, #20
 800208e:	4619      	mov	r1, r3
 8002090:	4812      	ldr	r0, [pc, #72]	@ (80020dc <HAL_TIM_Base_MspInit+0xb8>)
 8002092:	f000 fc35 	bl	8002900 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002096:	e018      	b.n	80020ca <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a10      	ldr	r2, [pc, #64]	@ (80020e0 <HAL_TIM_Base_MspInit+0xbc>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d113      	bne.n	80020ca <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80020a2:	4b0d      	ldr	r3, [pc, #52]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 80020a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a6:	4a0c      	ldr	r2, [pc, #48]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 80020a8:	f043 0310 	orr.w	r3, r3, #16
 80020ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80020ae:	4b0a      	ldr	r3, [pc, #40]	@ (80020d8 <HAL_TIM_Base_MspInit+0xb4>)
 80020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b2:	f003 0310 	and.w	r3, r3, #16
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	2036      	movs	r0, #54	@ 0x36
 80020c0:	f000 fb65 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020c4:	2036      	movs	r0, #54	@ 0x36
 80020c6:	f000 fb7e 	bl	80027c6 <HAL_NVIC_EnableIRQ>
}
 80020ca:	bf00      	nop
 80020cc:	3728      	adds	r7, #40	@ 0x28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40000c00 	.word	0x40000c00
 80020d8:	40021000 	.word	0x40021000
 80020dc:	48001400 	.word	0x48001400
 80020e0:	40001000 	.word	0x40001000

080020e4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b0ae      	sub	sp, #184	@ 0xb8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020fc:	f107 0318 	add.w	r3, r7, #24
 8002100:	228c      	movs	r2, #140	@ 0x8c
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f007 fcb4 	bl	8009a72 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002112:	d17c      	bne.n	800220e <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002114:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002118:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800211a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800211e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002122:	2301      	movs	r3, #1
 8002124:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002126:	2301      	movs	r3, #1
 8002128:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800212a:	2318      	movs	r3, #24
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800212e:	2302      	movs	r3, #2
 8002130:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002132:	2302      	movs	r3, #2
 8002134:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002136:	2302      	movs	r3, #2
 8002138:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800213a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800213e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002140:	f107 0318 	add.w	r3, r7, #24
 8002144:	4618      	mov	r0, r3
 8002146:	f002 fa07 	bl	8004558 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002150:	f7ff fe38 	bl	8001dc4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002154:	4b30      	ldr	r3, [pc, #192]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 8002156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002158:	4a2f      	ldr	r2, [pc, #188]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002160:	4b2d      	ldr	r3, [pc, #180]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 8002162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	617b      	str	r3, [r7, #20]
 800216a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800216c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002170:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002186:	230a      	movs	r3, #10
 8002188:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002190:	4619      	mov	r1, r3
 8002192:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002196:	f000 fbb3 	bl	8002900 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800219a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800219e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a2:	2300      	movs	r3, #0
 80021a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021ae:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021b2:	4619      	mov	r1, r3
 80021b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021b8:	f000 fba2 	bl	8002900 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021bc:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c0:	4a15      	ldr	r2, [pc, #84]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c8:	4b13      	ldr	r3, [pc, #76]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021d4:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d114      	bne.n	800220a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e4:	4a0c      	ldr	r2, [pc, #48]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80021f8:	f001 fb50 	bl	800389c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 80021fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002200:	4a05      	ldr	r2, [pc, #20]	@ (8002218 <HAL_PCD_MspInit+0x134>)
 8002202:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002206:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002208:	e001      	b.n	800220e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800220a:	f001 fb47 	bl	800389c <HAL_PWREx_EnableVddUSB>
}
 800220e:	bf00      	nop
 8002210:	37b8      	adds	r7, #184	@ 0xb8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000

0800221c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <NMI_Handler+0x4>

08002224 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <HardFault_Handler+0x4>

0800222c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002230:	bf00      	nop
 8002232:	e7fd      	b.n	8002230 <MemManage_Handler+0x4>

08002234 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002238:	bf00      	nop
 800223a:	e7fd      	b.n	8002238 <BusFault_Handler+0x4>

0800223c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <UsageFault_Handler+0x4>

08002244 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002272:	f000 f96d 	bl	8002550 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
	...

0800227c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <TIM6_DAC_IRQHandler+0x10>)
 8002282:	f003 f9a7 	bl	80055d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000374 	.word	0x20000374

08002290 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002294:	4802      	ldr	r0, [pc, #8]	@ (80022a0 <LPUART1_IRQHandler+0x10>)
 8002296:	f004 faf1 	bl	800687c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000254 	.word	0x20000254

080022a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return 1;
 80022a8:	2301      	movs	r3, #1
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <_kill>:

int _kill(int pid, int sig)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022be:	f007 fc3d 	bl	8009b3c <__errno>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2216      	movs	r2, #22
 80022c6:	601a      	str	r2, [r3, #0]
  return -1;
 80022c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <_exit>:

void _exit (int status)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7ff ffe7 	bl	80022b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022e6:	bf00      	nop
 80022e8:	e7fd      	b.n	80022e6 <_exit+0x12>

080022ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	e00a      	b.n	8002312 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022fc:	f3af 8000 	nop.w
 8002300:	4601      	mov	r1, r0
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	60ba      	str	r2, [r7, #8]
 8002308:	b2ca      	uxtb	r2, r1
 800230a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	3301      	adds	r3, #1
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	429a      	cmp	r2, r3
 8002318:	dbf0      	blt.n	80022fc <_read+0x12>
  }

  return len;
 800231a:	687b      	ldr	r3, [r7, #4]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	e009      	b.n	800234a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	60ba      	str	r2, [r7, #8]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	3301      	adds	r3, #1
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	429a      	cmp	r2, r3
 8002350:	dbf1      	blt.n	8002336 <_write+0x12>
  }
  return len;
 8002352:	687b      	ldr	r3, [r7, #4]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <_close>:

int _close(int file)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002384:	605a      	str	r2, [r3, #4]
  return 0;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <_isatty>:

int _isatty(int file)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800239c:	2301      	movs	r3, #1
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b085      	sub	sp, #20
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023cc:	4a14      	ldr	r2, [pc, #80]	@ (8002420 <_sbrk+0x5c>)
 80023ce:	4b15      	ldr	r3, [pc, #84]	@ (8002424 <_sbrk+0x60>)
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d8:	4b13      	ldr	r3, [pc, #76]	@ (8002428 <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d102      	bne.n	80023e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023e0:	4b11      	ldr	r3, [pc, #68]	@ (8002428 <_sbrk+0x64>)
 80023e2:	4a12      	ldr	r2, [pc, #72]	@ (800242c <_sbrk+0x68>)
 80023e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023e6:	4b10      	ldr	r3, [pc, #64]	@ (8002428 <_sbrk+0x64>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4413      	add	r3, r2
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d207      	bcs.n	8002404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023f4:	f007 fba2 	bl	8009b3c <__errno>
 80023f8:	4603      	mov	r3, r0
 80023fa:	220c      	movs	r2, #12
 80023fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002402:	e009      	b.n	8002418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002404:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <_sbrk+0x64>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800240a:	4b07      	ldr	r3, [pc, #28]	@ (8002428 <_sbrk+0x64>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4413      	add	r3, r2
 8002412:	4a05      	ldr	r2, [pc, #20]	@ (8002428 <_sbrk+0x64>)
 8002414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002416:	68fb      	ldr	r3, [r7, #12]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	20050000 	.word	0x20050000
 8002424:	00000400 	.word	0x00000400
 8002428:	20000950 	.word	0x20000950
 800242c:	20000aa8 	.word	0x20000aa8

08002430 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002434:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <SystemInit+0x20>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800243a:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <SystemInit+0x20>)
 800243c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002454:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800248c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002458:	f7ff ffea 	bl	8002430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800245c:	480c      	ldr	r0, [pc, #48]	@ (8002490 <LoopForever+0x6>)
  ldr r1, =_edata
 800245e:	490d      	ldr	r1, [pc, #52]	@ (8002494 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002460:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <LoopForever+0xe>)
  movs r3, #0
 8002462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002464:	e002      	b.n	800246c <LoopCopyDataInit>

08002466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800246a:	3304      	adds	r3, #4

0800246c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800246c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800246e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002470:	d3f9      	bcc.n	8002466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002472:	4a0a      	ldr	r2, [pc, #40]	@ (800249c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002474:	4c0a      	ldr	r4, [pc, #40]	@ (80024a0 <LoopForever+0x16>)
  movs r3, #0
 8002476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002478:	e001      	b.n	800247e <LoopFillZerobss>

0800247a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800247a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800247c:	3204      	adds	r2, #4

0800247e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800247e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002480:	d3fb      	bcc.n	800247a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002482:	f007 fb61 	bl	8009b48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002486:	f7fe fead 	bl	80011e4 <main>

0800248a <LoopForever>:

LoopForever:
    b LoopForever
 800248a:	e7fe      	b.n	800248a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800248c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002494:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002498:	0800ca54 	.word	0x0800ca54
  ldr r2, =_sbss
 800249c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80024a0:	20000aa4 	.word	0x20000aa4

080024a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024a4:	e7fe      	b.n	80024a4 <ADC1_2_IRQHandler>

080024a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b0:	2003      	movs	r0, #3
 80024b2:	f000 f961 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024b6:	2000      	movs	r0, #0
 80024b8:	f000 f80e 	bl	80024d8 <HAL_InitTick>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d002      	beq.n	80024c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	71fb      	strb	r3, [r7, #7]
 80024c6:	e001      	b.n	80024cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024c8:	f7ff fc82 	bl	8001dd0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024cc:	79fb      	ldrb	r3, [r7, #7]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024e4:	4b17      	ldr	r3, [pc, #92]	@ (8002544 <HAL_InitTick+0x6c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d023      	beq.n	8002534 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024ec:	4b16      	ldr	r3, [pc, #88]	@ (8002548 <HAL_InitTick+0x70>)
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	4b14      	ldr	r3, [pc, #80]	@ (8002544 <HAL_InitTick+0x6c>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	4619      	mov	r1, r3
 80024f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80024fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002502:	4618      	mov	r0, r3
 8002504:	f000 f96d 	bl	80027e2 <HAL_SYSTICK_Config>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b0f      	cmp	r3, #15
 8002512:	d809      	bhi.n	8002528 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002514:	2200      	movs	r2, #0
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800251c:	f000 f937 	bl	800278e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <HAL_InitTick+0x74>)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e007      	b.n	8002538 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
 800252c:	e004      	b.n	8002538 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	73fb      	strb	r3, [r7, #15]
 8002532:	e001      	b.n	8002538 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002538:	7bfb      	ldrb	r3, [r7, #15]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000018 	.word	0x20000018
 8002548:	20000010 	.word	0x20000010
 800254c:	20000014 	.word	0x20000014

08002550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002554:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <HAL_IncTick+0x20>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_IncTick+0x24>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4413      	add	r3, r2
 8002560:	4a04      	ldr	r2, [pc, #16]	@ (8002574 <HAL_IncTick+0x24>)
 8002562:	6013      	str	r3, [r2, #0]
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	20000018 	.word	0x20000018
 8002574:	20000954 	.word	0x20000954

08002578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return uwTick;
 800257c:	4b03      	ldr	r3, [pc, #12]	@ (800258c <HAL_GetTick+0x14>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20000954 	.word	0x20000954

08002590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002598:	f7ff ffee 	bl	8002578 <HAL_GetTick>
 800259c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025a8:	d005      	beq.n	80025b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025aa:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <HAL_Delay+0x44>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	4413      	add	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025b6:	bf00      	nop
 80025b8:	f7ff ffde 	bl	8002578 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d8f7      	bhi.n	80025b8 <HAL_Delay+0x28>
  {
  }
}
 80025c8:	bf00      	nop
 80025ca:	bf00      	nop
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000018 	.word	0x20000018

080025d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e8:	4b0c      	ldr	r3, [pc, #48]	@ (800261c <__NVIC_SetPriorityGrouping+0x44>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025f4:	4013      	ands	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002600:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800260a:	4a04      	ldr	r2, [pc, #16]	@ (800261c <__NVIC_SetPriorityGrouping+0x44>)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	60d3      	str	r3, [r2, #12]
}
 8002610:	bf00      	nop
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002624:	4b04      	ldr	r3, [pc, #16]	@ (8002638 <__NVIC_GetPriorityGrouping+0x18>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 0307 	and.w	r3, r3, #7
}
 800262e:	4618      	mov	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	2b00      	cmp	r3, #0
 800264c:	db0b      	blt.n	8002666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	f003 021f 	and.w	r2, r3, #31
 8002654:	4907      	ldr	r1, [pc, #28]	@ (8002674 <__NVIC_EnableIRQ+0x38>)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	2001      	movs	r0, #1
 800265e:	fa00 f202 	lsl.w	r2, r0, r2
 8002662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000e100 	.word	0xe000e100

08002678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002688:	2b00      	cmp	r3, #0
 800268a:	db0a      	blt.n	80026a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	490c      	ldr	r1, [pc, #48]	@ (80026c4 <__NVIC_SetPriority+0x4c>)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	0112      	lsls	r2, r2, #4
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	440b      	add	r3, r1
 800269c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a0:	e00a      	b.n	80026b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4908      	ldr	r1, [pc, #32]	@ (80026c8 <__NVIC_SetPriority+0x50>)
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	3b04      	subs	r3, #4
 80026b0:	0112      	lsls	r2, r2, #4
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	440b      	add	r3, r1
 80026b6:	761a      	strb	r2, [r3, #24]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000e100 	.word	0xe000e100
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	@ 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f1c3 0307 	rsb	r3, r3, #7
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	bf28      	it	cs
 80026ea:	2304      	movcs	r3, #4
 80026ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d902      	bls.n	80026fc <NVIC_EncodePriority+0x30>
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3b03      	subs	r3, #3
 80026fa:	e000      	b.n	80026fe <NVIC_EncodePriority+0x32>
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43da      	mvns	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	401a      	ands	r2, r3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002714:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	fa01 f303 	lsl.w	r3, r1, r3
 800271e:	43d9      	mvns	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002724:	4313      	orrs	r3, r2
         );
}
 8002726:	4618      	mov	r0, r3
 8002728:	3724      	adds	r7, #36	@ 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002744:	d301      	bcc.n	800274a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274a:	4a0a      	ldr	r2, [pc, #40]	@ (8002774 <SysTick_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002752:	210f      	movs	r1, #15
 8002754:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002758:	f7ff ff8e 	bl	8002678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800275c:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <SysTick_Config+0x40>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002762:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <SysTick_Config+0x40>)
 8002764:	2207      	movs	r2, #7
 8002766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff29 	bl	80025d8 <__NVIC_SetPriorityGrouping>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027a0:	f7ff ff3e 	bl	8002620 <__NVIC_GetPriorityGrouping>
 80027a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f7ff ff8e 	bl	80026cc <NVIC_EncodePriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff5d 	bl	8002678 <__NVIC_SetPriority>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff31 	bl	800263c <__NVIC_EnableIRQ>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff ffa2 	bl	8002734 <SysTick_Config>
 80027f0:	4603      	mov	r3, r0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e031      	b.n	8002870 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d008      	beq.n	800282a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2204      	movs	r2, #4
 800281c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e022      	b.n	8002870 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0201 	bic.w	r2, r2, #1
 8002838:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 020e 	bic.w	r2, r2, #14
 8002848:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	f003 021c 	and.w	r2, r3, #28
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	2101      	movs	r1, #1
 8002858:	fa01 f202 	lsl.w	r2, r1, r2
 800285c:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002884:	2300      	movs	r3, #0
 8002886:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d005      	beq.n	80028a0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2204      	movs	r2, #4
 8002898:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	73fb      	strb	r3, [r7, #15]
 800289e:	e029      	b.n	80028f4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0201 	bic.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 020e 	bic.w	r2, r2, #14
 80028be:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c4:	f003 021c 	and.w	r2, r3, #28
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028cc:	2101      	movs	r1, #1
 80028ce:	fa01 f202 	lsl.w	r2, r1, r2
 80028d2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	4798      	blx	r3
    }
  }
  return status;
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002900:	b480      	push	{r7}
 8002902:	b087      	sub	sp, #28
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800290a:	2300      	movs	r3, #0
 800290c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800290e:	e166      	b.n	8002bde <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	2101      	movs	r1, #1
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	fa01 f303 	lsl.w	r3, r1, r3
 800291c:	4013      	ands	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 8158 	beq.w	8002bd8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b01      	cmp	r3, #1
 8002932:	d005      	beq.n	8002940 <HAL_GPIO_Init+0x40>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 0303 	and.w	r3, r3, #3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d130      	bne.n	80029a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	2203      	movs	r2, #3
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	4013      	ands	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	4313      	orrs	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002976:	2201      	movs	r2, #1
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43db      	mvns	r3, r3
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4013      	ands	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	091b      	lsrs	r3, r3, #4
 800298c:	f003 0201 	and.w	r2, r3, #1
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	2b03      	cmp	r3, #3
 80029ac:	d017      	beq.n	80029de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	2203      	movs	r2, #3
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	43db      	mvns	r3, r3
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4013      	ands	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f003 0303 	and.w	r3, r3, #3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d123      	bne.n	8002a32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	08da      	lsrs	r2, r3, #3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3208      	adds	r2, #8
 80029f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	220f      	movs	r2, #15
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	691a      	ldr	r2, [r3, #16]
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	08da      	lsrs	r2, r3, #3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3208      	adds	r2, #8
 8002a2c:	6939      	ldr	r1, [r7, #16]
 8002a2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a42:	43db      	mvns	r3, r3
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	4013      	ands	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0203 	and.w	r2, r3, #3
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 80b2 	beq.w	8002bd8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a74:	4b61      	ldr	r3, [pc, #388]	@ (8002bfc <HAL_GPIO_Init+0x2fc>)
 8002a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a78:	4a60      	ldr	r2, [pc, #384]	@ (8002bfc <HAL_GPIO_Init+0x2fc>)
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a80:	4b5e      	ldr	r3, [pc, #376]	@ (8002bfc <HAL_GPIO_Init+0x2fc>)
 8002a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	60bb      	str	r3, [r7, #8]
 8002a8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a8c:	4a5c      	ldr	r2, [pc, #368]	@ (8002c00 <HAL_GPIO_Init+0x300>)
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	089b      	lsrs	r3, r3, #2
 8002a92:	3302      	adds	r3, #2
 8002a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f003 0303 	and.w	r3, r3, #3
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	220f      	movs	r2, #15
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4013      	ands	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ab6:	d02b      	beq.n	8002b10 <HAL_GPIO_Init+0x210>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a52      	ldr	r2, [pc, #328]	@ (8002c04 <HAL_GPIO_Init+0x304>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d025      	beq.n	8002b0c <HAL_GPIO_Init+0x20c>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a51      	ldr	r2, [pc, #324]	@ (8002c08 <HAL_GPIO_Init+0x308>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d01f      	beq.n	8002b08 <HAL_GPIO_Init+0x208>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a50      	ldr	r2, [pc, #320]	@ (8002c0c <HAL_GPIO_Init+0x30c>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d019      	beq.n	8002b04 <HAL_GPIO_Init+0x204>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a4f      	ldr	r2, [pc, #316]	@ (8002c10 <HAL_GPIO_Init+0x310>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d013      	beq.n	8002b00 <HAL_GPIO_Init+0x200>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a4e      	ldr	r2, [pc, #312]	@ (8002c14 <HAL_GPIO_Init+0x314>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d00d      	beq.n	8002afc <HAL_GPIO_Init+0x1fc>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a4d      	ldr	r2, [pc, #308]	@ (8002c18 <HAL_GPIO_Init+0x318>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d007      	beq.n	8002af8 <HAL_GPIO_Init+0x1f8>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a4c      	ldr	r2, [pc, #304]	@ (8002c1c <HAL_GPIO_Init+0x31c>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d101      	bne.n	8002af4 <HAL_GPIO_Init+0x1f4>
 8002af0:	2307      	movs	r3, #7
 8002af2:	e00e      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002af4:	2308      	movs	r3, #8
 8002af6:	e00c      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002af8:	2306      	movs	r3, #6
 8002afa:	e00a      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002afc:	2305      	movs	r3, #5
 8002afe:	e008      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002b00:	2304      	movs	r3, #4
 8002b02:	e006      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002b04:	2303      	movs	r3, #3
 8002b06:	e004      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	e002      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e000      	b.n	8002b12 <HAL_GPIO_Init+0x212>
 8002b10:	2300      	movs	r3, #0
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	f002 0203 	and.w	r2, r2, #3
 8002b18:	0092      	lsls	r2, r2, #2
 8002b1a:	4093      	lsls	r3, r2
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b22:	4937      	ldr	r1, [pc, #220]	@ (8002c00 <HAL_GPIO_Init+0x300>)
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	089b      	lsrs	r3, r3, #2
 8002b28:	3302      	adds	r3, #2
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b30:	4b3b      	ldr	r3, [pc, #236]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b54:	4a32      	ldr	r2, [pc, #200]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b5a:	4b31      	ldr	r3, [pc, #196]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4013      	ands	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b7e:	4a28      	ldr	r2, [pc, #160]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b84:	4b26      	ldr	r3, [pc, #152]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	4013      	ands	r3, r2
 8002b92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002bae:	4b1c      	ldr	r3, [pc, #112]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bd2:	4a13      	ldr	r2, [pc, #76]	@ (8002c20 <HAL_GPIO_Init+0x320>)
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f47f ae91 	bne.w	8002910 <HAL_GPIO_Init+0x10>
  }
}
 8002bee:	bf00      	nop
 8002bf0:	bf00      	nop
 8002bf2:	371c      	adds	r7, #28
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	40010000 	.word	0x40010000
 8002c04:	48000400 	.word	0x48000400
 8002c08:	48000800 	.word	0x48000800
 8002c0c:	48000c00 	.word	0x48000c00
 8002c10:	48001000 	.word	0x48001000
 8002c14:	48001400 	.word	0x48001400
 8002c18:	48001800 	.word	0x48001800
 8002c1c:	48001c00 	.word	0x48001c00
 8002c20:	40010400 	.word	0x40010400

08002c24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	887b      	ldrh	r3, [r7, #2]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d002      	beq.n	8002c42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	73fb      	strb	r3, [r7, #15]
 8002c40:	e001      	b.n	8002c46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	807b      	strh	r3, [r7, #2]
 8002c60:	4613      	mov	r3, r2
 8002c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c64:	787b      	ldrb	r3, [r7, #1]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c6a:	887a      	ldrh	r2, [r7, #2]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c70:	e002      	b.n	8002c78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c72:	887a      	ldrh	r2, [r7, #2]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e08d      	b.n	8002db2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d106      	bne.n	8002cb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff f8b4 	bl	8001e18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2224      	movs	r2, #36	@ 0x24
 8002cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0201 	bic.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ce4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d107      	bne.n	8002cfe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cfa:	609a      	str	r2, [r3, #8]
 8002cfc:	e006      	b.n	8002d0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689a      	ldr	r2, [r3, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d108      	bne.n	8002d26 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d22:	605a      	str	r2, [r3, #4]
 8002d24:	e007      	b.n	8002d36 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691a      	ldr	r2, [r3, #16]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69d9      	ldr	r1, [r3, #28]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a1a      	ldr	r2, [r3, #32]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2220      	movs	r2, #32
 8002d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af02      	add	r7, sp, #8
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	607a      	str	r2, [r7, #4]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	460b      	mov	r3, r1
 8002dca:	817b      	strh	r3, [r7, #10]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b20      	cmp	r3, #32
 8002dda:	f040 80fd 	bne.w	8002fd8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d101      	bne.n	8002dec <HAL_I2C_Master_Transmit+0x30>
 8002de8:	2302      	movs	r3, #2
 8002dea:	e0f6      	b.n	8002fda <HAL_I2C_Master_Transmit+0x21e>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002df4:	f7ff fbc0 	bl	8002578 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	2319      	movs	r3, #25
 8002e00:	2201      	movs	r2, #1
 8002e02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 f914 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e0e1      	b.n	8002fda <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2221      	movs	r2, #33	@ 0x21
 8002e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2210      	movs	r2, #16
 8002e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	893a      	ldrh	r2, [r7, #8]
 8002e36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	2bff      	cmp	r3, #255	@ 0xff
 8002e46:	d906      	bls.n	8002e56 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	22ff      	movs	r2, #255	@ 0xff
 8002e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002e4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e52:	617b      	str	r3, [r7, #20]
 8002e54:	e007      	b.n	8002e66 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002e60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e64:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d024      	beq.n	8002eb8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	781a      	ldrb	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7e:	1c5a      	adds	r2, r3, #1
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	8979      	ldrh	r1, [r7, #10]
 8002eaa:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe4 <HAL_I2C_Master_Transmit+0x228>)
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f000 fa83 	bl	80033bc <I2C_TransferConfig>
 8002eb6:	e066      	b.n	8002f86 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	8979      	ldrh	r1, [r7, #10]
 8002ec0:	4b48      	ldr	r3, [pc, #288]	@ (8002fe4 <HAL_I2C_Master_Transmit+0x228>)
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 fa78 	bl	80033bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002ecc:	e05b      	b.n	8002f86 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	6a39      	ldr	r1, [r7, #32]
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f907 	bl	80030e6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e07b      	b.n	8002fda <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee6:	781a      	ldrb	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d034      	beq.n	8002f86 <HAL_I2C_Master_Transmit+0x1ca>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d130      	bne.n	8002f86 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	6a3b      	ldr	r3, [r7, #32]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2180      	movs	r1, #128	@ 0x80
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 f880 	bl	8003034 <I2C_WaitOnFlagUntilTimeout>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e04d      	b.n	8002fda <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	2bff      	cmp	r3, #255	@ 0xff
 8002f46:	d90e      	bls.n	8002f66 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	22ff      	movs	r2, #255	@ 0xff
 8002f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	8979      	ldrh	r1, [r7, #10]
 8002f56:	2300      	movs	r3, #0
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 fa2c 	bl	80033bc <I2C_TransferConfig>
 8002f64:	e00f      	b.n	8002f86 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6a:	b29a      	uxth	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	8979      	ldrh	r1, [r7, #10]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 fa1b 	bl	80033bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d19e      	bne.n	8002ece <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	6a39      	ldr	r1, [r7, #32]
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f8ed 	bl	8003174 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e01a      	b.n	8002fda <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6859      	ldr	r1, [r3, #4]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe8 <HAL_I2C_Master_Transmit+0x22c>)
 8002fb8:	400b      	ands	r3, r1
 8002fba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	e000      	b.n	8002fda <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002fd8:	2302      	movs	r3, #2
  }
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3718      	adds	r7, #24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	80002000 	.word	0x80002000
 8002fe8:	fe00e800 	.word	0xfe00e800

08002fec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d103      	bne.n	800300a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b01      	cmp	r3, #1
 8003016:	d007      	beq.n	8003028 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	699a      	ldr	r2, [r3, #24]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f042 0201 	orr.w	r2, r2, #1
 8003026:	619a      	str	r2, [r3, #24]
  }
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	603b      	str	r3, [r7, #0]
 8003040:	4613      	mov	r3, r2
 8003042:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003044:	e03b      	b.n	80030be <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	6839      	ldr	r1, [r7, #0]
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 f8d6 	bl	80031fc <I2C_IsErrorOccurred>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e041      	b.n	80030de <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003060:	d02d      	beq.n	80030be <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003062:	f7ff fa89 	bl	8002578 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	429a      	cmp	r2, r3
 8003070:	d302      	bcc.n	8003078 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d122      	bne.n	80030be <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699a      	ldr	r2, [r3, #24]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	4013      	ands	r3, r2
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	429a      	cmp	r2, r3
 8003086:	bf0c      	ite	eq
 8003088:	2301      	moveq	r3, #1
 800308a:	2300      	movne	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	461a      	mov	r2, r3
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	429a      	cmp	r2, r3
 8003094:	d113      	bne.n	80030be <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309a:	f043 0220 	orr.w	r2, r3, #32
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2220      	movs	r2, #32
 80030a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e00f      	b.n	80030de <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	699a      	ldr	r2, [r3, #24]
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4013      	ands	r3, r2
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	bf0c      	ite	eq
 80030ce:	2301      	moveq	r3, #1
 80030d0:	2300      	movne	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d0b4      	beq.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b084      	sub	sp, #16
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030f2:	e033      	b.n	800315c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	68b9      	ldr	r1, [r7, #8]
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f87f 	bl	80031fc <I2C_IsErrorOccurred>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e031      	b.n	800316c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800310e:	d025      	beq.n	800315c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003110:	f7ff fa32 	bl	8002578 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	429a      	cmp	r2, r3
 800311e:	d302      	bcc.n	8003126 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d11a      	bne.n	800315c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b02      	cmp	r3, #2
 8003132:	d013      	beq.n	800315c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	f043 0220 	orr.w	r2, r3, #32
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2220      	movs	r2, #32
 8003144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e007      	b.n	800316c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b02      	cmp	r3, #2
 8003168:	d1c4      	bne.n	80030f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003180:	e02f      	b.n	80031e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 f838 	bl	80031fc <I2C_IsErrorOccurred>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e02d      	b.n	80031f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003196:	f7ff f9ef 	bl	8002578 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d302      	bcc.n	80031ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d11a      	bne.n	80031e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	d013      	beq.n	80031e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	f043 0220 	orr.w	r2, r3, #32
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2220      	movs	r2, #32
 80031ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e007      	b.n	80031f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	f003 0320 	and.w	r3, r3, #32
 80031ec:	2b20      	cmp	r3, #32
 80031ee:	d1c8      	bne.n	8003182 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031f0:	2300      	movs	r3, #0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08a      	sub	sp, #40	@ 0x28
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	f003 0310 	and.w	r3, r3, #16
 8003224:	2b00      	cmp	r3, #0
 8003226:	d068      	beq.n	80032fa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2210      	movs	r2, #16
 800322e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003230:	e049      	b.n	80032c6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003238:	d045      	beq.n	80032c6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800323a:	f7ff f99d 	bl	8002578 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	429a      	cmp	r2, r3
 8003248:	d302      	bcc.n	8003250 <I2C_IsErrorOccurred+0x54>
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d13a      	bne.n	80032c6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800325a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003262:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800326e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003272:	d121      	bne.n	80032b8 <I2C_IsErrorOccurred+0xbc>
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800327a:	d01d      	beq.n	80032b8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	2b20      	cmp	r3, #32
 8003280:	d01a      	beq.n	80032b8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003290:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003292:	f7ff f971 	bl	8002578 <HAL_GetTick>
 8003296:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003298:	e00e      	b.n	80032b8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800329a:	f7ff f96d 	bl	8002578 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b19      	cmp	r3, #25
 80032a6:	d907      	bls.n	80032b8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	f043 0320 	orr.w	r3, r3, #32
 80032ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80032b6:	e006      	b.n	80032c6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	f003 0320 	and.w	r3, r3, #32
 80032c2:	2b20      	cmp	r3, #32
 80032c4:	d1e9      	bne.n	800329a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	f003 0320 	and.w	r3, r3, #32
 80032d0:	2b20      	cmp	r3, #32
 80032d2:	d003      	beq.n	80032dc <I2C_IsErrorOccurred+0xe0>
 80032d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0aa      	beq.n	8003232 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80032dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d103      	bne.n	80032ec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2220      	movs	r2, #32
 80032ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	f043 0304 	orr.w	r3, r3, #4
 80032f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00b      	beq.n	8003324 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800330c:	6a3b      	ldr	r3, [r7, #32]
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800331c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00b      	beq.n	8003346 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	f043 0308 	orr.w	r3, r3, #8
 8003334:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800333e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00b      	beq.n	8003368 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	f043 0302 	orr.w	r3, r3, #2
 8003356:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003360:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003368:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800336c:	2b00      	cmp	r3, #0
 800336e:	d01c      	beq.n	80033aa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f7ff fe3b 	bl	8002fec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6859      	ldr	r1, [r3, #4]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	4b0d      	ldr	r3, [pc, #52]	@ (80033b8 <I2C_IsErrorOccurred+0x1bc>)
 8003382:	400b      	ands	r3, r1
 8003384:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	431a      	orrs	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2220      	movs	r2, #32
 8003396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80033aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3728      	adds	r7, #40	@ 0x28
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	fe00e800 	.word	0xfe00e800

080033bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80033bc:	b480      	push	{r7}
 80033be:	b087      	sub	sp, #28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	607b      	str	r3, [r7, #4]
 80033c6:	460b      	mov	r3, r1
 80033c8:	817b      	strh	r3, [r7, #10]
 80033ca:	4613      	mov	r3, r2
 80033cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033ce:	897b      	ldrh	r3, [r7, #10]
 80033d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80033d4:	7a7b      	ldrb	r3, [r7, #9]
 80033d6:	041b      	lsls	r3, r3, #16
 80033d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033dc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033e2:	6a3b      	ldr	r3, [r7, #32]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033ea:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	0d5b      	lsrs	r3, r3, #21
 80033f6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80033fa:	4b08      	ldr	r3, [pc, #32]	@ (800341c <I2C_TransferConfig+0x60>)
 80033fc:	430b      	orrs	r3, r1
 80033fe:	43db      	mvns	r3, r3
 8003400:	ea02 0103 	and.w	r1, r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	697a      	ldr	r2, [r7, #20]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	03ff63ff 	.word	0x03ff63ff

08003420 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b20      	cmp	r3, #32
 8003434:	d138      	bne.n	80034a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800343c:	2b01      	cmp	r3, #1
 800343e:	d101      	bne.n	8003444 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003440:	2302      	movs	r3, #2
 8003442:	e032      	b.n	80034aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2224      	movs	r2, #36	@ 0x24
 8003450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0201 	bic.w	r2, r2, #1
 8003462:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003472:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2220      	movs	r2, #32
 8003498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034a4:	2300      	movs	r3, #0
 80034a6:	e000      	b.n	80034aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80034a8:	2302      	movs	r3, #2
  }
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b085      	sub	sp, #20
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b20      	cmp	r3, #32
 80034ca:	d139      	bne.n	8003540 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d101      	bne.n	80034da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80034d6:	2302      	movs	r3, #2
 80034d8:	e033      	b.n	8003542 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2224      	movs	r2, #36	@ 0x24
 80034e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0201 	bic.w	r2, r2, #1
 80034f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003508:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	021b      	lsls	r3, r3, #8
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0201 	orr.w	r2, r2, #1
 800352a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	e000      	b.n	8003542 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003540:	2302      	movs	r3, #2
  }
}
 8003542:	4618      	mov	r0, r3
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b086      	sub	sp, #24
 8003552:	af02      	add	r7, sp, #8
 8003554:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e101      	b.n	8003764 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7fe fdb5 	bl	80020e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2203      	movs	r2, #3
 800357e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4618      	mov	r0, r3
 800358e:	f004 fc5c 	bl	8007e4a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	7c1a      	ldrb	r2, [r3, #16]
 800359a:	f88d 2000 	strb.w	r2, [sp]
 800359e:	3304      	adds	r3, #4
 80035a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035a2:	f004 fc25 	bl	8007df0 <USB_CoreInit>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0d5      	b.n	8003764 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2100      	movs	r1, #0
 80035be:	4618      	mov	r0, r3
 80035c0:	f004 fc54 	bl	8007e6c <USB_SetCurrentMode>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d005      	beq.n	80035d6 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2202      	movs	r2, #2
 80035ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e0c6      	b.n	8003764 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	73fb      	strb	r3, [r7, #15]
 80035da:	e04a      	b.n	8003672 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80035dc:	7bfa      	ldrb	r2, [r7, #15]
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	3315      	adds	r3, #21
 80035ec:	2201      	movs	r2, #1
 80035ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035f0:	7bfa      	ldrb	r2, [r7, #15]
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	3314      	adds	r3, #20
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003604:	7bfa      	ldrb	r2, [r7, #15]
 8003606:	7bfb      	ldrb	r3, [r7, #15]
 8003608:	b298      	uxth	r0, r3
 800360a:	6879      	ldr	r1, [r7, #4]
 800360c:	4613      	mov	r3, r2
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	4413      	add	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	440b      	add	r3, r1
 8003616:	332e      	adds	r3, #46	@ 0x2e
 8003618:	4602      	mov	r2, r0
 800361a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800361c:	7bfa      	ldrb	r2, [r7, #15]
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	4613      	mov	r3, r2
 8003622:	00db      	lsls	r3, r3, #3
 8003624:	4413      	add	r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	3318      	adds	r3, #24
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003630:	7bfa      	ldrb	r2, [r7, #15]
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	331c      	adds	r3, #28
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003644:	7bfa      	ldrb	r2, [r7, #15]
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	4413      	add	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	3320      	adds	r3, #32
 8003654:	2200      	movs	r2, #0
 8003656:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003658:	7bfa      	ldrb	r2, [r7, #15]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4413      	add	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	3324      	adds	r3, #36	@ 0x24
 8003668:	2200      	movs	r2, #0
 800366a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	3301      	adds	r3, #1
 8003670:	73fb      	strb	r3, [r7, #15]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	791b      	ldrb	r3, [r3, #4]
 8003676:	7bfa      	ldrb	r2, [r7, #15]
 8003678:	429a      	cmp	r2, r3
 800367a:	d3af      	bcc.n	80035dc <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800367c:	2300      	movs	r3, #0
 800367e:	73fb      	strb	r3, [r7, #15]
 8003680:	e044      	b.n	800370c <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003682:	7bfa      	ldrb	r2, [r7, #15]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	00db      	lsls	r3, r3, #3
 800368a:	4413      	add	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003694:	2200      	movs	r2, #0
 8003696:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003698:	7bfa      	ldrb	r2, [r7, #15]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	4413      	add	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80036aa:	7bfa      	ldrb	r2, [r7, #15]
 80036ac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80036ae:	7bfa      	ldrb	r2, [r7, #15]
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80036c0:	2200      	movs	r2, #0
 80036c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80036c4:	7bfa      	ldrb	r2, [r7, #15]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	4413      	add	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80036da:	7bfa      	ldrb	r2, [r7, #15]
 80036dc:	6879      	ldr	r1, [r7, #4]
 80036de:	4613      	mov	r3, r2
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	4413      	add	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	440b      	add	r3, r1
 80036e8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036f0:	7bfa      	ldrb	r2, [r7, #15]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	4413      	add	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003706:	7bfb      	ldrb	r3, [r7, #15]
 8003708:	3301      	adds	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	791b      	ldrb	r3, [r3, #4]
 8003710:	7bfa      	ldrb	r2, [r7, #15]
 8003712:	429a      	cmp	r2, r3
 8003714:	d3b5      	bcc.n	8003682 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6818      	ldr	r0, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	7c1a      	ldrb	r2, [r3, #16]
 800371e:	f88d 2000 	strb.w	r2, [sp]
 8003722:	3304      	adds	r3, #4
 8003724:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003726:	f004 fbed 	bl	8007f04 <USB_DevInit>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e013      	b.n	8003764 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	7b1b      	ldrb	r3, [r3, #12]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d102      	bne.n	8003758 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f80a 	bl	800376c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4618      	mov	r0, r3
 800375e:	f004 fd92 	bl	8008286 <USB_DevDisconnect>

  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800379a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800379e:	f043 0303 	orr.w	r3, r3, #3
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037b8:	4b05      	ldr	r3, [pc, #20]	@ (80037d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a04      	ldr	r2, [pc, #16]	@ (80037d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037c2:	6013      	str	r3, [r2, #0]
}
 80037c4:	bf00      	nop
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	40007000 	.word	0x40007000

080037d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80037d8:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <HAL_PWREx_GetVoltageRange+0x18>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40007000 	.word	0x40007000

080037f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037fe:	d130      	bne.n	8003862 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003800:	4b23      	ldr	r3, [pc, #140]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800380c:	d038      	beq.n	8003880 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800380e:	4b20      	ldr	r3, [pc, #128]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003816:	4a1e      	ldr	r2, [pc, #120]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003818:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800381c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800381e:	4b1d      	ldr	r3, [pc, #116]	@ (8003894 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2232      	movs	r2, #50	@ 0x32
 8003824:	fb02 f303 	mul.w	r3, r2, r3
 8003828:	4a1b      	ldr	r2, [pc, #108]	@ (8003898 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	0c9b      	lsrs	r3, r3, #18
 8003830:	3301      	adds	r3, #1
 8003832:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003834:	e002      	b.n	800383c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	3b01      	subs	r3, #1
 800383a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800383c:	4b14      	ldr	r3, [pc, #80]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003848:	d102      	bne.n	8003850 <HAL_PWREx_ControlVoltageScaling+0x60>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1f2      	bne.n	8003836 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003850:	4b0f      	ldr	r3, [pc, #60]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800385c:	d110      	bne.n	8003880 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e00f      	b.n	8003882 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003862:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800386a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800386e:	d007      	beq.n	8003880 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003870:	4b07      	ldr	r3, [pc, #28]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003878:	4a05      	ldr	r2, [pc, #20]	@ (8003890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800387a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800387e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40007000 	.word	0x40007000
 8003894:	20000010 	.word	0x20000010
 8003898:	431bde83 	.word	0x431bde83

0800389c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80038a0:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	4a04      	ldr	r2, [pc, #16]	@ (80038b8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80038a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038aa:	6053      	str	r3, [r2, #4]
}
 80038ac:	bf00      	nop
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	40007000 	.word	0x40007000

080038bc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80038c0:	4b05      	ldr	r3, [pc, #20]	@ (80038d8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	4a04      	ldr	r2, [pc, #16]	@ (80038d8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80038c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038ca:	6053      	str	r3, [r2, #4]
}
 80038cc:	bf00      	nop
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40007000 	.word	0x40007000

080038dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d102      	bne.n	80038f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	f000 bc08 	b.w	8004100 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038f0:	4b96      	ldr	r3, [pc, #600]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 030c 	and.w	r3, r3, #12
 80038f8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038fa:	4b94      	ldr	r3, [pc, #592]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0310 	and.w	r3, r3, #16
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80e4 	beq.w	8003ada <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d007      	beq.n	8003928 <HAL_RCC_OscConfig+0x4c>
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	2b0c      	cmp	r3, #12
 800391c:	f040 808b 	bne.w	8003a36 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	2b01      	cmp	r3, #1
 8003924:	f040 8087 	bne.w	8003a36 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003928:	4b88      	ldr	r3, [pc, #544]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_RCC_OscConfig+0x64>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e3df      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1a      	ldr	r2, [r3, #32]
 8003944:	4b81      	ldr	r3, [pc, #516]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b00      	cmp	r3, #0
 800394e:	d004      	beq.n	800395a <HAL_RCC_OscConfig+0x7e>
 8003950:	4b7e      	ldr	r3, [pc, #504]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003958:	e005      	b.n	8003966 <HAL_RCC_OscConfig+0x8a>
 800395a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 800395c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003960:	091b      	lsrs	r3, r3, #4
 8003962:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003966:	4293      	cmp	r3, r2
 8003968:	d223      	bcs.n	80039b2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	4618      	mov	r0, r3
 8003970:	f000 fd92 	bl	8004498 <RCC_SetFlashLatencyFromMSIRange>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e3c0      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800397e:	4b73      	ldr	r3, [pc, #460]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a72      	ldr	r2, [pc, #456]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003984:	f043 0308 	orr.w	r3, r3, #8
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b70      	ldr	r3, [pc, #448]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	496d      	ldr	r1, [pc, #436]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003998:	4313      	orrs	r3, r2
 800399a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800399c:	4b6b      	ldr	r3, [pc, #428]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	69db      	ldr	r3, [r3, #28]
 80039a8:	021b      	lsls	r3, r3, #8
 80039aa:	4968      	ldr	r1, [pc, #416]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	604b      	str	r3, [r1, #4]
 80039b0:	e025      	b.n	80039fe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039b2:	4b66      	ldr	r3, [pc, #408]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a65      	ldr	r2, [pc, #404]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039b8:	f043 0308 	orr.w	r3, r3, #8
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	4b63      	ldr	r3, [pc, #396]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	4960      	ldr	r1, [pc, #384]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039d0:	4b5e      	ldr	r3, [pc, #376]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	021b      	lsls	r3, r3, #8
 80039de:	495b      	ldr	r1, [pc, #364]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fd52 	bl	8004498 <RCC_SetFlashLatencyFromMSIRange>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e380      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039fe:	f000 fc87 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 8003a02:	4602      	mov	r2, r0
 8003a04:	4b51      	ldr	r3, [pc, #324]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	091b      	lsrs	r3, r3, #4
 8003a0a:	f003 030f 	and.w	r3, r3, #15
 8003a0e:	4950      	ldr	r1, [pc, #320]	@ (8003b50 <HAL_RCC_OscConfig+0x274>)
 8003a10:	5ccb      	ldrb	r3, [r1, r3]
 8003a12:	f003 031f 	and.w	r3, r3, #31
 8003a16:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1a:	4a4e      	ldr	r2, [pc, #312]	@ (8003b54 <HAL_RCC_OscConfig+0x278>)
 8003a1c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003b58 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fe fd58 	bl	80024d8 <HAL_InitTick>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d052      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	e364      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d032      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a3e:	4b43      	ldr	r3, [pc, #268]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a42      	ldr	r2, [pc, #264]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a44:	f043 0301 	orr.w	r3, r3, #1
 8003a48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a4a:	f7fe fd95 	bl	8002578 <HAL_GetTick>
 8003a4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a52:	f7fe fd91 	bl	8002578 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e34d      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a64:	4b39      	ldr	r3, [pc, #228]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a70:	4b36      	ldr	r3, [pc, #216]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a35      	ldr	r2, [pc, #212]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a76:	f043 0308 	orr.w	r3, r3, #8
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	4b33      	ldr	r3, [pc, #204]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	4930      	ldr	r1, [pc, #192]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	492b      	ldr	r1, [pc, #172]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	604b      	str	r3, [r1, #4]
 8003aa2:	e01a      	b.n	8003ada <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003aa4:	4b29      	ldr	r3, [pc, #164]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a28      	ldr	r2, [pc, #160]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003aaa:	f023 0301 	bic.w	r3, r3, #1
 8003aae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe fd62 	bl	8002578 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ab8:	f7fe fd5e 	bl	8002578 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e31a      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003aca:	4b20      	ldr	r3, [pc, #128]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x1dc>
 8003ad6:	e000      	b.n	8003ada <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ad8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d073      	beq.n	8003bce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	d005      	beq.n	8003af8 <HAL_RCC_OscConfig+0x21c>
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	2b0c      	cmp	r3, #12
 8003af0:	d10e      	bne.n	8003b10 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	2b03      	cmp	r3, #3
 8003af6:	d10b      	bne.n	8003b10 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af8:	4b14      	ldr	r3, [pc, #80]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d063      	beq.n	8003bcc <HAL_RCC_OscConfig+0x2f0>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d15f      	bne.n	8003bcc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e2f7      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b18:	d106      	bne.n	8003b28 <HAL_RCC_OscConfig+0x24c>
 8003b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a0b      	ldr	r2, [pc, #44]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e025      	b.n	8003b74 <HAL_RCC_OscConfig+0x298>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b30:	d114      	bne.n	8003b5c <HAL_RCC_OscConfig+0x280>
 8003b32:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a05      	ldr	r2, [pc, #20]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003b38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	4b03      	ldr	r3, [pc, #12]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a02      	ldr	r2, [pc, #8]	@ (8003b4c <HAL_RCC_OscConfig+0x270>)
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	e013      	b.n	8003b74 <HAL_RCC_OscConfig+0x298>
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	0800c5d0 	.word	0x0800c5d0
 8003b54:	20000010 	.word	0x20000010
 8003b58:	20000014 	.word	0x20000014
 8003b5c:	4ba0      	ldr	r3, [pc, #640]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a9f      	ldr	r2, [pc, #636]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003b62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b66:	6013      	str	r3, [r2, #0]
 8003b68:	4b9d      	ldr	r3, [pc, #628]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a9c      	ldr	r2, [pc, #624]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003b6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d013      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7c:	f7fe fcfc 	bl	8002578 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b84:	f7fe fcf8 	bl	8002578 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b64      	cmp	r3, #100	@ 0x64
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e2b4      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b96:	4b92      	ldr	r3, [pc, #584]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d0f0      	beq.n	8003b84 <HAL_RCC_OscConfig+0x2a8>
 8003ba2:	e014      	b.n	8003bce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7fe fce8 	bl	8002578 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bac:	f7fe fce4 	bl	8002578 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b64      	cmp	r3, #100	@ 0x64
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e2a0      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bbe:	4b88      	ldr	r3, [pc, #544]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1f0      	bne.n	8003bac <HAL_RCC_OscConfig+0x2d0>
 8003bca:	e000      	b.n	8003bce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d060      	beq.n	8003c9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d005      	beq.n	8003bec <HAL_RCC_OscConfig+0x310>
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	2b0c      	cmp	r3, #12
 8003be4:	d119      	bne.n	8003c1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d116      	bne.n	8003c1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bec:	4b7c      	ldr	r3, [pc, #496]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d005      	beq.n	8003c04 <HAL_RCC_OscConfig+0x328>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e27d      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c04:	4b76      	ldr	r3, [pc, #472]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	061b      	lsls	r3, r3, #24
 8003c12:	4973      	ldr	r1, [pc, #460]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c18:	e040      	b.n	8003c9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d023      	beq.n	8003c6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c22:	4b6f      	ldr	r3, [pc, #444]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a6e      	ldr	r2, [pc, #440]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2e:	f7fe fca3 	bl	8002578 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c36:	f7fe fc9f 	bl	8002578 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e25b      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c48:	4b65      	ldr	r3, [pc, #404]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f0      	beq.n	8003c36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c54:	4b62      	ldr	r3, [pc, #392]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	061b      	lsls	r3, r3, #24
 8003c62:	495f      	ldr	r1, [pc, #380]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	604b      	str	r3, [r1, #4]
 8003c68:	e018      	b.n	8003c9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a5c      	ldr	r2, [pc, #368]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c76:	f7fe fc7f 	bl	8002578 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c7e:	f7fe fc7b 	bl	8002578 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e237      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c90:	4b53      	ldr	r3, [pc, #332]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1f0      	bne.n	8003c7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d03c      	beq.n	8003d22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01c      	beq.n	8003cea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cb0:	4b4b      	ldr	r3, [pc, #300]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cb6:	4a4a      	ldr	r2, [pc, #296]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003cb8:	f043 0301 	orr.w	r3, r3, #1
 8003cbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc0:	f7fe fc5a 	bl	8002578 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc8:	f7fe fc56 	bl	8002578 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e212      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cda:	4b41      	ldr	r3, [pc, #260]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0ef      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x3ec>
 8003ce8:	e01b      	b.n	8003d22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cea:	4b3d      	ldr	r3, [pc, #244]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cf0:	4a3b      	ldr	r2, [pc, #236]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003cf2:	f023 0301 	bic.w	r3, r3, #1
 8003cf6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfa:	f7fe fc3d 	bl	8002578 <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d00:	e008      	b.n	8003d14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d02:	f7fe fc39 	bl	8002578 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e1f5      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d14:	4b32      	ldr	r3, [pc, #200]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1ef      	bne.n	8003d02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0304 	and.w	r3, r3, #4
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f000 80a6 	beq.w	8003e7c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d30:	2300      	movs	r3, #0
 8003d32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d34:	4b2a      	ldr	r3, [pc, #168]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10d      	bne.n	8003d5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d40:	4b27      	ldr	r3, [pc, #156]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d44:	4a26      	ldr	r2, [pc, #152]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d4c:	4b24      	ldr	r3, [pc, #144]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d54:	60bb      	str	r3, [r7, #8]
 8003d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d5c:	4b21      	ldr	r3, [pc, #132]	@ (8003de4 <HAL_RCC_OscConfig+0x508>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d118      	bne.n	8003d9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d68:	4b1e      	ldr	r3, [pc, #120]	@ (8003de4 <HAL_RCC_OscConfig+0x508>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003de4 <HAL_RCC_OscConfig+0x508>)
 8003d6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d74:	f7fe fc00 	bl	8002578 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d7c:	f7fe fbfc 	bl	8002578 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e1b8      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d8e:	4b15      	ldr	r3, [pc, #84]	@ (8003de4 <HAL_RCC_OscConfig+0x508>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d108      	bne.n	8003db4 <HAL_RCC_OscConfig+0x4d8>
 8003da2:	4b0f      	ldr	r3, [pc, #60]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da8:	4a0d      	ldr	r2, [pc, #52]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003daa:	f043 0301 	orr.w	r3, r3, #1
 8003dae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003db2:	e029      	b.n	8003e08 <HAL_RCC_OscConfig+0x52c>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b05      	cmp	r3, #5
 8003dba:	d115      	bne.n	8003de8 <HAL_RCC_OscConfig+0x50c>
 8003dbc:	4b08      	ldr	r3, [pc, #32]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc2:	4a07      	ldr	r2, [pc, #28]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003dc4:	f043 0304 	orr.w	r3, r3, #4
 8003dc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dcc:	4b04      	ldr	r3, [pc, #16]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd2:	4a03      	ldr	r2, [pc, #12]	@ (8003de0 <HAL_RCC_OscConfig+0x504>)
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ddc:	e014      	b.n	8003e08 <HAL_RCC_OscConfig+0x52c>
 8003dde:	bf00      	nop
 8003de0:	40021000 	.word	0x40021000
 8003de4:	40007000 	.word	0x40007000
 8003de8:	4b9d      	ldr	r3, [pc, #628]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dee:	4a9c      	ldr	r2, [pc, #624]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003df0:	f023 0301 	bic.w	r3, r3, #1
 8003df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003df8:	4b99      	ldr	r3, [pc, #612]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dfe:	4a98      	ldr	r2, [pc, #608]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e00:	f023 0304 	bic.w	r3, r3, #4
 8003e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d016      	beq.n	8003e3e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e10:	f7fe fbb2 	bl	8002578 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e18:	f7fe fbae 	bl	8002578 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e168      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e2e:	4b8c      	ldr	r3, [pc, #560]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0ed      	beq.n	8003e18 <HAL_RCC_OscConfig+0x53c>
 8003e3c:	e015      	b.n	8003e6a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3e:	f7fe fb9b 	bl	8002578 <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e44:	e00a      	b.n	8003e5c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e46:	f7fe fb97 	bl	8002578 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e151      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e5c:	4b80      	ldr	r3, [pc, #512]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1ed      	bne.n	8003e46 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e6a:	7ffb      	ldrb	r3, [r7, #31]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d105      	bne.n	8003e7c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e70:	4b7b      	ldr	r3, [pc, #492]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e74:	4a7a      	ldr	r2, [pc, #488]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e7a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0320 	and.w	r3, r3, #32
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d03c      	beq.n	8003f02 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d01c      	beq.n	8003eca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e90:	4b73      	ldr	r3, [pc, #460]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e96:	4a72      	ldr	r2, [pc, #456]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003e98:	f043 0301 	orr.w	r3, r3, #1
 8003e9c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea0:	f7fe fb6a 	bl	8002578 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ea8:	f7fe fb66 	bl	8002578 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e122      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003eba:	4b69      	ldr	r3, [pc, #420]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003ebc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0ef      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x5cc>
 8003ec8:	e01b      	b.n	8003f02 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003eca:	4b65      	ldr	r3, [pc, #404]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003ecc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ed0:	4a63      	ldr	r2, [pc, #396]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003ed2:	f023 0301 	bic.w	r3, r3, #1
 8003ed6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eda:	f7fe fb4d 	bl	8002578 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ee2:	f7fe fb49 	bl	8002578 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e105      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ef4:	4b5a      	ldr	r3, [pc, #360]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003ef6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1ef      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80f9 	beq.w	80040fe <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	f040 80cf 	bne.w	80040b4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f16:	4b52      	ldr	r3, [pc, #328]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f003 0203 	and.w	r2, r3, #3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d12c      	bne.n	8003f84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	3b01      	subs	r3, #1
 8003f36:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d123      	bne.n	8003f84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f46:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d11b      	bne.n	8003f84 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f56:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d113      	bne.n	8003f84 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f66:	085b      	lsrs	r3, r3, #1
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d109      	bne.n	8003f84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	085b      	lsrs	r3, r3, #1
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d071      	beq.n	8004068 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	2b0c      	cmp	r3, #12
 8003f88:	d068      	beq.n	800405c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f8a:	4b35      	ldr	r3, [pc, #212]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d105      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f96:	4b32      	ldr	r3, [pc, #200]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e0ac      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003fa6:	4b2e      	ldr	r3, [pc, #184]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a2d      	ldr	r2, [pc, #180]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003fac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fb0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003fb2:	f7fe fae1 	bl	8002578 <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb8:	e008      	b.n	8003fcc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fba:	f7fe fadd 	bl	8002578 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e099      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fcc:	4b24      	ldr	r3, [pc, #144]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1f0      	bne.n	8003fba <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fd8:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	4b21      	ldr	r3, [pc, #132]	@ (8004064 <HAL_RCC_OscConfig+0x788>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003fe8:	3a01      	subs	r2, #1
 8003fea:	0112      	lsls	r2, r2, #4
 8003fec:	4311      	orrs	r1, r2
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ff2:	0212      	lsls	r2, r2, #8
 8003ff4:	4311      	orrs	r1, r2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ffa:	0852      	lsrs	r2, r2, #1
 8003ffc:	3a01      	subs	r2, #1
 8003ffe:	0552      	lsls	r2, r2, #21
 8004000:	4311      	orrs	r1, r2
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004006:	0852      	lsrs	r2, r2, #1
 8004008:	3a01      	subs	r2, #1
 800400a:	0652      	lsls	r2, r2, #25
 800400c:	4311      	orrs	r1, r2
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004012:	06d2      	lsls	r2, r2, #27
 8004014:	430a      	orrs	r2, r1
 8004016:	4912      	ldr	r1, [pc, #72]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8004018:	4313      	orrs	r3, r2
 800401a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800401c:	4b10      	ldr	r3, [pc, #64]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a0f      	ldr	r2, [pc, #60]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8004022:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004026:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004028:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4a0c      	ldr	r2, [pc, #48]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 800402e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004032:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004034:	f7fe faa0 	bl	8002578 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800403c:	f7fe fa9c 	bl	8002578 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e058      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800404e:	4b04      	ldr	r3, [pc, #16]	@ (8004060 <HAL_RCC_OscConfig+0x784>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800405a:	e050      	b.n	80040fe <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e04f      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
 8004060:	40021000 	.word	0x40021000
 8004064:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004068:	4b27      	ldr	r3, [pc, #156]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d144      	bne.n	80040fe <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004074:	4b24      	ldr	r3, [pc, #144]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a23      	ldr	r2, [pc, #140]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 800407a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800407e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004080:	4b21      	ldr	r3, [pc, #132]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	4a20      	ldr	r2, [pc, #128]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 8004086:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800408a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800408c:	f7fe fa74 	bl	8002578 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004094:	f7fe fa70 	bl	8002578 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e02c      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040a6:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0f0      	beq.n	8004094 <HAL_RCC_OscConfig+0x7b8>
 80040b2:	e024      	b.n	80040fe <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	2b0c      	cmp	r3, #12
 80040b8:	d01f      	beq.n	80040fa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ba:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a12      	ldr	r2, [pc, #72]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 80040c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c6:	f7fe fa57 	bl	8002578 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ce:	f7fe fa53 	bl	8002578 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e00f      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e0:	4b09      	ldr	r3, [pc, #36]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1f0      	bne.n	80040ce <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80040ec:	4b06      	ldr	r3, [pc, #24]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	4905      	ldr	r1, [pc, #20]	@ (8004108 <HAL_RCC_OscConfig+0x82c>)
 80040f2:	4b06      	ldr	r3, [pc, #24]	@ (800410c <HAL_RCC_OscConfig+0x830>)
 80040f4:	4013      	ands	r3, r2
 80040f6:	60cb      	str	r3, [r1, #12]
 80040f8:	e001      	b.n	80040fe <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e000      	b.n	8004100 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3720      	adds	r7, #32
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40021000 	.word	0x40021000
 800410c:	feeefffc 	.word	0xfeeefffc

08004110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d101      	bne.n	8004124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e0e7      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004124:	4b75      	ldr	r3, [pc, #468]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	683a      	ldr	r2, [r7, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d910      	bls.n	8004154 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004132:	4b72      	ldr	r3, [pc, #456]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 0207 	bic.w	r2, r3, #7
 800413a:	4970      	ldr	r1, [pc, #448]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	4313      	orrs	r3, r2
 8004140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004142:	4b6e      	ldr	r3, [pc, #440]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0307 	and.w	r3, r3, #7
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	429a      	cmp	r2, r3
 800414e:	d001      	beq.n	8004154 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0cf      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d010      	beq.n	8004182 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	4b66      	ldr	r3, [pc, #408]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800416c:	429a      	cmp	r2, r3
 800416e:	d908      	bls.n	8004182 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004170:	4b63      	ldr	r3, [pc, #396]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	4960      	ldr	r1, [pc, #384]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 800417e:	4313      	orrs	r3, r2
 8004180:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d04c      	beq.n	8004228 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d107      	bne.n	80041a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004196:	4b5a      	ldr	r3, [pc, #360]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d121      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e0a6      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d107      	bne.n	80041be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041ae:	4b54      	ldr	r3, [pc, #336]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d115      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e09a      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d107      	bne.n	80041d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041c6:	4b4e      	ldr	r3, [pc, #312]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d109      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e08e      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e086      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041e6:	4b46      	ldr	r3, [pc, #280]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f023 0203 	bic.w	r2, r3, #3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	4943      	ldr	r1, [pc, #268]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041f8:	f7fe f9be 	bl	8002578 <HAL_GetTick>
 80041fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fe:	e00a      	b.n	8004216 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004200:	f7fe f9ba 	bl	8002578 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800420e:	4293      	cmp	r3, r2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e06e      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004216:	4b3a      	ldr	r3, [pc, #232]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f003 020c 	and.w	r2, r3, #12
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	429a      	cmp	r2, r3
 8004226:	d1eb      	bne.n	8004200 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d010      	beq.n	8004256 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	4b31      	ldr	r3, [pc, #196]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004240:	429a      	cmp	r2, r3
 8004242:	d208      	bcs.n	8004256 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004244:	4b2e      	ldr	r3, [pc, #184]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	492b      	ldr	r1, [pc, #172]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004252:	4313      	orrs	r3, r2
 8004254:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004256:	4b29      	ldr	r3, [pc, #164]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	429a      	cmp	r2, r3
 8004262:	d210      	bcs.n	8004286 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004264:	4b25      	ldr	r3, [pc, #148]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f023 0207 	bic.w	r2, r3, #7
 800426c:	4923      	ldr	r1, [pc, #140]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	4313      	orrs	r3, r2
 8004272:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004274:	4b21      	ldr	r3, [pc, #132]	@ (80042fc <HAL_RCC_ClockConfig+0x1ec>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d001      	beq.n	8004286 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e036      	b.n	80042f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0304 	and.w	r3, r3, #4
 800428e:	2b00      	cmp	r3, #0
 8004290:	d008      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004292:	4b1b      	ldr	r3, [pc, #108]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	4918      	ldr	r1, [pc, #96]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0308 	and.w	r3, r3, #8
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d009      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042b0:	4b13      	ldr	r3, [pc, #76]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4910      	ldr	r1, [pc, #64]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042c4:	f000 f824 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80042c8:	4602      	mov	r2, r0
 80042ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004300 <HAL_RCC_ClockConfig+0x1f0>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	091b      	lsrs	r3, r3, #4
 80042d0:	f003 030f 	and.w	r3, r3, #15
 80042d4:	490b      	ldr	r1, [pc, #44]	@ (8004304 <HAL_RCC_ClockConfig+0x1f4>)
 80042d6:	5ccb      	ldrb	r3, [r1, r3]
 80042d8:	f003 031f 	and.w	r3, r3, #31
 80042dc:	fa22 f303 	lsr.w	r3, r2, r3
 80042e0:	4a09      	ldr	r2, [pc, #36]	@ (8004308 <HAL_RCC_ClockConfig+0x1f8>)
 80042e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80042e4:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_ClockConfig+0x1fc>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fe f8f5 	bl	80024d8 <HAL_InitTick>
 80042ee:	4603      	mov	r3, r0
 80042f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80042f2:	7afb      	ldrb	r3, [r7, #11]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40022000 	.word	0x40022000
 8004300:	40021000 	.word	0x40021000
 8004304:	0800c5d0 	.word	0x0800c5d0
 8004308:	20000010 	.word	0x20000010
 800430c:	20000014 	.word	0x20000014

08004310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004310:	b480      	push	{r7}
 8004312:	b089      	sub	sp, #36	@ 0x24
 8004314:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004316:	2300      	movs	r3, #0
 8004318:	61fb      	str	r3, [r7, #28]
 800431a:	2300      	movs	r3, #0
 800431c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800431e:	4b3e      	ldr	r3, [pc, #248]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
 8004326:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004328:	4b3b      	ldr	r3, [pc, #236]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f003 0303 	and.w	r3, r3, #3
 8004330:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d005      	beq.n	8004344 <HAL_RCC_GetSysClockFreq+0x34>
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	2b0c      	cmp	r3, #12
 800433c:	d121      	bne.n	8004382 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d11e      	bne.n	8004382 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004344:	4b34      	ldr	r3, [pc, #208]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0308 	and.w	r3, r3, #8
 800434c:	2b00      	cmp	r3, #0
 800434e:	d107      	bne.n	8004360 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004350:	4b31      	ldr	r3, [pc, #196]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 8004352:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	f003 030f 	and.w	r3, r3, #15
 800435c:	61fb      	str	r3, [r7, #28]
 800435e:	e005      	b.n	800436c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004360:	4b2d      	ldr	r3, [pc, #180]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	091b      	lsrs	r3, r3, #4
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800436c:	4a2b      	ldr	r2, [pc, #172]	@ (800441c <HAL_RCC_GetSysClockFreq+0x10c>)
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004374:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10d      	bne.n	8004398 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004380:	e00a      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	2b04      	cmp	r3, #4
 8004386:	d102      	bne.n	800438e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004388:	4b25      	ldr	r3, [pc, #148]	@ (8004420 <HAL_RCC_GetSysClockFreq+0x110>)
 800438a:	61bb      	str	r3, [r7, #24]
 800438c:	e004      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	2b08      	cmp	r3, #8
 8004392:	d101      	bne.n	8004398 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004394:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <HAL_RCC_GetSysClockFreq+0x114>)
 8004396:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	2b0c      	cmp	r3, #12
 800439c:	d134      	bne.n	8004408 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800439e:	4b1e      	ldr	r3, [pc, #120]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f003 0303 	and.w	r3, r3, #3
 80043a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d003      	beq.n	80043b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	d003      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0xac>
 80043b4:	e005      	b.n	80043c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80043b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004420 <HAL_RCC_GetSysClockFreq+0x110>)
 80043b8:	617b      	str	r3, [r7, #20]
      break;
 80043ba:	e005      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80043bc:	4b19      	ldr	r3, [pc, #100]	@ (8004424 <HAL_RCC_GetSysClockFreq+0x114>)
 80043be:	617b      	str	r3, [r7, #20]
      break;
 80043c0:	e002      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	617b      	str	r3, [r7, #20]
      break;
 80043c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043c8:	4b13      	ldr	r3, [pc, #76]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	3301      	adds	r3, #1
 80043d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80043d6:	4b10      	ldr	r3, [pc, #64]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	fb03 f202 	mul.w	r2, r3, r2
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004418 <HAL_RCC_GetSysClockFreq+0x108>)
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	0e5b      	lsrs	r3, r3, #25
 80043f4:	f003 0303 	and.w	r3, r3, #3
 80043f8:	3301      	adds	r3, #1
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	fbb2 f3f3 	udiv	r3, r2, r3
 8004406:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004408:	69bb      	ldr	r3, [r7, #24]
}
 800440a:	4618      	mov	r0, r3
 800440c:	3724      	adds	r7, #36	@ 0x24
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40021000 	.word	0x40021000
 800441c:	0800c5e8 	.word	0x0800c5e8
 8004420:	00f42400 	.word	0x00f42400
 8004424:	007a1200 	.word	0x007a1200

08004428 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800442c:	4b03      	ldr	r3, [pc, #12]	@ (800443c <HAL_RCC_GetHCLKFreq+0x14>)
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	4618      	mov	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	20000010 	.word	0x20000010

08004440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004444:	f7ff fff0 	bl	8004428 <HAL_RCC_GetHCLKFreq>
 8004448:	4602      	mov	r2, r0
 800444a:	4b06      	ldr	r3, [pc, #24]	@ (8004464 <HAL_RCC_GetPCLK1Freq+0x24>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	0a1b      	lsrs	r3, r3, #8
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	4904      	ldr	r1, [pc, #16]	@ (8004468 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004456:	5ccb      	ldrb	r3, [r1, r3]
 8004458:	f003 031f 	and.w	r3, r3, #31
 800445c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004460:	4618      	mov	r0, r3
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40021000 	.word	0x40021000
 8004468:	0800c5e0 	.word	0x0800c5e0

0800446c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004470:	f7ff ffda 	bl	8004428 <HAL_RCC_GetHCLKFreq>
 8004474:	4602      	mov	r2, r0
 8004476:	4b06      	ldr	r3, [pc, #24]	@ (8004490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	0adb      	lsrs	r3, r3, #11
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	4904      	ldr	r1, [pc, #16]	@ (8004494 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004482:	5ccb      	ldrb	r3, [r1, r3]
 8004484:	f003 031f 	and.w	r3, r3, #31
 8004488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800448c:	4618      	mov	r0, r3
 800448e:	bd80      	pop	{r7, pc}
 8004490:	40021000 	.word	0x40021000
 8004494:	0800c5e0 	.word	0x0800c5e0

08004498 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80044a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80044b0:	f7ff f990 	bl	80037d4 <HAL_PWREx_GetVoltageRange>
 80044b4:	6178      	str	r0, [r7, #20]
 80044b6:	e014      	b.n	80044e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80044b8:	4b25      	ldr	r3, [pc, #148]	@ (8004550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044bc:	4a24      	ldr	r2, [pc, #144]	@ (8004550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80044c4:	4b22      	ldr	r3, [pc, #136]	@ (8004550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80044d0:	f7ff f980 	bl	80037d4 <HAL_PWREx_GetVoltageRange>
 80044d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80044d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044da:	4a1d      	ldr	r2, [pc, #116]	@ (8004550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044e8:	d10b      	bne.n	8004502 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b80      	cmp	r3, #128	@ 0x80
 80044ee:	d919      	bls.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80044f4:	d902      	bls.n	80044fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044f6:	2302      	movs	r3, #2
 80044f8:	613b      	str	r3, [r7, #16]
 80044fa:	e013      	b.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044fc:	2301      	movs	r3, #1
 80044fe:	613b      	str	r3, [r7, #16]
 8004500:	e010      	b.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b80      	cmp	r3, #128	@ 0x80
 8004506:	d902      	bls.n	800450e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004508:	2303      	movs	r3, #3
 800450a:	613b      	str	r3, [r7, #16]
 800450c:	e00a      	b.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b80      	cmp	r3, #128	@ 0x80
 8004512:	d102      	bne.n	800451a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004514:	2302      	movs	r3, #2
 8004516:	613b      	str	r3, [r7, #16]
 8004518:	e004      	b.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b70      	cmp	r3, #112	@ 0x70
 800451e:	d101      	bne.n	8004524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004520:	2301      	movs	r3, #1
 8004522:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004524:	4b0b      	ldr	r3, [pc, #44]	@ (8004554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f023 0207 	bic.w	r2, r3, #7
 800452c:	4909      	ldr	r1, [pc, #36]	@ (8004554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004534:	4b07      	ldr	r3, [pc, #28]	@ (8004554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	429a      	cmp	r2, r3
 8004540:	d001      	beq.n	8004546 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3718      	adds	r7, #24
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	40021000 	.word	0x40021000
 8004554:	40022000 	.word	0x40022000

08004558 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004560:	2300      	movs	r3, #0
 8004562:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004564:	2300      	movs	r3, #0
 8004566:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004570:	2b00      	cmp	r3, #0
 8004572:	d041      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004578:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800457c:	d02a      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800457e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004582:	d824      	bhi.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004584:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004588:	d008      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800458a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800458e:	d81e      	bhi.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004594:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004598:	d010      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800459a:	e018      	b.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800459c:	4b86      	ldr	r3, [pc, #536]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	4a85      	ldr	r2, [pc, #532]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045a8:	e015      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	2100      	movs	r1, #0
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fadd 	bl	8004b70 <RCCEx_PLLSAI1_Config>
 80045b6:	4603      	mov	r3, r0
 80045b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045ba:	e00c      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3320      	adds	r3, #32
 80045c0:	2100      	movs	r1, #0
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fbc6 	bl	8004d54 <RCCEx_PLLSAI2_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80045cc:	e003      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	74fb      	strb	r3, [r7, #19]
      break;
 80045d2:	e000      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80045d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045d6:	7cfb      	ldrb	r3, [r7, #19]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10b      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045dc:	4b76      	ldr	r3, [pc, #472]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045ea:	4973      	ldr	r1, [pc, #460]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80045f2:	e001      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045f4:	7cfb      	ldrb	r3, [r7, #19]
 80045f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d041      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004608:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800460c:	d02a      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800460e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004612:	d824      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004614:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004618:	d008      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800461a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800461e:	d81e      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00a      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004628:	d010      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800462a:	e018      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800462c:	4b62      	ldr	r3, [pc, #392]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a61      	ldr	r2, [pc, #388]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004636:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004638:	e015      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	3304      	adds	r3, #4
 800463e:	2100      	movs	r1, #0
 8004640:	4618      	mov	r0, r3
 8004642:	f000 fa95 	bl	8004b70 <RCCEx_PLLSAI1_Config>
 8004646:	4603      	mov	r3, r0
 8004648:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800464a:	e00c      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3320      	adds	r3, #32
 8004650:	2100      	movs	r1, #0
 8004652:	4618      	mov	r0, r3
 8004654:	f000 fb7e 	bl	8004d54 <RCCEx_PLLSAI2_Config>
 8004658:	4603      	mov	r3, r0
 800465a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800465c:	e003      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	74fb      	strb	r3, [r7, #19]
      break;
 8004662:	e000      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004664:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004666:	7cfb      	ldrb	r3, [r7, #19]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d10b      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800466c:	4b52      	ldr	r3, [pc, #328]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800467a:	494f      	ldr	r1, [pc, #316]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004682:	e001      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004684:	7cfb      	ldrb	r3, [r7, #19]
 8004686:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 80a0 	beq.w	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004696:	2300      	movs	r3, #0
 8004698:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800469a:	4b47      	ldr	r3, [pc, #284]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800469c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x154>
 80046aa:	2300      	movs	r3, #0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00d      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046b0:	4b41      	ldr	r3, [pc, #260]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b4:	4a40      	ldr	r2, [pc, #256]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80046bc:	4b3e      	ldr	r3, [pc, #248]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046c8:	2301      	movs	r3, #1
 80046ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046cc:	4b3b      	ldr	r3, [pc, #236]	@ (80047bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a3a      	ldr	r2, [pc, #232]	@ (80047bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046d8:	f7fd ff4e 	bl	8002578 <HAL_GetTick>
 80046dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046de:	e009      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046e0:	f7fd ff4a 	bl	8002578 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d902      	bls.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	74fb      	strb	r3, [r7, #19]
        break;
 80046f2:	e005      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046f4:	4b31      	ldr	r3, [pc, #196]	@ (80047bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ef      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004700:	7cfb      	ldrb	r3, [r7, #19]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d15c      	bne.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004706:	4b2c      	ldr	r3, [pc, #176]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004710:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01f      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	429a      	cmp	r2, r3
 8004722:	d019      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004724:	4b24      	ldr	r3, [pc, #144]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800472e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004730:	4b21      	ldr	r3, [pc, #132]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004736:	4a20      	ldr	r2, [pc, #128]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800473c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004740:	4b1d      	ldr	r3, [pc, #116]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004742:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004746:	4a1c      	ldr	r2, [pc, #112]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800474c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004750:	4a19      	ldr	r2, [pc, #100]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d016      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004762:	f7fd ff09 	bl	8002578 <HAL_GetTick>
 8004766:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004768:	e00b      	b.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476a:	f7fd ff05 	bl	8002578 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004778:	4293      	cmp	r3, r2
 800477a:	d902      	bls.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	74fb      	strb	r3, [r7, #19]
            break;
 8004780:	e006      	b.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004782:	4b0d      	ldr	r3, [pc, #52]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0ec      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004790:	7cfb      	ldrb	r3, [r7, #19]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d10c      	bne.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004796:	4b08      	ldr	r3, [pc, #32]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	4904      	ldr	r1, [pc, #16]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80047ae:	e009      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047b0:	7cfb      	ldrb	r3, [r7, #19]
 80047b2:	74bb      	strb	r3, [r7, #18]
 80047b4:	e006      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80047b6:	bf00      	nop
 80047b8:	40021000 	.word	0x40021000
 80047bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c0:	7cfb      	ldrb	r3, [r7, #19]
 80047c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047c4:	7c7b      	ldrb	r3, [r7, #17]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d105      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ca:	4ba6      	ldr	r3, [pc, #664]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ce:	4aa5      	ldr	r2, [pc, #660]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047e2:	4ba0      	ldr	r3, [pc, #640]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e8:	f023 0203 	bic.w	r2, r3, #3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f0:	499c      	ldr	r1, [pc, #624]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00a      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004804:	4b97      	ldr	r3, [pc, #604]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f023 020c 	bic.w	r2, r3, #12
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004812:	4994      	ldr	r1, [pc, #592]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0304 	and.w	r3, r3, #4
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00a      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004826:	4b8f      	ldr	r3, [pc, #572]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	498b      	ldr	r1, [pc, #556]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004836:	4313      	orrs	r3, r2
 8004838:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00a      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004848:	4b86      	ldr	r3, [pc, #536]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004856:	4983      	ldr	r1, [pc, #524]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0310 	and.w	r3, r3, #16
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00a      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800486a:	4b7e      	ldr	r3, [pc, #504]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800486c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004870:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004878:	497a      	ldr	r1, [pc, #488]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800487a:	4313      	orrs	r3, r2
 800487c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0320 	and.w	r3, r3, #32
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00a      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800488c:	4b75      	ldr	r3, [pc, #468]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800488e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004892:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800489a:	4972      	ldr	r1, [pc, #456]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800489c:	4313      	orrs	r3, r2
 800489e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00a      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048ae:	4b6d      	ldr	r3, [pc, #436]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048bc:	4969      	ldr	r1, [pc, #420]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00a      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048d0:	4b64      	ldr	r3, [pc, #400]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048de:	4961      	ldr	r1, [pc, #388]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00a      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048f2:	4b5c      	ldr	r3, [pc, #368]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004900:	4958      	ldr	r1, [pc, #352]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004902:	4313      	orrs	r3, r2
 8004904:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00a      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004914:	4b53      	ldr	r3, [pc, #332]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004922:	4950      	ldr	r1, [pc, #320]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004936:	4b4b      	ldr	r3, [pc, #300]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004944:	4947      	ldr	r1, [pc, #284]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00a      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004958:	4b42      	ldr	r3, [pc, #264]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800495a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800495e:	f023 0203 	bic.w	r2, r3, #3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004966:	493f      	ldr	r1, [pc, #252]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004968:	4313      	orrs	r3, r2
 800496a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d028      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800497a:	4b3a      	ldr	r3, [pc, #232]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004980:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004988:	4936      	ldr	r1, [pc, #216]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004994:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004998:	d106      	bne.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800499a:	4b32      	ldr	r3, [pc, #200]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	4a31      	ldr	r2, [pc, #196]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80049a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049a4:	60d3      	str	r3, [r2, #12]
 80049a6:	e011      	b.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049b0:	d10c      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	3304      	adds	r3, #4
 80049b6:	2101      	movs	r1, #1
 80049b8:	4618      	mov	r0, r3
 80049ba:	f000 f8d9 	bl	8004b70 <RCCEx_PLLSAI1_Config>
 80049be:	4603      	mov	r3, r0
 80049c0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80049c2:	7cfb      	ldrb	r3, [r7, #19]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80049c8:	7cfb      	ldrb	r3, [r7, #19]
 80049ca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d028      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80049d8:	4b22      	ldr	r3, [pc, #136]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80049da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049e6:	491f      	ldr	r1, [pc, #124]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049f6:	d106      	bne.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	4a19      	ldr	r2, [pc, #100]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80049fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a02:	60d3      	str	r3, [r2, #12]
 8004a04:	e011      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a0e:	d10c      	bne.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	3304      	adds	r3, #4
 8004a14:	2101      	movs	r1, #1
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 f8aa 	bl	8004b70 <RCCEx_PLLSAI1_Config>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a20:	7cfb      	ldrb	r3, [r7, #19]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8004a26:	7cfb      	ldrb	r3, [r7, #19]
 8004a28:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d02a      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a36:	4b0b      	ldr	r3, [pc, #44]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a44:	4907      	ldr	r1, [pc, #28]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a54:	d108      	bne.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a56:	4b03      	ldr	r3, [pc, #12]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	4a02      	ldr	r2, [pc, #8]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004a5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a60:	60d3      	str	r3, [r2, #12]
 8004a62:	e013      	b.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004a64:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a70:	d10c      	bne.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	3304      	adds	r3, #4
 8004a76:	2101      	movs	r1, #1
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 f879 	bl	8004b70 <RCCEx_PLLSAI1_Config>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a82:	7cfb      	ldrb	r3, [r7, #19]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004a88:	7cfb      	ldrb	r3, [r7, #19]
 8004a8a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d02f      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a98:	4b2c      	ldr	r3, [pc, #176]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004aa6:	4929      	ldr	r1, [pc, #164]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ab2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ab6:	d10d      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	3304      	adds	r3, #4
 8004abc:	2102      	movs	r1, #2
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 f856 	bl	8004b70 <RCCEx_PLLSAI1_Config>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ac8:	7cfb      	ldrb	r3, [r7, #19]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d014      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004ace:	7cfb      	ldrb	r3, [r7, #19]
 8004ad0:	74bb      	strb	r3, [r7, #18]
 8004ad2:	e011      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004adc:	d10c      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	3320      	adds	r3, #32
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 f935 	bl	8004d54 <RCCEx_PLLSAI2_Config>
 8004aea:	4603      	mov	r3, r0
 8004aec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004aee:	7cfb      	ldrb	r3, [r7, #19]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004af4:	7cfb      	ldrb	r3, [r7, #19]
 8004af6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00b      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b04:	4b11      	ldr	r3, [pc, #68]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b14:	490d      	ldr	r1, [pc, #52]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00b      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b28:	4b08      	ldr	r3, [pc, #32]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b38:	4904      	ldr	r1, [pc, #16]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004b40:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3718      	adds	r7, #24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	40021000 	.word	0x40021000

08004b50 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004b54:	4b05      	ldr	r3, [pc, #20]	@ (8004b6c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a04      	ldr	r2, [pc, #16]	@ (8004b6c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004b5a:	f043 0304 	orr.w	r3, r3, #4
 8004b5e:	6013      	str	r3, [r2, #0]
}
 8004b60:	bf00      	nop
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40021000 	.word	0x40021000

08004b70 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b7e:	4b74      	ldr	r3, [pc, #464]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d018      	beq.n	8004bbc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004b8a:	4b71      	ldr	r3, [pc, #452]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	f003 0203 	and.w	r2, r3, #3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d10d      	bne.n	8004bb6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
       ||
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d009      	beq.n	8004bb6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004ba2:	4b6b      	ldr	r3, [pc, #428]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	091b      	lsrs	r3, r3, #4
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	1c5a      	adds	r2, r3, #1
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
       ||
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d047      	beq.n	8004c46 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	73fb      	strb	r3, [r7, #15]
 8004bba:	e044      	b.n	8004c46 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2b03      	cmp	r3, #3
 8004bc2:	d018      	beq.n	8004bf6 <RCCEx_PLLSAI1_Config+0x86>
 8004bc4:	2b03      	cmp	r3, #3
 8004bc6:	d825      	bhi.n	8004c14 <RCCEx_PLLSAI1_Config+0xa4>
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d002      	beq.n	8004bd2 <RCCEx_PLLSAI1_Config+0x62>
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d009      	beq.n	8004be4 <RCCEx_PLLSAI1_Config+0x74>
 8004bd0:	e020      	b.n	8004c14 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004bd2:	4b5f      	ldr	r3, [pc, #380]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d11d      	bne.n	8004c1a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004be2:	e01a      	b.n	8004c1a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004be4:	4b5a      	ldr	r3, [pc, #360]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d116      	bne.n	8004c1e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf4:	e013      	b.n	8004c1e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004bf6:	4b56      	ldr	r3, [pc, #344]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10f      	bne.n	8004c22 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c02:	4b53      	ldr	r3, [pc, #332]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d109      	bne.n	8004c22 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c12:	e006      	b.n	8004c22 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
      break;
 8004c18:	e004      	b.n	8004c24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c1a:	bf00      	nop
 8004c1c:	e002      	b.n	8004c24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c1e:	bf00      	nop
 8004c20:	e000      	b.n	8004c24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c22:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c24:	7bfb      	ldrb	r3, [r7, #15]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10d      	bne.n	8004c46 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c2a:	4b49      	ldr	r3, [pc, #292]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6819      	ldr	r1, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	4943      	ldr	r1, [pc, #268]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d17c      	bne.n	8004d46 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c4c:	4b40      	ldr	r3, [pc, #256]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a3f      	ldr	r2, [pc, #252]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c58:	f7fd fc8e 	bl	8002578 <HAL_GetTick>
 8004c5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c5e:	e009      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c60:	f7fd fc8a 	bl	8002578 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d902      	bls.n	8004c74 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	73fb      	strb	r3, [r7, #15]
        break;
 8004c72:	e005      	b.n	8004c80 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c74:	4b36      	ldr	r3, [pc, #216]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1ef      	bne.n	8004c60 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d15f      	bne.n	8004d46 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d110      	bne.n	8004cae <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c8c:	4b30      	ldr	r3, [pc, #192]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004c94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6892      	ldr	r2, [r2, #8]
 8004c9c:	0211      	lsls	r1, r2, #8
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	68d2      	ldr	r2, [r2, #12]
 8004ca2:	06d2      	lsls	r2, r2, #27
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	492a      	ldr	r1, [pc, #168]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	610b      	str	r3, [r1, #16]
 8004cac:	e027      	b.n	8004cfe <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d112      	bne.n	8004cda <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cb4:	4b26      	ldr	r3, [pc, #152]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004cbc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	6892      	ldr	r2, [r2, #8]
 8004cc4:	0211      	lsls	r1, r2, #8
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	6912      	ldr	r2, [r2, #16]
 8004cca:	0852      	lsrs	r2, r2, #1
 8004ccc:	3a01      	subs	r2, #1
 8004cce:	0552      	lsls	r2, r2, #21
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	491f      	ldr	r1, [pc, #124]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	610b      	str	r3, [r1, #16]
 8004cd8:	e011      	b.n	8004cfe <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cda:	4b1d      	ldr	r3, [pc, #116]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004ce2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	6892      	ldr	r2, [r2, #8]
 8004cea:	0211      	lsls	r1, r2, #8
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6952      	ldr	r2, [r2, #20]
 8004cf0:	0852      	lsrs	r2, r2, #1
 8004cf2:	3a01      	subs	r2, #1
 8004cf4:	0652      	lsls	r2, r2, #25
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	4915      	ldr	r1, [pc, #84]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004cfe:	4b14      	ldr	r3, [pc, #80]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a13      	ldr	r2, [pc, #76]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d08:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d0a:	f7fd fc35 	bl	8002578 <HAL_GetTick>
 8004d0e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d10:	e009      	b.n	8004d26 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d12:	f7fd fc31 	bl	8002578 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d902      	bls.n	8004d26 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	73fb      	strb	r3, [r7, #15]
          break;
 8004d24:	e005      	b.n	8004d32 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d26:	4b0a      	ldr	r3, [pc, #40]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d0ef      	beq.n	8004d12 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d106      	bne.n	8004d46 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d38:	4b05      	ldr	r3, [pc, #20]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d3a:	691a      	ldr	r2, [r3, #16]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	4903      	ldr	r1, [pc, #12]	@ (8004d50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	40021000 	.word	0x40021000

08004d54 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d62:	4b69      	ldr	r3, [pc, #420]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f003 0303 	and.w	r3, r3, #3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d018      	beq.n	8004da0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004d6e:	4b66      	ldr	r3, [pc, #408]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	f003 0203 	and.w	r2, r3, #3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d10d      	bne.n	8004d9a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
       ||
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d009      	beq.n	8004d9a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d86:	4b60      	ldr	r3, [pc, #384]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	091b      	lsrs	r3, r3, #4
 8004d8c:	f003 0307 	and.w	r3, r3, #7
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
       ||
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d047      	beq.n	8004e2a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	73fb      	strb	r3, [r7, #15]
 8004d9e:	e044      	b.n	8004e2a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d018      	beq.n	8004dda <RCCEx_PLLSAI2_Config+0x86>
 8004da8:	2b03      	cmp	r3, #3
 8004daa:	d825      	bhi.n	8004df8 <RCCEx_PLLSAI2_Config+0xa4>
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d002      	beq.n	8004db6 <RCCEx_PLLSAI2_Config+0x62>
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d009      	beq.n	8004dc8 <RCCEx_PLLSAI2_Config+0x74>
 8004db4:	e020      	b.n	8004df8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004db6:	4b54      	ldr	r3, [pc, #336]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d11d      	bne.n	8004dfe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dc6:	e01a      	b.n	8004dfe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004dc8:	4b4f      	ldr	r3, [pc, #316]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d116      	bne.n	8004e02 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dd8:	e013      	b.n	8004e02 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004dda:	4b4b      	ldr	r3, [pc, #300]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10f      	bne.n	8004e06 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004de6:	4b48      	ldr	r3, [pc, #288]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d109      	bne.n	8004e06 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004df6:	e006      	b.n	8004e06 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	73fb      	strb	r3, [r7, #15]
      break;
 8004dfc:	e004      	b.n	8004e08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004dfe:	bf00      	nop
 8004e00:	e002      	b.n	8004e08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e02:	bf00      	nop
 8004e04:	e000      	b.n	8004e08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e06:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10d      	bne.n	8004e2a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e0e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6819      	ldr	r1, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	011b      	lsls	r3, r3, #4
 8004e22:	430b      	orrs	r3, r1
 8004e24:	4938      	ldr	r1, [pc, #224]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d166      	bne.n	8004efe <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e30:	4b35      	ldr	r3, [pc, #212]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a34      	ldr	r2, [pc, #208]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e3c:	f7fd fb9c 	bl	8002578 <HAL_GetTick>
 8004e40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e42:	e009      	b.n	8004e58 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e44:	f7fd fb98 	bl	8002578 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d902      	bls.n	8004e58 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	73fb      	strb	r3, [r7, #15]
        break;
 8004e56:	e005      	b.n	8004e64 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e58:	4b2b      	ldr	r3, [pc, #172]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1ef      	bne.n	8004e44 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d149      	bne.n	8004efe <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d110      	bne.n	8004e92 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e70:	4b25      	ldr	r3, [pc, #148]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004e78:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6892      	ldr	r2, [r2, #8]
 8004e80:	0211      	lsls	r1, r2, #8
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	68d2      	ldr	r2, [r2, #12]
 8004e86:	06d2      	lsls	r2, r2, #27
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	491f      	ldr	r1, [pc, #124]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	614b      	str	r3, [r1, #20]
 8004e90:	e011      	b.n	8004eb6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e92:	4b1d      	ldr	r3, [pc, #116]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e9a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6892      	ldr	r2, [r2, #8]
 8004ea2:	0211      	lsls	r1, r2, #8
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6912      	ldr	r2, [r2, #16]
 8004ea8:	0852      	lsrs	r2, r2, #1
 8004eaa:	3a01      	subs	r2, #1
 8004eac:	0652      	lsls	r2, r2, #25
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	4915      	ldr	r1, [pc, #84]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004eb6:	4b14      	ldr	r3, [pc, #80]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a13      	ldr	r2, [pc, #76]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ec0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec2:	f7fd fb59 	bl	8002578 <HAL_GetTick>
 8004ec6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ec8:	e009      	b.n	8004ede <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004eca:	f7fd fb55 	bl	8002578 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d902      	bls.n	8004ede <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	73fb      	strb	r3, [r7, #15]
          break;
 8004edc:	e005      	b.n	8004eea <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ede:	4b0a      	ldr	r3, [pc, #40]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0ef      	beq.n	8004eca <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004eea:	7bfb      	ldrb	r3, [r7, #15]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d106      	bne.n	8004efe <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004ef0:	4b05      	ldr	r3, [pc, #20]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ef2:	695a      	ldr	r2, [r3, #20]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	4903      	ldr	r1, [pc, #12]	@ (8004f08 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40021000 	.word	0x40021000

08004f0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e049      	b.n	8004fb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7fd f876 	bl	8002024 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3304      	adds	r3, #4
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	f000 fe50 	bl	8005bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3708      	adds	r7, #8
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d001      	beq.n	8004fd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e04f      	b.n	8005074 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68da      	ldr	r2, [r3, #12]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f042 0201 	orr.w	r2, r2, #1
 8004fea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a23      	ldr	r2, [pc, #140]	@ (8005080 <HAL_TIM_Base_Start_IT+0xc4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01d      	beq.n	8005032 <HAL_TIM_Base_Start_IT+0x76>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ffe:	d018      	beq.n	8005032 <HAL_TIM_Base_Start_IT+0x76>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a1f      	ldr	r2, [pc, #124]	@ (8005084 <HAL_TIM_Base_Start_IT+0xc8>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d013      	beq.n	8005032 <HAL_TIM_Base_Start_IT+0x76>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a1e      	ldr	r2, [pc, #120]	@ (8005088 <HAL_TIM_Base_Start_IT+0xcc>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d00e      	beq.n	8005032 <HAL_TIM_Base_Start_IT+0x76>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1c      	ldr	r2, [pc, #112]	@ (800508c <HAL_TIM_Base_Start_IT+0xd0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d009      	beq.n	8005032 <HAL_TIM_Base_Start_IT+0x76>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a1b      	ldr	r2, [pc, #108]	@ (8005090 <HAL_TIM_Base_Start_IT+0xd4>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d004      	beq.n	8005032 <HAL_TIM_Base_Start_IT+0x76>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a19      	ldr	r2, [pc, #100]	@ (8005094 <HAL_TIM_Base_Start_IT+0xd8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d115      	bne.n	800505e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	4b17      	ldr	r3, [pc, #92]	@ (8005098 <HAL_TIM_Base_Start_IT+0xdc>)
 800503a:	4013      	ands	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b06      	cmp	r3, #6
 8005042:	d015      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0xb4>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800504a:	d011      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505c:	e008      	b.n	8005070 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f042 0201 	orr.w	r2, r2, #1
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	e000      	b.n	8005072 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005070:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3714      	adds	r7, #20
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr
 8005080:	40012c00 	.word	0x40012c00
 8005084:	40000400 	.word	0x40000400
 8005088:	40000800 	.word	0x40000800
 800508c:	40000c00 	.word	0x40000c00
 8005090:	40013400 	.word	0x40013400
 8005094:	40014000 	.word	0x40014000
 8005098:	00010007 	.word	0x00010007

0800509c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e049      	b.n	8005142 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f841 	bl	800514a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	3304      	adds	r3, #4
 80050d8:	4619      	mov	r1, r3
 80050da:	4610      	mov	r0, r2
 80050dc:	f000 fd88 	bl	8005bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005152:	bf00      	nop
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
	...

08005160 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d109      	bne.n	8005184 <HAL_TIM_PWM_Start+0x24>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b01      	cmp	r3, #1
 800517a:	bf14      	ite	ne
 800517c:	2301      	movne	r3, #1
 800517e:	2300      	moveq	r3, #0
 8005180:	b2db      	uxtb	r3, r3
 8005182:	e03c      	b.n	80051fe <HAL_TIM_PWM_Start+0x9e>
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	2b04      	cmp	r3, #4
 8005188:	d109      	bne.n	800519e <HAL_TIM_PWM_Start+0x3e>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b01      	cmp	r3, #1
 8005194:	bf14      	ite	ne
 8005196:	2301      	movne	r3, #1
 8005198:	2300      	moveq	r3, #0
 800519a:	b2db      	uxtb	r3, r3
 800519c:	e02f      	b.n	80051fe <HAL_TIM_PWM_Start+0x9e>
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d109      	bne.n	80051b8 <HAL_TIM_PWM_Start+0x58>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	bf14      	ite	ne
 80051b0:	2301      	movne	r3, #1
 80051b2:	2300      	moveq	r3, #0
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	e022      	b.n	80051fe <HAL_TIM_PWM_Start+0x9e>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	2b0c      	cmp	r3, #12
 80051bc:	d109      	bne.n	80051d2 <HAL_TIM_PWM_Start+0x72>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	bf14      	ite	ne
 80051ca:	2301      	movne	r3, #1
 80051cc:	2300      	moveq	r3, #0
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	e015      	b.n	80051fe <HAL_TIM_PWM_Start+0x9e>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b10      	cmp	r3, #16
 80051d6:	d109      	bne.n	80051ec <HAL_TIM_PWM_Start+0x8c>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	bf14      	ite	ne
 80051e4:	2301      	movne	r3, #1
 80051e6:	2300      	moveq	r3, #0
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	e008      	b.n	80051fe <HAL_TIM_PWM_Start+0x9e>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	bf14      	ite	ne
 80051f8:	2301      	movne	r3, #1
 80051fa:	2300      	moveq	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e09c      	b.n	8005340 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d104      	bne.n	8005216 <HAL_TIM_PWM_Start+0xb6>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005214:	e023      	b.n	800525e <HAL_TIM_PWM_Start+0xfe>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b04      	cmp	r3, #4
 800521a:	d104      	bne.n	8005226 <HAL_TIM_PWM_Start+0xc6>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005224:	e01b      	b.n	800525e <HAL_TIM_PWM_Start+0xfe>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b08      	cmp	r3, #8
 800522a:	d104      	bne.n	8005236 <HAL_TIM_PWM_Start+0xd6>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005234:	e013      	b.n	800525e <HAL_TIM_PWM_Start+0xfe>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	2b0c      	cmp	r3, #12
 800523a:	d104      	bne.n	8005246 <HAL_TIM_PWM_Start+0xe6>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2202      	movs	r2, #2
 8005240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005244:	e00b      	b.n	800525e <HAL_TIM_PWM_Start+0xfe>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	2b10      	cmp	r3, #16
 800524a:	d104      	bne.n	8005256 <HAL_TIM_PWM_Start+0xf6>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005254:	e003      	b.n	800525e <HAL_TIM_PWM_Start+0xfe>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2201      	movs	r2, #1
 8005264:	6839      	ldr	r1, [r7, #0]
 8005266:	4618      	mov	r0, r3
 8005268:	f001 f90f 	bl	800648a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a35      	ldr	r2, [pc, #212]	@ (8005348 <HAL_TIM_PWM_Start+0x1e8>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d013      	beq.n	800529e <HAL_TIM_PWM_Start+0x13e>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a34      	ldr	r2, [pc, #208]	@ (800534c <HAL_TIM_PWM_Start+0x1ec>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d00e      	beq.n	800529e <HAL_TIM_PWM_Start+0x13e>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a32      	ldr	r2, [pc, #200]	@ (8005350 <HAL_TIM_PWM_Start+0x1f0>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d009      	beq.n	800529e <HAL_TIM_PWM_Start+0x13e>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a31      	ldr	r2, [pc, #196]	@ (8005354 <HAL_TIM_PWM_Start+0x1f4>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d004      	beq.n	800529e <HAL_TIM_PWM_Start+0x13e>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a2f      	ldr	r2, [pc, #188]	@ (8005358 <HAL_TIM_PWM_Start+0x1f8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d101      	bne.n	80052a2 <HAL_TIM_PWM_Start+0x142>
 800529e:	2301      	movs	r3, #1
 80052a0:	e000      	b.n	80052a4 <HAL_TIM_PWM_Start+0x144>
 80052a2:	2300      	movs	r3, #0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d007      	beq.n	80052b8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a22      	ldr	r2, [pc, #136]	@ (8005348 <HAL_TIM_PWM_Start+0x1e8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d01d      	beq.n	80052fe <HAL_TIM_PWM_Start+0x19e>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ca:	d018      	beq.n	80052fe <HAL_TIM_PWM_Start+0x19e>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a22      	ldr	r2, [pc, #136]	@ (800535c <HAL_TIM_PWM_Start+0x1fc>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d013      	beq.n	80052fe <HAL_TIM_PWM_Start+0x19e>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a21      	ldr	r2, [pc, #132]	@ (8005360 <HAL_TIM_PWM_Start+0x200>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d00e      	beq.n	80052fe <HAL_TIM_PWM_Start+0x19e>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005364 <HAL_TIM_PWM_Start+0x204>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d009      	beq.n	80052fe <HAL_TIM_PWM_Start+0x19e>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a17      	ldr	r2, [pc, #92]	@ (800534c <HAL_TIM_PWM_Start+0x1ec>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d004      	beq.n	80052fe <HAL_TIM_PWM_Start+0x19e>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a15      	ldr	r2, [pc, #84]	@ (8005350 <HAL_TIM_PWM_Start+0x1f0>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d115      	bne.n	800532a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689a      	ldr	r2, [r3, #8]
 8005304:	4b18      	ldr	r3, [pc, #96]	@ (8005368 <HAL_TIM_PWM_Start+0x208>)
 8005306:	4013      	ands	r3, r2
 8005308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b06      	cmp	r3, #6
 800530e:	d015      	beq.n	800533c <HAL_TIM_PWM_Start+0x1dc>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005316:	d011      	beq.n	800533c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005328:	e008      	b.n	800533c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f042 0201 	orr.w	r2, r2, #1
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	e000      	b.n	800533e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800533c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	40012c00 	.word	0x40012c00
 800534c:	40013400 	.word	0x40013400
 8005350:	40014000 	.word	0x40014000
 8005354:	40014400 	.word	0x40014400
 8005358:	40014800 	.word	0x40014800
 800535c:	40000400 	.word	0x40000400
 8005360:	40000800 	.word	0x40000800
 8005364:	40000c00 	.word	0x40000c00
 8005368:	00010007 	.word	0x00010007

0800536c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b086      	sub	sp, #24
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e097      	b.n	80054b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d106      	bne.n	800539a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7fc fe05 	bl	8001fa4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2202      	movs	r2, #2
 800539e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6812      	ldr	r2, [r2, #0]
 80053ac:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80053b0:	f023 0307 	bic.w	r3, r3, #7
 80053b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	3304      	adds	r3, #4
 80053be:	4619      	mov	r1, r3
 80053c0:	4610      	mov	r0, r2
 80053c2:	f000 fc15 	bl	8005bf0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ee:	f023 0303 	bic.w	r3, r3, #3
 80053f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	021b      	lsls	r3, r3, #8
 80053fe:	4313      	orrs	r3, r2
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	4313      	orrs	r3, r2
 8005404:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800540c:	f023 030c 	bic.w	r3, r3, #12
 8005410:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005418:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800541c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68da      	ldr	r2, [r3, #12]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	021b      	lsls	r3, r3, #8
 8005428:	4313      	orrs	r3, r2
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	4313      	orrs	r3, r2
 800542e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	011a      	lsls	r2, r3, #4
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	031b      	lsls	r3, r3, #12
 800543c:	4313      	orrs	r3, r2
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800544a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005452:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	685a      	ldr	r2, [r3, #4]
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	4313      	orrs	r3, r2
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	4313      	orrs	r3, r2
 8005464:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d110      	bne.n	800550a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d102      	bne.n	80054f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80054ee:	7b7b      	ldrb	r3, [r7, #13]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d001      	beq.n	80054f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e069      	b.n	80055cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2202      	movs	r2, #2
 80054fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005508:	e031      	b.n	800556e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	2b04      	cmp	r3, #4
 800550e:	d110      	bne.n	8005532 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005510:	7bbb      	ldrb	r3, [r7, #14]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d102      	bne.n	800551c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005516:	7b3b      	ldrb	r3, [r7, #12]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d001      	beq.n	8005520 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	e055      	b.n	80055cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2202      	movs	r2, #2
 8005524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005530:	e01d      	b.n	800556e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005532:	7bfb      	ldrb	r3, [r7, #15]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d108      	bne.n	800554a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005538:	7bbb      	ldrb	r3, [r7, #14]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d105      	bne.n	800554a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800553e:	7b7b      	ldrb	r3, [r7, #13]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d102      	bne.n	800554a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005544:	7b3b      	ldrb	r3, [r7, #12]
 8005546:	2b01      	cmp	r3, #1
 8005548:	d001      	beq.n	800554e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e03e      	b.n	80055cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2202      	movs	r2, #2
 8005552:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2202      	movs	r2, #2
 800555a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2202      	movs	r2, #2
 8005562:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2202      	movs	r2, #2
 800556a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <HAL_TIM_Encoder_Start+0xc4>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b04      	cmp	r3, #4
 8005578:	d008      	beq.n	800558c <HAL_TIM_Encoder_Start+0xd4>
 800557a:	e00f      	b.n	800559c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2201      	movs	r2, #1
 8005582:	2100      	movs	r1, #0
 8005584:	4618      	mov	r0, r3
 8005586:	f000 ff80 	bl	800648a <TIM_CCxChannelCmd>
      break;
 800558a:	e016      	b.n	80055ba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2201      	movs	r2, #1
 8005592:	2104      	movs	r1, #4
 8005594:	4618      	mov	r0, r3
 8005596:	f000 ff78 	bl	800648a <TIM_CCxChannelCmd>
      break;
 800559a:	e00e      	b.n	80055ba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2201      	movs	r2, #1
 80055a2:	2100      	movs	r1, #0
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 ff70 	bl	800648a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2201      	movs	r2, #1
 80055b0:	2104      	movs	r1, #4
 80055b2:	4618      	mov	r0, r3
 80055b4:	f000 ff69 	bl	800648a <TIM_CCxChannelCmd>
      break;
 80055b8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f042 0201 	orr.w	r2, r2, #1
 80055c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d020      	beq.n	8005638 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d01b      	beq.n	8005638 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f06f 0202 	mvn.w	r2, #2
 8005608:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	f003 0303 	and.w	r3, r3, #3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fac7 	bl	8005bb2 <HAL_TIM_IC_CaptureCallback>
 8005624:	e005      	b.n	8005632 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fab9 	bl	8005b9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 faca 	bl	8005bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	f003 0304 	and.w	r3, r3, #4
 800563e:	2b00      	cmp	r3, #0
 8005640:	d020      	beq.n	8005684 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	2b00      	cmp	r3, #0
 800564a:	d01b      	beq.n	8005684 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f06f 0204 	mvn.w	r2, #4
 8005654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2202      	movs	r2, #2
 800565a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005666:	2b00      	cmp	r3, #0
 8005668:	d003      	beq.n	8005672 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 faa1 	bl	8005bb2 <HAL_TIM_IC_CaptureCallback>
 8005670:	e005      	b.n	800567e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 fa93 	bl	8005b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 faa4 	bl	8005bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	f003 0308 	and.w	r3, r3, #8
 800568a:	2b00      	cmp	r3, #0
 800568c:	d020      	beq.n	80056d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f003 0308 	and.w	r3, r3, #8
 8005694:	2b00      	cmp	r3, #0
 8005696:	d01b      	beq.n	80056d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f06f 0208 	mvn.w	r2, #8
 80056a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2204      	movs	r2, #4
 80056a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	f003 0303 	and.w	r3, r3, #3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fa7b 	bl	8005bb2 <HAL_TIM_IC_CaptureCallback>
 80056bc:	e005      	b.n	80056ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 fa6d 	bl	8005b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f000 fa7e 	bl	8005bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	f003 0310 	and.w	r3, r3, #16
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d020      	beq.n	800571c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d01b      	beq.n	800571c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f06f 0210 	mvn.w	r2, #16
 80056ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2208      	movs	r2, #8
 80056f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	69db      	ldr	r3, [r3, #28]
 80056fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d003      	beq.n	800570a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fa55 	bl	8005bb2 <HAL_TIM_IC_CaptureCallback>
 8005708:	e005      	b.n	8005716 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fa47 	bl	8005b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 fa58 	bl	8005bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00c      	beq.n	8005740 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f003 0301 	and.w	r3, r3, #1
 800572c:	2b00      	cmp	r3, #0
 800572e:	d007      	beq.n	8005740 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0201 	mvn.w	r2, #1
 8005738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7fc f98c 	bl	8001a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00c      	beq.n	800576e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575a:	2b00      	cmp	r3, #0
 800575c:	d007      	beq.n	800576e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 ff45 	bl	80065f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00c      	beq.n	8005792 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800578a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 ff3d 	bl	800660c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00c      	beq.n	80057b6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d007      	beq.n	80057b6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fa12 	bl	8005bda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f003 0320 	and.w	r3, r3, #32
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00c      	beq.n	80057da <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f003 0320 	and.w	r3, r3, #32
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d007      	beq.n	80057da <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f06f 0220 	mvn.w	r2, #32
 80057d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 ff05 	bl	80065e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057f0:	2300      	movs	r3, #0
 80057f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d101      	bne.n	8005802 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80057fe:	2302      	movs	r3, #2
 8005800:	e0ff      	b.n	8005a02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2b14      	cmp	r3, #20
 800580e:	f200 80f0 	bhi.w	80059f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005812:	a201      	add	r2, pc, #4	@ (adr r2, 8005818 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005818:	0800586d 	.word	0x0800586d
 800581c:	080059f3 	.word	0x080059f3
 8005820:	080059f3 	.word	0x080059f3
 8005824:	080059f3 	.word	0x080059f3
 8005828:	080058ad 	.word	0x080058ad
 800582c:	080059f3 	.word	0x080059f3
 8005830:	080059f3 	.word	0x080059f3
 8005834:	080059f3 	.word	0x080059f3
 8005838:	080058ef 	.word	0x080058ef
 800583c:	080059f3 	.word	0x080059f3
 8005840:	080059f3 	.word	0x080059f3
 8005844:	080059f3 	.word	0x080059f3
 8005848:	0800592f 	.word	0x0800592f
 800584c:	080059f3 	.word	0x080059f3
 8005850:	080059f3 	.word	0x080059f3
 8005854:	080059f3 	.word	0x080059f3
 8005858:	08005971 	.word	0x08005971
 800585c:	080059f3 	.word	0x080059f3
 8005860:	080059f3 	.word	0x080059f3
 8005864:	080059f3 	.word	0x080059f3
 8005868:	080059b1 	.word	0x080059b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fa5c 	bl	8005d30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699a      	ldr	r2, [r3, #24]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0208 	orr.w	r2, r2, #8
 8005886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	699a      	ldr	r2, [r3, #24]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f022 0204 	bic.w	r2, r2, #4
 8005896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6999      	ldr	r1, [r3, #24]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	619a      	str	r2, [r3, #24]
      break;
 80058aa:	e0a5      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68b9      	ldr	r1, [r7, #8]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 face 	bl	8005e54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699a      	ldr	r2, [r3, #24]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699a      	ldr	r2, [r3, #24]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6999      	ldr	r1, [r3, #24]
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	021a      	lsls	r2, r3, #8
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	430a      	orrs	r2, r1
 80058ea:	619a      	str	r2, [r3, #24]
      break;
 80058ec:	e084      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68b9      	ldr	r1, [r7, #8]
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fb39 	bl	8005f6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	69da      	ldr	r2, [r3, #28]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0208 	orr.w	r2, r2, #8
 8005908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	69da      	ldr	r2, [r3, #28]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f022 0204 	bic.w	r2, r2, #4
 8005918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	69d9      	ldr	r1, [r3, #28]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	691a      	ldr	r2, [r3, #16]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	430a      	orrs	r2, r1
 800592a:	61da      	str	r2, [r3, #28]
      break;
 800592c:	e064      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68b9      	ldr	r1, [r7, #8]
 8005934:	4618      	mov	r0, r3
 8005936:	f000 fba3 	bl	8006080 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	69da      	ldr	r2, [r3, #28]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69da      	ldr	r2, [r3, #28]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	69d9      	ldr	r1, [r3, #28]
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	021a      	lsls	r2, r3, #8
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	430a      	orrs	r2, r1
 800596c:	61da      	str	r2, [r3, #28]
      break;
 800596e:	e043      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68b9      	ldr	r1, [r7, #8]
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fbec 	bl	8006154 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 0208 	orr.w	r2, r2, #8
 800598a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f022 0204 	bic.w	r2, r2, #4
 800599a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	691a      	ldr	r2, [r3, #16]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80059ae:	e023      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 fc30 	bl	800621c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059da:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	021a      	lsls	r2, r3, #8
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80059f0:	e002      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	75fb      	strb	r3, [r7, #23]
      break;
 80059f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3718      	adds	r7, #24
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop

08005a0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a16:	2300      	movs	r3, #0
 8005a18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d101      	bne.n	8005a28 <HAL_TIM_ConfigClockSource+0x1c>
 8005a24:	2302      	movs	r3, #2
 8005a26:	e0b6      	b.n	8005b96 <HAL_TIM_ConfigClockSource+0x18a>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a64:	d03e      	beq.n	8005ae4 <HAL_TIM_ConfigClockSource+0xd8>
 8005a66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a6a:	f200 8087 	bhi.w	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a72:	f000 8086 	beq.w	8005b82 <HAL_TIM_ConfigClockSource+0x176>
 8005a76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a7a:	d87f      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005a7c:	2b70      	cmp	r3, #112	@ 0x70
 8005a7e:	d01a      	beq.n	8005ab6 <HAL_TIM_ConfigClockSource+0xaa>
 8005a80:	2b70      	cmp	r3, #112	@ 0x70
 8005a82:	d87b      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005a84:	2b60      	cmp	r3, #96	@ 0x60
 8005a86:	d050      	beq.n	8005b2a <HAL_TIM_ConfigClockSource+0x11e>
 8005a88:	2b60      	cmp	r3, #96	@ 0x60
 8005a8a:	d877      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005a8c:	2b50      	cmp	r3, #80	@ 0x50
 8005a8e:	d03c      	beq.n	8005b0a <HAL_TIM_ConfigClockSource+0xfe>
 8005a90:	2b50      	cmp	r3, #80	@ 0x50
 8005a92:	d873      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005a94:	2b40      	cmp	r3, #64	@ 0x40
 8005a96:	d058      	beq.n	8005b4a <HAL_TIM_ConfigClockSource+0x13e>
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d86f      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005a9c:	2b30      	cmp	r3, #48	@ 0x30
 8005a9e:	d064      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x15e>
 8005aa0:	2b30      	cmp	r3, #48	@ 0x30
 8005aa2:	d86b      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005aa4:	2b20      	cmp	r3, #32
 8005aa6:	d060      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x15e>
 8005aa8:	2b20      	cmp	r3, #32
 8005aaa:	d867      	bhi.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d05c      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x15e>
 8005ab0:	2b10      	cmp	r3, #16
 8005ab2:	d05a      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x15e>
 8005ab4:	e062      	b.n	8005b7c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ac6:	f000 fcc0 	bl	800644a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ad8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	609a      	str	r2, [r3, #8]
      break;
 8005ae2:	e04f      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005af4:	f000 fca9 	bl	800644a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689a      	ldr	r2, [r3, #8]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b06:	609a      	str	r2, [r3, #8]
      break;
 8005b08:	e03c      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b16:	461a      	mov	r2, r3
 8005b18:	f000 fbe6 	bl	80062e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2150      	movs	r1, #80	@ 0x50
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fc76 	bl	8006414 <TIM_ITRx_SetConfig>
      break;
 8005b28:	e02c      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b36:	461a      	mov	r2, r3
 8005b38:	f000 fc2a 	bl	8006390 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2160      	movs	r1, #96	@ 0x60
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 fc66 	bl	8006414 <TIM_ITRx_SetConfig>
      break;
 8005b48:	e01c      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b56:	461a      	mov	r2, r3
 8005b58:	f000 fbc6 	bl	80062e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2140      	movs	r1, #64	@ 0x40
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 fc56 	bl	8006414 <TIM_ITRx_SetConfig>
      break;
 8005b68:	e00c      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4619      	mov	r1, r3
 8005b74:	4610      	mov	r0, r2
 8005b76:	f000 fc4d 	bl	8006414 <TIM_ITRx_SetConfig>
      break;
 8005b7a:	e003      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8005b80:	e000      	b.n	8005b84 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005b82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b083      	sub	sp, #12
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ba6:	bf00      	nop
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b083      	sub	sp, #12
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
	...

08005bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a43      	ldr	r2, [pc, #268]	@ (8005d10 <TIM_Base_SetConfig+0x120>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d013      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c0e:	d00f      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a40      	ldr	r2, [pc, #256]	@ (8005d14 <TIM_Base_SetConfig+0x124>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d00b      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8005d18 <TIM_Base_SetConfig+0x128>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d007      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a3e      	ldr	r2, [pc, #248]	@ (8005d1c <TIM_Base_SetConfig+0x12c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d003      	beq.n	8005c30 <TIM_Base_SetConfig+0x40>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a3d      	ldr	r2, [pc, #244]	@ (8005d20 <TIM_Base_SetConfig+0x130>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d108      	bne.n	8005c42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a32      	ldr	r2, [pc, #200]	@ (8005d10 <TIM_Base_SetConfig+0x120>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d01f      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c50:	d01b      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a2f      	ldr	r2, [pc, #188]	@ (8005d14 <TIM_Base_SetConfig+0x124>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d017      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8005d18 <TIM_Base_SetConfig+0x128>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a2d      	ldr	r2, [pc, #180]	@ (8005d1c <TIM_Base_SetConfig+0x12c>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d00f      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8005d20 <TIM_Base_SetConfig+0x130>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00b      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a2b      	ldr	r2, [pc, #172]	@ (8005d24 <TIM_Base_SetConfig+0x134>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d007      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8005d28 <TIM_Base_SetConfig+0x138>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d003      	beq.n	8005c8a <TIM_Base_SetConfig+0x9a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a29      	ldr	r2, [pc, #164]	@ (8005d2c <TIM_Base_SetConfig+0x13c>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d108      	bne.n	8005c9c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a14      	ldr	r2, [pc, #80]	@ (8005d10 <TIM_Base_SetConfig+0x120>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d00f      	beq.n	8005ce2 <TIM_Base_SetConfig+0xf2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a16      	ldr	r2, [pc, #88]	@ (8005d20 <TIM_Base_SetConfig+0x130>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00b      	beq.n	8005ce2 <TIM_Base_SetConfig+0xf2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a15      	ldr	r2, [pc, #84]	@ (8005d24 <TIM_Base_SetConfig+0x134>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d007      	beq.n	8005ce2 <TIM_Base_SetConfig+0xf2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a14      	ldr	r2, [pc, #80]	@ (8005d28 <TIM_Base_SetConfig+0x138>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d003      	beq.n	8005ce2 <TIM_Base_SetConfig+0xf2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a13      	ldr	r2, [pc, #76]	@ (8005d2c <TIM_Base_SetConfig+0x13c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d103      	bne.n	8005cea <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	691a      	ldr	r2, [r3, #16]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f043 0204 	orr.w	r2, r3, #4
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	601a      	str	r2, [r3, #0]
}
 8005d02:	bf00      	nop
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	40012c00 	.word	0x40012c00
 8005d14:	40000400 	.word	0x40000400
 8005d18:	40000800 	.word	0x40000800
 8005d1c:	40000c00 	.word	0x40000c00
 8005d20:	40013400 	.word	0x40013400
 8005d24:	40014000 	.word	0x40014000
 8005d28:	40014400 	.word	0x40014400
 8005d2c:	40014800 	.word	0x40014800

08005d30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	f023 0201 	bic.w	r2, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f023 0303 	bic.w	r3, r3, #3
 8005d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	f023 0302 	bic.w	r3, r3, #2
 8005d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a2d      	ldr	r2, [pc, #180]	@ (8005e40 <TIM_OC1_SetConfig+0x110>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d00f      	beq.n	8005db0 <TIM_OC1_SetConfig+0x80>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a2c      	ldr	r2, [pc, #176]	@ (8005e44 <TIM_OC1_SetConfig+0x114>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d00b      	beq.n	8005db0 <TIM_OC1_SetConfig+0x80>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a2b      	ldr	r2, [pc, #172]	@ (8005e48 <TIM_OC1_SetConfig+0x118>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d007      	beq.n	8005db0 <TIM_OC1_SetConfig+0x80>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e4c <TIM_OC1_SetConfig+0x11c>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d003      	beq.n	8005db0 <TIM_OC1_SetConfig+0x80>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a29      	ldr	r2, [pc, #164]	@ (8005e50 <TIM_OC1_SetConfig+0x120>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d10e      	bne.n	8005dce <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	f023 0204 	bic.w	r2, r3, #4
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f023 0308 	bic.w	r3, r3, #8
 8005dc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e40 <TIM_OC1_SetConfig+0x110>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d00f      	beq.n	8005df6 <TIM_OC1_SetConfig+0xc6>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8005e44 <TIM_OC1_SetConfig+0x114>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d00b      	beq.n	8005df6 <TIM_OC1_SetConfig+0xc6>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4a19      	ldr	r2, [pc, #100]	@ (8005e48 <TIM_OC1_SetConfig+0x118>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d007      	beq.n	8005df6 <TIM_OC1_SetConfig+0xc6>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a18      	ldr	r2, [pc, #96]	@ (8005e4c <TIM_OC1_SetConfig+0x11c>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d003      	beq.n	8005df6 <TIM_OC1_SetConfig+0xc6>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a17      	ldr	r2, [pc, #92]	@ (8005e50 <TIM_OC1_SetConfig+0x120>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d111      	bne.n	8005e1a <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	621a      	str	r2, [r3, #32]
}
 8005e34:	bf00      	nop
 8005e36:	371c      	adds	r7, #28
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	40012c00 	.word	0x40012c00
 8005e44:	40013400 	.word	0x40013400
 8005e48:	40014000 	.word	0x40014000
 8005e4c:	40014400 	.word	0x40014400
 8005e50:	40014800 	.word	0x40014800

08005e54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f023 0210 	bic.w	r2, r3, #16
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	021b      	lsls	r3, r3, #8
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f023 0320 	bic.w	r3, r3, #32
 8005ea2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	011b      	lsls	r3, r3, #4
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a29      	ldr	r2, [pc, #164]	@ (8005f58 <TIM_OC2_SetConfig+0x104>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d003      	beq.n	8005ec0 <TIM_OC2_SetConfig+0x6c>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a28      	ldr	r2, [pc, #160]	@ (8005f5c <TIM_OC2_SetConfig+0x108>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d10f      	bne.n	8005ee0 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f58 <TIM_OC2_SetConfig+0x104>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d00f      	beq.n	8005f08 <TIM_OC2_SetConfig+0xb4>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a1c      	ldr	r2, [pc, #112]	@ (8005f5c <TIM_OC2_SetConfig+0x108>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00b      	beq.n	8005f08 <TIM_OC2_SetConfig+0xb4>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a1b      	ldr	r2, [pc, #108]	@ (8005f60 <TIM_OC2_SetConfig+0x10c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d007      	beq.n	8005f08 <TIM_OC2_SetConfig+0xb4>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a1a      	ldr	r2, [pc, #104]	@ (8005f64 <TIM_OC2_SetConfig+0x110>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d003      	beq.n	8005f08 <TIM_OC2_SetConfig+0xb4>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a19      	ldr	r2, [pc, #100]	@ (8005f68 <TIM_OC2_SetConfig+0x114>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d113      	bne.n	8005f30 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	685a      	ldr	r2, [r3, #4]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	621a      	str	r2, [r3, #32]
}
 8005f4a:	bf00      	nop
 8005f4c:	371c      	adds	r7, #28
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	40012c00 	.word	0x40012c00
 8005f5c:	40013400 	.word	0x40013400
 8005f60:	40014000 	.word	0x40014000
 8005f64:	40014400 	.word	0x40014400
 8005f68:	40014800 	.word	0x40014800

08005f6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a1b      	ldr	r3, [r3, #32]
 8005f80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f023 0303 	bic.w	r3, r3, #3
 8005fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	021b      	lsls	r3, r3, #8
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a28      	ldr	r2, [pc, #160]	@ (800606c <TIM_OC3_SetConfig+0x100>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d003      	beq.n	8005fd6 <TIM_OC3_SetConfig+0x6a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a27      	ldr	r2, [pc, #156]	@ (8006070 <TIM_OC3_SetConfig+0x104>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d10f      	bne.n	8005ff6 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005fe8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	021b      	lsls	r3, r3, #8
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800606c <TIM_OC3_SetConfig+0x100>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d00f      	beq.n	800601e <TIM_OC3_SetConfig+0xb2>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a1b      	ldr	r2, [pc, #108]	@ (8006070 <TIM_OC3_SetConfig+0x104>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d00b      	beq.n	800601e <TIM_OC3_SetConfig+0xb2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a1a      	ldr	r2, [pc, #104]	@ (8006074 <TIM_OC3_SetConfig+0x108>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d007      	beq.n	800601e <TIM_OC3_SetConfig+0xb2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a19      	ldr	r2, [pc, #100]	@ (8006078 <TIM_OC3_SetConfig+0x10c>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d003      	beq.n	800601e <TIM_OC3_SetConfig+0xb2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a18      	ldr	r2, [pc, #96]	@ (800607c <TIM_OC3_SetConfig+0x110>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d113      	bne.n	8006046 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006024:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800602c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	011b      	lsls	r3, r3, #4
 8006034:	693a      	ldr	r2, [r7, #16]
 8006036:	4313      	orrs	r3, r2
 8006038:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	4313      	orrs	r3, r2
 8006044:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	621a      	str	r2, [r3, #32]
}
 8006060:	bf00      	nop
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	40012c00 	.word	0x40012c00
 8006070:	40013400 	.word	0x40013400
 8006074:	40014000 	.word	0x40014000
 8006078:	40014400 	.word	0x40014400
 800607c:	40014800 	.word	0x40014800

08006080 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	021b      	lsls	r3, r3, #8
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	031b      	lsls	r3, r3, #12
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	4313      	orrs	r3, r2
 80060da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a18      	ldr	r2, [pc, #96]	@ (8006140 <TIM_OC4_SetConfig+0xc0>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d00f      	beq.n	8006104 <TIM_OC4_SetConfig+0x84>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a17      	ldr	r2, [pc, #92]	@ (8006144 <TIM_OC4_SetConfig+0xc4>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d00b      	beq.n	8006104 <TIM_OC4_SetConfig+0x84>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a16      	ldr	r2, [pc, #88]	@ (8006148 <TIM_OC4_SetConfig+0xc8>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d007      	beq.n	8006104 <TIM_OC4_SetConfig+0x84>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a15      	ldr	r2, [pc, #84]	@ (800614c <TIM_OC4_SetConfig+0xcc>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d003      	beq.n	8006104 <TIM_OC4_SetConfig+0x84>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a14      	ldr	r2, [pc, #80]	@ (8006150 <TIM_OC4_SetConfig+0xd0>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d109      	bne.n	8006118 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800610a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	019b      	lsls	r3, r3, #6
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	4313      	orrs	r3, r2
 8006116:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	621a      	str	r2, [r3, #32]
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	40012c00 	.word	0x40012c00
 8006144:	40013400 	.word	0x40013400
 8006148:	40014000 	.word	0x40014000
 800614c:	40014400 	.word	0x40014400
 8006150:	40014800 	.word	0x40014800

08006154 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800617a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006198:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	041b      	lsls	r3, r3, #16
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a17      	ldr	r2, [pc, #92]	@ (8006208 <TIM_OC5_SetConfig+0xb4>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d00f      	beq.n	80061ce <TIM_OC5_SetConfig+0x7a>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a16      	ldr	r2, [pc, #88]	@ (800620c <TIM_OC5_SetConfig+0xb8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d00b      	beq.n	80061ce <TIM_OC5_SetConfig+0x7a>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a15      	ldr	r2, [pc, #84]	@ (8006210 <TIM_OC5_SetConfig+0xbc>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d007      	beq.n	80061ce <TIM_OC5_SetConfig+0x7a>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a14      	ldr	r2, [pc, #80]	@ (8006214 <TIM_OC5_SetConfig+0xc0>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d003      	beq.n	80061ce <TIM_OC5_SetConfig+0x7a>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a13      	ldr	r2, [pc, #76]	@ (8006218 <TIM_OC5_SetConfig+0xc4>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d109      	bne.n	80061e2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	021b      	lsls	r3, r3, #8
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	4313      	orrs	r3, r2
 80061e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	621a      	str	r2, [r3, #32]
}
 80061fc:	bf00      	nop
 80061fe:	371c      	adds	r7, #28
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr
 8006208:	40012c00 	.word	0x40012c00
 800620c:	40013400 	.word	0x40013400
 8006210:	40014000 	.word	0x40014000
 8006214:	40014400 	.word	0x40014400
 8006218:	40014800 	.word	0x40014800

0800621c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a1b      	ldr	r3, [r3, #32]
 8006230:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800624a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800624e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	021b      	lsls	r3, r3, #8
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4313      	orrs	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006262:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	051b      	lsls	r3, r3, #20
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	4313      	orrs	r3, r2
 800626e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a18      	ldr	r2, [pc, #96]	@ (80062d4 <TIM_OC6_SetConfig+0xb8>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d00f      	beq.n	8006298 <TIM_OC6_SetConfig+0x7c>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a17      	ldr	r2, [pc, #92]	@ (80062d8 <TIM_OC6_SetConfig+0xbc>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d00b      	beq.n	8006298 <TIM_OC6_SetConfig+0x7c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a16      	ldr	r2, [pc, #88]	@ (80062dc <TIM_OC6_SetConfig+0xc0>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d007      	beq.n	8006298 <TIM_OC6_SetConfig+0x7c>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	4a15      	ldr	r2, [pc, #84]	@ (80062e0 <TIM_OC6_SetConfig+0xc4>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d003      	beq.n	8006298 <TIM_OC6_SetConfig+0x7c>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a14      	ldr	r2, [pc, #80]	@ (80062e4 <TIM_OC6_SetConfig+0xc8>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d109      	bne.n	80062ac <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800629e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	029b      	lsls	r3, r3, #10
 80062a6:	697a      	ldr	r2, [r7, #20]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	621a      	str	r2, [r3, #32]
}
 80062c6:	bf00      	nop
 80062c8:	371c      	adds	r7, #28
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40012c00 	.word	0x40012c00
 80062d8:	40013400 	.word	0x40013400
 80062dc:	40014000 	.word	0x40014000
 80062e0:	40014400 	.word	0x40014400
 80062e4:	40014800 	.word	0x40014800

080062e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f023 0201 	bic.w	r2, r3, #1
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	4a1c      	ldr	r2, [pc, #112]	@ (800637c <TIM_TI1_ConfigInputStage+0x94>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d00f      	beq.n	800632e <TIM_TI1_ConfigInputStage+0x46>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	4a1b      	ldr	r2, [pc, #108]	@ (8006380 <TIM_TI1_ConfigInputStage+0x98>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d00b      	beq.n	800632e <TIM_TI1_ConfigInputStage+0x46>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	4a1a      	ldr	r2, [pc, #104]	@ (8006384 <TIM_TI1_ConfigInputStage+0x9c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d007      	beq.n	800632e <TIM_TI1_ConfigInputStage+0x46>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	4a19      	ldr	r2, [pc, #100]	@ (8006388 <TIM_TI1_ConfigInputStage+0xa0>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d003      	beq.n	800632e <TIM_TI1_ConfigInputStage+0x46>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4a18      	ldr	r2, [pc, #96]	@ (800638c <TIM_TI1_ConfigInputStage+0xa4>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d105      	bne.n	800633a <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	f023 0204 	bic.w	r2, r3, #4
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	011b      	lsls	r3, r3, #4
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f023 030a 	bic.w	r3, r3, #10
 8006358:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	4313      	orrs	r3, r2
 8006360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	621a      	str	r2, [r3, #32]
}
 800636e:	bf00      	nop
 8006370:	371c      	adds	r7, #28
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	40012c00 	.word	0x40012c00
 8006380:	40013400 	.word	0x40013400
 8006384:	40014000 	.word	0x40014000
 8006388:	40014400 	.word	0x40014400
 800638c:	40014800 	.word	0x40014800

08006390 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006390:	b480      	push	{r7}
 8006392:	b087      	sub	sp, #28
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	f023 0210 	bic.w	r2, r3, #16
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	4a16      	ldr	r2, [pc, #88]	@ (800640c <TIM_TI2_ConfigInputStage+0x7c>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d003      	beq.n	80063be <TIM_TI2_ConfigInputStage+0x2e>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4a15      	ldr	r2, [pc, #84]	@ (8006410 <TIM_TI2_ConfigInputStage+0x80>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d105      	bne.n	80063ca <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	031b      	lsls	r3, r3, #12
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	4313      	orrs	r3, r2
 80063e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80063e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	011b      	lsls	r3, r3, #4
 80063ee:	697a      	ldr	r2, [r7, #20]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	621a      	str	r2, [r3, #32]
}
 8006400:	bf00      	nop
 8006402:	371c      	adds	r7, #28
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr
 800640c:	40012c00 	.word	0x40012c00
 8006410:	40013400 	.word	0x40013400

08006414 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006414:	b480      	push	{r7}
 8006416:	b085      	sub	sp, #20
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800642a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4313      	orrs	r3, r2
 8006432:	f043 0307 	orr.w	r3, r3, #7
 8006436:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	609a      	str	r2, [r3, #8]
}
 800643e:	bf00      	nop
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800644a:	b480      	push	{r7}
 800644c:	b087      	sub	sp, #28
 800644e:	af00      	add	r7, sp, #0
 8006450:	60f8      	str	r0, [r7, #12]
 8006452:	60b9      	str	r1, [r7, #8]
 8006454:	607a      	str	r2, [r7, #4]
 8006456:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006464:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	021a      	lsls	r2, r3, #8
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	431a      	orrs	r2, r3
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	4313      	orrs	r3, r2
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	4313      	orrs	r3, r2
 8006476:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	609a      	str	r2, [r3, #8]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800648a:	b480      	push	{r7}
 800648c:	b087      	sub	sp, #28
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	60b9      	str	r1, [r7, #8]
 8006494:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	f003 031f 	and.w	r3, r3, #31
 800649c:	2201      	movs	r2, #1
 800649e:	fa02 f303 	lsl.w	r3, r2, r3
 80064a2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a1a      	ldr	r2, [r3, #32]
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	43db      	mvns	r3, r3
 80064ac:	401a      	ands	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6a1a      	ldr	r2, [r3, #32]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	f003 031f 	and.w	r3, r3, #31
 80064bc:	6879      	ldr	r1, [r7, #4]
 80064be:	fa01 f303 	lsl.w	r3, r1, r3
 80064c2:	431a      	orrs	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	621a      	str	r2, [r3, #32]
}
 80064c8:	bf00      	nop
 80064ca:	371c      	adds	r7, #28
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d101      	bne.n	80064ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064e8:	2302      	movs	r3, #2
 80064ea:	e068      	b.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2202      	movs	r2, #2
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a2e      	ldr	r2, [pc, #184]	@ (80065cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d004      	beq.n	8006520 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a2d      	ldr	r2, [pc, #180]	@ (80065d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d108      	bne.n	8006532 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006526:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006538:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a1e      	ldr	r2, [pc, #120]	@ (80065cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d01d      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800655e:	d018      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a1b      	ldr	r2, [pc, #108]	@ (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d013      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1a      	ldr	r2, [pc, #104]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d00e      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a18      	ldr	r2, [pc, #96]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d009      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a13      	ldr	r2, [pc, #76]	@ (80065d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d004      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a14      	ldr	r2, [pc, #80]	@ (80065e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d10c      	bne.n	80065ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006598:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3714      	adds	r7, #20
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	40012c00 	.word	0x40012c00
 80065d0:	40013400 	.word	0x40013400
 80065d4:	40000400 	.word	0x40000400
 80065d8:	40000800 	.word	0x40000800
 80065dc:	40000c00 	.word	0x40000c00
 80065e0:	40014000 	.word	0x40014000

080065e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e040      	b.n	80066b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006636:	2b00      	cmp	r3, #0
 8006638:	d106      	bne.n	8006648 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f7fb fc46 	bl	8001ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2224      	movs	r2, #36	@ 0x24
 800664c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0201 	bic.w	r2, r2, #1
 800665c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006662:	2b00      	cmp	r3, #0
 8006664:	d002      	beq.n	800666c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fee6 	bl	8007438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 fc2b 	bl	8006ec8 <UART_SetConfig>
 8006672:	4603      	mov	r3, r0
 8006674:	2b01      	cmp	r3, #1
 8006676:	d101      	bne.n	800667c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e01b      	b.n	80066b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800668a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689a      	ldr	r2, [r3, #8]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800669a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f042 0201 	orr.w	r2, r2, #1
 80066aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 ff65 	bl	800757c <UART_CheckIdleState>
 80066b2:	4603      	mov	r3, r0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08a      	sub	sp, #40	@ 0x28
 80066c0:	af02      	add	r7, sp, #8
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	603b      	str	r3, [r7, #0]
 80066c8:	4613      	mov	r3, r2
 80066ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066d0:	2b20      	cmp	r3, #32
 80066d2:	f040 8081 	bne.w	80067d8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d002      	beq.n	80066e2 <HAL_UART_Transmit+0x26>
 80066dc:	88fb      	ldrh	r3, [r7, #6]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d101      	bne.n	80066e6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e079      	b.n	80067da <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2221      	movs	r2, #33	@ 0x21
 80066f2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066f4:	f7fb ff40 	bl	8002578 <HAL_GetTick>
 80066f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	88fa      	ldrh	r2, [r7, #6]
 80066fe:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	88fa      	ldrh	r2, [r7, #6]
 8006706:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006712:	d108      	bne.n	8006726 <HAL_UART_Transmit+0x6a>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d104      	bne.n	8006726 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 800671c:	2300      	movs	r3, #0
 800671e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	61bb      	str	r3, [r7, #24]
 8006724:	e003      	b.n	800672e <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800672a:	2300      	movs	r3, #0
 800672c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800672e:	e038      	b.n	80067a2 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	9300      	str	r3, [sp, #0]
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	2200      	movs	r2, #0
 8006738:	2180      	movs	r1, #128	@ 0x80
 800673a:	68f8      	ldr	r0, [r7, #12]
 800673c:	f000 ffc6 	bl	80076cc <UART_WaitOnFlagUntilTimeout>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d004      	beq.n	8006750 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2220      	movs	r2, #32
 800674a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e044      	b.n	80067da <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10b      	bne.n	800676e <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	881b      	ldrh	r3, [r3, #0]
 800675a:	461a      	mov	r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006764:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	3302      	adds	r3, #2
 800676a:	61bb      	str	r3, [r7, #24]
 800676c:	e007      	b.n	800677e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	781a      	ldrb	r2, [r3, #0]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	3301      	adds	r3, #1
 800677c:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006782:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006786:	2b21      	cmp	r3, #33	@ 0x21
 8006788:	d109      	bne.n	800679e <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006790:	b29b      	uxth	r3, r3
 8006792:	3b01      	subs	r3, #1
 8006794:	b29a      	uxth	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 800679c:	e001      	b.n	80067a2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e01b      	b.n	80067da <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1c0      	bne.n	8006730 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	2200      	movs	r2, #0
 80067b6:	2140      	movs	r1, #64	@ 0x40
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 ff87 	bl	80076cc <UART_WaitOnFlagUntilTimeout>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d004      	beq.n	80067ce <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2220      	movs	r2, #32
 80067c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e005      	b.n	80067da <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2220      	movs	r2, #32
 80067d2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	e000      	b.n	80067da <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80067d8:	2302      	movs	r3, #2
  }
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3720      	adds	r7, #32
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
	...

080067e4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b08a      	sub	sp, #40	@ 0x28
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	4613      	mov	r3, r2
 80067f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	d137      	bne.n	800686c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <HAL_UART_Receive_IT+0x24>
 8006802:	88fb      	ldrh	r3, [r7, #6]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d101      	bne.n	800680c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e030      	b.n	800686e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a18      	ldr	r2, [pc, #96]	@ (8006878 <HAL_UART_Receive_IT+0x94>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d01f      	beq.n	800685c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d018      	beq.n	800685c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	613b      	str	r3, [r7, #16]
   return(result);
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006848:	623b      	str	r3, [r7, #32]
 800684a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	69f9      	ldr	r1, [r7, #28]
 800684e:	6a3a      	ldr	r2, [r7, #32]
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	61bb      	str	r3, [r7, #24]
   return(result);
 8006856:	69bb      	ldr	r3, [r7, #24]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e6      	bne.n	800682a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800685c:	88fb      	ldrh	r3, [r7, #6]
 800685e:	461a      	mov	r2, r3
 8006860:	68b9      	ldr	r1, [r7, #8]
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 ffa0 	bl	80077a8 <UART_Start_Receive_IT>
 8006868:	4603      	mov	r3, r0
 800686a:	e000      	b.n	800686e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800686c:	2302      	movs	r3, #2
  }
}
 800686e:	4618      	mov	r0, r3
 8006870:	3728      	adds	r7, #40	@ 0x28
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	40008000 	.word	0x40008000

0800687c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b0ba      	sub	sp, #232	@ 0xe8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80068a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80068a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80068aa:	4013      	ands	r3, r2
 80068ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80068b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d115      	bne.n	80068e4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80068b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00f      	beq.n	80068e4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80068c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068c8:	f003 0320 	and.w	r3, r3, #32
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d009      	beq.n	80068e4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 82ca 	beq.w	8006e6e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	4798      	blx	r3
      }
      return;
 80068e2:	e2c4      	b.n	8006e6e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80068e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 8117 	beq.w	8006b1c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80068ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d106      	bne.n	8006908 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80068fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80068fe:	4b85      	ldr	r3, [pc, #532]	@ (8006b14 <HAL_UART_IRQHandler+0x298>)
 8006900:	4013      	ands	r3, r2
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 810a 	beq.w	8006b1c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	2b00      	cmp	r3, #0
 8006912:	d011      	beq.n	8006938 <HAL_UART_IRQHandler+0xbc>
 8006914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00b      	beq.n	8006938 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2201      	movs	r2, #1
 8006926:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800692e:	f043 0201 	orr.w	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800693c:	f003 0302 	and.w	r3, r3, #2
 8006940:	2b00      	cmp	r3, #0
 8006942:	d011      	beq.n	8006968 <HAL_UART_IRQHandler+0xec>
 8006944:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00b      	beq.n	8006968 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2202      	movs	r2, #2
 8006956:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800695e:	f043 0204 	orr.w	r2, r3, #4
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800696c:	f003 0304 	and.w	r3, r3, #4
 8006970:	2b00      	cmp	r3, #0
 8006972:	d011      	beq.n	8006998 <HAL_UART_IRQHandler+0x11c>
 8006974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00b      	beq.n	8006998 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2204      	movs	r2, #4
 8006986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800698e:	f043 0202 	orr.w	r2, r3, #2
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800699c:	f003 0308 	and.w	r3, r3, #8
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d017      	beq.n	80069d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069a8:	f003 0320 	and.w	r3, r3, #32
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d105      	bne.n	80069bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80069b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00b      	beq.n	80069d4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2208      	movs	r2, #8
 80069c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069ca:	f043 0208 	orr.w	r2, r3, #8
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d012      	beq.n	8006a06 <HAL_UART_IRQHandler+0x18a>
 80069e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00c      	beq.n	8006a06 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069fc:	f043 0220 	orr.w	r2, r3, #32
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f000 8230 	beq.w	8006e72 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a16:	f003 0320 	and.w	r3, r3, #32
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00d      	beq.n	8006a3a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a22:	f003 0320 	and.w	r3, r3, #32
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d007      	beq.n	8006a3a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d003      	beq.n	8006a3a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4e:	2b40      	cmp	r3, #64	@ 0x40
 8006a50:	d005      	beq.n	8006a5e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d04f      	beq.n	8006afe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 ff68 	bl	8007934 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6e:	2b40      	cmp	r3, #64	@ 0x40
 8006a70:	d141      	bne.n	8006af6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	3308      	adds	r3, #8
 8006a78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3308      	adds	r3, #8
 8006a9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006aa2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006aaa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006aae:	e841 2300 	strex	r3, r2, [r1]
 8006ab2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ab6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1d9      	bne.n	8006a72 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d013      	beq.n	8006aee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aca:	4a13      	ldr	r2, [pc, #76]	@ (8006b18 <HAL_UART_IRQHandler+0x29c>)
 8006acc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7fb fed2 	bl	800287c <HAL_DMA_Abort_IT>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d017      	beq.n	8006b0e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006ae8:	4610      	mov	r0, r2
 8006aea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aec:	e00f      	b.n	8006b0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f9d4 	bl	8006e9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af4:	e00b      	b.n	8006b0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f9d0 	bl	8006e9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006afc:	e007      	b.n	8006b0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 f9cc 	bl	8006e9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006b0c:	e1b1      	b.n	8006e72 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b0e:	bf00      	nop
    return;
 8006b10:	e1af      	b.n	8006e72 <HAL_UART_IRQHandler+0x5f6>
 8006b12:	bf00      	nop
 8006b14:	04000120 	.word	0x04000120
 8006b18:	080079fd 	.word	0x080079fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	f040 816a 	bne.w	8006dfa <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b2a:	f003 0310 	and.w	r3, r3, #16
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 8163 	beq.w	8006dfa <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b38:	f003 0310 	and.w	r3, r3, #16
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f000 815c 	beq.w	8006dfa <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2210      	movs	r2, #16
 8006b48:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b54:	2b40      	cmp	r3, #64	@ 0x40
 8006b56:	f040 80d4 	bne.w	8006d02 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b66:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 80ad 	beq.w	8006cca <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006b76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	f080 80a5 	bcs.w	8006cca <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b86:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0320 	and.w	r3, r3, #32
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f040 8086 	bne.w	8006ca8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ba8:	e853 3f00 	ldrex	r3, [r3]
 8006bac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1da      	bne.n	8006b9c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	3308      	adds	r3, #8
 8006bec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006bf0:	e853 3f00 	ldrex	r3, [r3]
 8006bf4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006bf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bf8:	f023 0301 	bic.w	r3, r3, #1
 8006bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	3308      	adds	r3, #8
 8006c06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c16:	e841 2300 	strex	r3, r2, [r1]
 8006c1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1e1      	bne.n	8006be6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3308      	adds	r3, #8
 8006c28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c2c:	e853 3f00 	ldrex	r3, [r3]
 8006c30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3308      	adds	r3, #8
 8006c42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c4e:	e841 2300 	strex	r3, r2, [r1]
 8006c52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d1e3      	bne.n	8006c22 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c78:	f023 0310 	bic.w	r3, r3, #16
 8006c7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c92:	e841 2300 	strex	r3, r2, [r1]
 8006c96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1e4      	bne.n	8006c68 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fb fda9 	bl	80027fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2202      	movs	r2, #2
 8006cac:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 f8f4 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006cc8:	e0d5      	b.n	8006e76 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006cd0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	f040 80ce 	bne.w	8006e76 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0320 	and.w	r3, r3, #32
 8006ce6:	2b20      	cmp	r3, #32
 8006ce8:	f040 80c5 	bne.w	8006e76 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f8d8 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
      return;
 8006d00:	e0b9      	b.n	8006e76 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 80ab 	beq.w	8006e7a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006d24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 80a6 	beq.w	8006e7a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d36:	e853 3f00 	ldrex	r3, [r3]
 8006d3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d50:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d58:	e841 2300 	strex	r3, r2, [r1]
 8006d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1e4      	bne.n	8006d2e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3308      	adds	r3, #8
 8006d6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6e:	e853 3f00 	ldrex	r3, [r3]
 8006d72:	623b      	str	r3, [r7, #32]
   return(result);
 8006d74:	6a3b      	ldr	r3, [r7, #32]
 8006d76:	f023 0301 	bic.w	r3, r3, #1
 8006d7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3308      	adds	r3, #8
 8006d84:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006d88:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d90:	e841 2300 	strex	r3, r2, [r1]
 8006d94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1e3      	bne.n	8006d64 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2220      	movs	r2, #32
 8006da0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f023 0310 	bic.w	r3, r3, #16
 8006dc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006dd2:	61fb      	str	r3, [r7, #28]
 8006dd4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd6:	69b9      	ldr	r1, [r7, #24]
 8006dd8:	69fa      	ldr	r2, [r7, #28]
 8006dda:	e841 2300 	strex	r3, r2, [r1]
 8006dde:	617b      	str	r3, [r7, #20]
   return(result);
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e4      	bne.n	8006db0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2202      	movs	r2, #2
 8006dea:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006dec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006df0:	4619      	mov	r1, r3
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f85c 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006df8:	e03f      	b.n	8006e7a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00e      	beq.n	8006e24 <HAL_UART_IRQHandler+0x5a8>
 8006e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d008      	beq.n	8006e24 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006e1a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 ffdd 	bl	8007ddc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e22:	e02d      	b.n	8006e80 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00e      	beq.n	8006e4e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d008      	beq.n	8006e4e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01c      	beq.n	8006e7e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	4798      	blx	r3
    }
    return;
 8006e4c:	e017      	b.n	8006e7e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d012      	beq.n	8006e80 <HAL_UART_IRQHandler+0x604>
 8006e5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00c      	beq.n	8006e80 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fdd6 	bl	8007a18 <UART_EndTransmit_IT>
    return;
 8006e6c:	e008      	b.n	8006e80 <HAL_UART_IRQHandler+0x604>
      return;
 8006e6e:	bf00      	nop
 8006e70:	e006      	b.n	8006e80 <HAL_UART_IRQHandler+0x604>
    return;
 8006e72:	bf00      	nop
 8006e74:	e004      	b.n	8006e80 <HAL_UART_IRQHandler+0x604>
      return;
 8006e76:	bf00      	nop
 8006e78:	e002      	b.n	8006e80 <HAL_UART_IRQHandler+0x604>
      return;
 8006e7a:	bf00      	nop
 8006e7c:	e000      	b.n	8006e80 <HAL_UART_IRQHandler+0x604>
    return;
 8006e7e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006e80:	37e8      	adds	r7, #232	@ 0xe8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop

08006e88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ecc:	b08a      	sub	sp, #40	@ 0x28
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	689a      	ldr	r2, [r3, #8]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	431a      	orrs	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	69db      	ldr	r3, [r3, #28]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	4ba4      	ldr	r3, [pc, #656]	@ (8007188 <UART_SetConfig+0x2c0>)
 8006ef8:	4013      	ands	r3, r2
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	6812      	ldr	r2, [r2, #0]
 8006efe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f00:	430b      	orrs	r3, r1
 8006f02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	68da      	ldr	r2, [r3, #12]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a99      	ldr	r2, [pc, #612]	@ (800718c <UART_SetConfig+0x2c4>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d004      	beq.n	8006f34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f30:	4313      	orrs	r3, r2
 8006f32:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f44:	430a      	orrs	r2, r1
 8006f46:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a90      	ldr	r2, [pc, #576]	@ (8007190 <UART_SetConfig+0x2c8>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d126      	bne.n	8006fa0 <UART_SetConfig+0xd8>
 8006f52:	4b90      	ldr	r3, [pc, #576]	@ (8007194 <UART_SetConfig+0x2cc>)
 8006f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f58:	f003 0303 	and.w	r3, r3, #3
 8006f5c:	2b03      	cmp	r3, #3
 8006f5e:	d81b      	bhi.n	8006f98 <UART_SetConfig+0xd0>
 8006f60:	a201      	add	r2, pc, #4	@ (adr r2, 8006f68 <UART_SetConfig+0xa0>)
 8006f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f66:	bf00      	nop
 8006f68:	08006f79 	.word	0x08006f79
 8006f6c:	08006f89 	.word	0x08006f89
 8006f70:	08006f81 	.word	0x08006f81
 8006f74:	08006f91 	.word	0x08006f91
 8006f78:	2301      	movs	r3, #1
 8006f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f7e:	e116      	b.n	80071ae <UART_SetConfig+0x2e6>
 8006f80:	2302      	movs	r3, #2
 8006f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f86:	e112      	b.n	80071ae <UART_SetConfig+0x2e6>
 8006f88:	2304      	movs	r3, #4
 8006f8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f8e:	e10e      	b.n	80071ae <UART_SetConfig+0x2e6>
 8006f90:	2308      	movs	r3, #8
 8006f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f96:	e10a      	b.n	80071ae <UART_SetConfig+0x2e6>
 8006f98:	2310      	movs	r3, #16
 8006f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f9e:	e106      	b.n	80071ae <UART_SetConfig+0x2e6>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a7c      	ldr	r2, [pc, #496]	@ (8007198 <UART_SetConfig+0x2d0>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d138      	bne.n	800701c <UART_SetConfig+0x154>
 8006faa:	4b7a      	ldr	r3, [pc, #488]	@ (8007194 <UART_SetConfig+0x2cc>)
 8006fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb0:	f003 030c 	and.w	r3, r3, #12
 8006fb4:	2b0c      	cmp	r3, #12
 8006fb6:	d82d      	bhi.n	8007014 <UART_SetConfig+0x14c>
 8006fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc0 <UART_SetConfig+0xf8>)
 8006fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fbe:	bf00      	nop
 8006fc0:	08006ff5 	.word	0x08006ff5
 8006fc4:	08007015 	.word	0x08007015
 8006fc8:	08007015 	.word	0x08007015
 8006fcc:	08007015 	.word	0x08007015
 8006fd0:	08007005 	.word	0x08007005
 8006fd4:	08007015 	.word	0x08007015
 8006fd8:	08007015 	.word	0x08007015
 8006fdc:	08007015 	.word	0x08007015
 8006fe0:	08006ffd 	.word	0x08006ffd
 8006fe4:	08007015 	.word	0x08007015
 8006fe8:	08007015 	.word	0x08007015
 8006fec:	08007015 	.word	0x08007015
 8006ff0:	0800700d 	.word	0x0800700d
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ffa:	e0d8      	b.n	80071ae <UART_SetConfig+0x2e6>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007002:	e0d4      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007004:	2304      	movs	r3, #4
 8007006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700a:	e0d0      	b.n	80071ae <UART_SetConfig+0x2e6>
 800700c:	2308      	movs	r3, #8
 800700e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007012:	e0cc      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007014:	2310      	movs	r3, #16
 8007016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701a:	e0c8      	b.n	80071ae <UART_SetConfig+0x2e6>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a5e      	ldr	r2, [pc, #376]	@ (800719c <UART_SetConfig+0x2d4>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d125      	bne.n	8007072 <UART_SetConfig+0x1aa>
 8007026:	4b5b      	ldr	r3, [pc, #364]	@ (8007194 <UART_SetConfig+0x2cc>)
 8007028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800702c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007030:	2b30      	cmp	r3, #48	@ 0x30
 8007032:	d016      	beq.n	8007062 <UART_SetConfig+0x19a>
 8007034:	2b30      	cmp	r3, #48	@ 0x30
 8007036:	d818      	bhi.n	800706a <UART_SetConfig+0x1a2>
 8007038:	2b20      	cmp	r3, #32
 800703a:	d00a      	beq.n	8007052 <UART_SetConfig+0x18a>
 800703c:	2b20      	cmp	r3, #32
 800703e:	d814      	bhi.n	800706a <UART_SetConfig+0x1a2>
 8007040:	2b00      	cmp	r3, #0
 8007042:	d002      	beq.n	800704a <UART_SetConfig+0x182>
 8007044:	2b10      	cmp	r3, #16
 8007046:	d008      	beq.n	800705a <UART_SetConfig+0x192>
 8007048:	e00f      	b.n	800706a <UART_SetConfig+0x1a2>
 800704a:	2300      	movs	r3, #0
 800704c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007050:	e0ad      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007052:	2302      	movs	r3, #2
 8007054:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007058:	e0a9      	b.n	80071ae <UART_SetConfig+0x2e6>
 800705a:	2304      	movs	r3, #4
 800705c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007060:	e0a5      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007062:	2308      	movs	r3, #8
 8007064:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007068:	e0a1      	b.n	80071ae <UART_SetConfig+0x2e6>
 800706a:	2310      	movs	r3, #16
 800706c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007070:	e09d      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a4a      	ldr	r2, [pc, #296]	@ (80071a0 <UART_SetConfig+0x2d8>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d125      	bne.n	80070c8 <UART_SetConfig+0x200>
 800707c:	4b45      	ldr	r3, [pc, #276]	@ (8007194 <UART_SetConfig+0x2cc>)
 800707e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007082:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007086:	2bc0      	cmp	r3, #192	@ 0xc0
 8007088:	d016      	beq.n	80070b8 <UART_SetConfig+0x1f0>
 800708a:	2bc0      	cmp	r3, #192	@ 0xc0
 800708c:	d818      	bhi.n	80070c0 <UART_SetConfig+0x1f8>
 800708e:	2b80      	cmp	r3, #128	@ 0x80
 8007090:	d00a      	beq.n	80070a8 <UART_SetConfig+0x1e0>
 8007092:	2b80      	cmp	r3, #128	@ 0x80
 8007094:	d814      	bhi.n	80070c0 <UART_SetConfig+0x1f8>
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <UART_SetConfig+0x1d8>
 800709a:	2b40      	cmp	r3, #64	@ 0x40
 800709c:	d008      	beq.n	80070b0 <UART_SetConfig+0x1e8>
 800709e:	e00f      	b.n	80070c0 <UART_SetConfig+0x1f8>
 80070a0:	2300      	movs	r3, #0
 80070a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070a6:	e082      	b.n	80071ae <UART_SetConfig+0x2e6>
 80070a8:	2302      	movs	r3, #2
 80070aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ae:	e07e      	b.n	80071ae <UART_SetConfig+0x2e6>
 80070b0:	2304      	movs	r3, #4
 80070b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070b6:	e07a      	b.n	80071ae <UART_SetConfig+0x2e6>
 80070b8:	2308      	movs	r3, #8
 80070ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070be:	e076      	b.n	80071ae <UART_SetConfig+0x2e6>
 80070c0:	2310      	movs	r3, #16
 80070c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070c6:	e072      	b.n	80071ae <UART_SetConfig+0x2e6>
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a35      	ldr	r2, [pc, #212]	@ (80071a4 <UART_SetConfig+0x2dc>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d12a      	bne.n	8007128 <UART_SetConfig+0x260>
 80070d2:	4b30      	ldr	r3, [pc, #192]	@ (8007194 <UART_SetConfig+0x2cc>)
 80070d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070e0:	d01a      	beq.n	8007118 <UART_SetConfig+0x250>
 80070e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070e6:	d81b      	bhi.n	8007120 <UART_SetConfig+0x258>
 80070e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070ec:	d00c      	beq.n	8007108 <UART_SetConfig+0x240>
 80070ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f2:	d815      	bhi.n	8007120 <UART_SetConfig+0x258>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d003      	beq.n	8007100 <UART_SetConfig+0x238>
 80070f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070fc:	d008      	beq.n	8007110 <UART_SetConfig+0x248>
 80070fe:	e00f      	b.n	8007120 <UART_SetConfig+0x258>
 8007100:	2300      	movs	r3, #0
 8007102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007106:	e052      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007108:	2302      	movs	r3, #2
 800710a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800710e:	e04e      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007110:	2304      	movs	r3, #4
 8007112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007116:	e04a      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007118:	2308      	movs	r3, #8
 800711a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800711e:	e046      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007120:	2310      	movs	r3, #16
 8007122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007126:	e042      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a17      	ldr	r2, [pc, #92]	@ (800718c <UART_SetConfig+0x2c4>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d13a      	bne.n	80071a8 <UART_SetConfig+0x2e0>
 8007132:	4b18      	ldr	r3, [pc, #96]	@ (8007194 <UART_SetConfig+0x2cc>)
 8007134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007138:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800713c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007140:	d01a      	beq.n	8007178 <UART_SetConfig+0x2b0>
 8007142:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007146:	d81b      	bhi.n	8007180 <UART_SetConfig+0x2b8>
 8007148:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800714c:	d00c      	beq.n	8007168 <UART_SetConfig+0x2a0>
 800714e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007152:	d815      	bhi.n	8007180 <UART_SetConfig+0x2b8>
 8007154:	2b00      	cmp	r3, #0
 8007156:	d003      	beq.n	8007160 <UART_SetConfig+0x298>
 8007158:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800715c:	d008      	beq.n	8007170 <UART_SetConfig+0x2a8>
 800715e:	e00f      	b.n	8007180 <UART_SetConfig+0x2b8>
 8007160:	2300      	movs	r3, #0
 8007162:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007166:	e022      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007168:	2302      	movs	r3, #2
 800716a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800716e:	e01e      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007170:	2304      	movs	r3, #4
 8007172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007176:	e01a      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007178:	2308      	movs	r3, #8
 800717a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800717e:	e016      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007180:	2310      	movs	r3, #16
 8007182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007186:	e012      	b.n	80071ae <UART_SetConfig+0x2e6>
 8007188:	efff69f3 	.word	0xefff69f3
 800718c:	40008000 	.word	0x40008000
 8007190:	40013800 	.word	0x40013800
 8007194:	40021000 	.word	0x40021000
 8007198:	40004400 	.word	0x40004400
 800719c:	40004800 	.word	0x40004800
 80071a0:	40004c00 	.word	0x40004c00
 80071a4:	40005000 	.word	0x40005000
 80071a8:	2310      	movs	r3, #16
 80071aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a9f      	ldr	r2, [pc, #636]	@ (8007430 <UART_SetConfig+0x568>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d17a      	bne.n	80072ae <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071bc:	2b08      	cmp	r3, #8
 80071be:	d824      	bhi.n	800720a <UART_SetConfig+0x342>
 80071c0:	a201      	add	r2, pc, #4	@ (adr r2, 80071c8 <UART_SetConfig+0x300>)
 80071c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c6:	bf00      	nop
 80071c8:	080071ed 	.word	0x080071ed
 80071cc:	0800720b 	.word	0x0800720b
 80071d0:	080071f5 	.word	0x080071f5
 80071d4:	0800720b 	.word	0x0800720b
 80071d8:	080071fb 	.word	0x080071fb
 80071dc:	0800720b 	.word	0x0800720b
 80071e0:	0800720b 	.word	0x0800720b
 80071e4:	0800720b 	.word	0x0800720b
 80071e8:	08007203 	.word	0x08007203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071ec:	f7fd f928 	bl	8004440 <HAL_RCC_GetPCLK1Freq>
 80071f0:	61f8      	str	r0, [r7, #28]
        break;
 80071f2:	e010      	b.n	8007216 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071f4:	4b8f      	ldr	r3, [pc, #572]	@ (8007434 <UART_SetConfig+0x56c>)
 80071f6:	61fb      	str	r3, [r7, #28]
        break;
 80071f8:	e00d      	b.n	8007216 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071fa:	f7fd f889 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80071fe:	61f8      	str	r0, [r7, #28]
        break;
 8007200:	e009      	b.n	8007216 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007206:	61fb      	str	r3, [r7, #28]
        break;
 8007208:	e005      	b.n	8007216 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800720a:	2300      	movs	r3, #0
 800720c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007214:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 80fb 	beq.w	8007414 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	685a      	ldr	r2, [r3, #4]
 8007222:	4613      	mov	r3, r2
 8007224:	005b      	lsls	r3, r3, #1
 8007226:	4413      	add	r3, r2
 8007228:	69fa      	ldr	r2, [r7, #28]
 800722a:	429a      	cmp	r2, r3
 800722c:	d305      	bcc.n	800723a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007234:	69fa      	ldr	r2, [r7, #28]
 8007236:	429a      	cmp	r2, r3
 8007238:	d903      	bls.n	8007242 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007240:	e0e8      	b.n	8007414 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	2200      	movs	r2, #0
 8007246:	461c      	mov	r4, r3
 8007248:	4615      	mov	r5, r2
 800724a:	f04f 0200 	mov.w	r2, #0
 800724e:	f04f 0300 	mov.w	r3, #0
 8007252:	022b      	lsls	r3, r5, #8
 8007254:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007258:	0222      	lsls	r2, r4, #8
 800725a:	68f9      	ldr	r1, [r7, #12]
 800725c:	6849      	ldr	r1, [r1, #4]
 800725e:	0849      	lsrs	r1, r1, #1
 8007260:	2000      	movs	r0, #0
 8007262:	4688      	mov	r8, r1
 8007264:	4681      	mov	r9, r0
 8007266:	eb12 0a08 	adds.w	sl, r2, r8
 800726a:	eb43 0b09 	adc.w	fp, r3, r9
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	603b      	str	r3, [r7, #0]
 8007276:	607a      	str	r2, [r7, #4]
 8007278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800727c:	4650      	mov	r0, sl
 800727e:	4659      	mov	r1, fp
 8007280:	f7f9 fd12 	bl	8000ca8 <__aeabi_uldivmod>
 8007284:	4602      	mov	r2, r0
 8007286:	460b      	mov	r3, r1
 8007288:	4613      	mov	r3, r2
 800728a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007292:	d308      	bcc.n	80072a6 <UART_SetConfig+0x3de>
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800729a:	d204      	bcs.n	80072a6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	69ba      	ldr	r2, [r7, #24]
 80072a2:	60da      	str	r2, [r3, #12]
 80072a4:	e0b6      	b.n	8007414 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80072ac:	e0b2      	b.n	8007414 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	69db      	ldr	r3, [r3, #28]
 80072b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072b6:	d15e      	bne.n	8007376 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80072b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80072bc:	2b08      	cmp	r3, #8
 80072be:	d828      	bhi.n	8007312 <UART_SetConfig+0x44a>
 80072c0:	a201      	add	r2, pc, #4	@ (adr r2, 80072c8 <UART_SetConfig+0x400>)
 80072c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c6:	bf00      	nop
 80072c8:	080072ed 	.word	0x080072ed
 80072cc:	080072f5 	.word	0x080072f5
 80072d0:	080072fd 	.word	0x080072fd
 80072d4:	08007313 	.word	0x08007313
 80072d8:	08007303 	.word	0x08007303
 80072dc:	08007313 	.word	0x08007313
 80072e0:	08007313 	.word	0x08007313
 80072e4:	08007313 	.word	0x08007313
 80072e8:	0800730b 	.word	0x0800730b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072ec:	f7fd f8a8 	bl	8004440 <HAL_RCC_GetPCLK1Freq>
 80072f0:	61f8      	str	r0, [r7, #28]
        break;
 80072f2:	e014      	b.n	800731e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072f4:	f7fd f8ba 	bl	800446c <HAL_RCC_GetPCLK2Freq>
 80072f8:	61f8      	str	r0, [r7, #28]
        break;
 80072fa:	e010      	b.n	800731e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072fc:	4b4d      	ldr	r3, [pc, #308]	@ (8007434 <UART_SetConfig+0x56c>)
 80072fe:	61fb      	str	r3, [r7, #28]
        break;
 8007300:	e00d      	b.n	800731e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007302:	f7fd f805 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 8007306:	61f8      	str	r0, [r7, #28]
        break;
 8007308:	e009      	b.n	800731e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800730a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800730e:	61fb      	str	r3, [r7, #28]
        break;
 8007310:	e005      	b.n	800731e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800731c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d077      	beq.n	8007414 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	005a      	lsls	r2, r3, #1
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	085b      	lsrs	r3, r3, #1
 800732e:	441a      	add	r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	fbb2 f3f3 	udiv	r3, r2, r3
 8007338:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	2b0f      	cmp	r3, #15
 800733e:	d916      	bls.n	800736e <UART_SetConfig+0x4a6>
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007346:	d212      	bcs.n	800736e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	b29b      	uxth	r3, r3
 800734c:	f023 030f 	bic.w	r3, r3, #15
 8007350:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	085b      	lsrs	r3, r3, #1
 8007356:	b29b      	uxth	r3, r3
 8007358:	f003 0307 	and.w	r3, r3, #7
 800735c:	b29a      	uxth	r2, r3
 800735e:	8afb      	ldrh	r3, [r7, #22]
 8007360:	4313      	orrs	r3, r2
 8007362:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	8afa      	ldrh	r2, [r7, #22]
 800736a:	60da      	str	r2, [r3, #12]
 800736c:	e052      	b.n	8007414 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007374:	e04e      	b.n	8007414 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007376:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800737a:	2b08      	cmp	r3, #8
 800737c:	d827      	bhi.n	80073ce <UART_SetConfig+0x506>
 800737e:	a201      	add	r2, pc, #4	@ (adr r2, 8007384 <UART_SetConfig+0x4bc>)
 8007380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007384:	080073a9 	.word	0x080073a9
 8007388:	080073b1 	.word	0x080073b1
 800738c:	080073b9 	.word	0x080073b9
 8007390:	080073cf 	.word	0x080073cf
 8007394:	080073bf 	.word	0x080073bf
 8007398:	080073cf 	.word	0x080073cf
 800739c:	080073cf 	.word	0x080073cf
 80073a0:	080073cf 	.word	0x080073cf
 80073a4:	080073c7 	.word	0x080073c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a8:	f7fd f84a 	bl	8004440 <HAL_RCC_GetPCLK1Freq>
 80073ac:	61f8      	str	r0, [r7, #28]
        break;
 80073ae:	e014      	b.n	80073da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073b0:	f7fd f85c 	bl	800446c <HAL_RCC_GetPCLK2Freq>
 80073b4:	61f8      	str	r0, [r7, #28]
        break;
 80073b6:	e010      	b.n	80073da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073b8:	4b1e      	ldr	r3, [pc, #120]	@ (8007434 <UART_SetConfig+0x56c>)
 80073ba:	61fb      	str	r3, [r7, #28]
        break;
 80073bc:	e00d      	b.n	80073da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073be:	f7fc ffa7 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80073c2:	61f8      	str	r0, [r7, #28]
        break;
 80073c4:	e009      	b.n	80073da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073ca:	61fb      	str	r3, [r7, #28]
        break;
 80073cc:	e005      	b.n	80073da <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80073ce:	2300      	movs	r3, #0
 80073d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073d8:	bf00      	nop
    }

    if (pclk != 0U)
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d019      	beq.n	8007414 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	085a      	lsrs	r2, r3, #1
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	441a      	add	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	2b0f      	cmp	r3, #15
 80073f8:	d909      	bls.n	800740e <UART_SetConfig+0x546>
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007400:	d205      	bcs.n	800740e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	b29a      	uxth	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	60da      	str	r2, [r3, #12]
 800740c:	e002      	b.n	8007414 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007420:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007424:	4618      	mov	r0, r3
 8007426:	3728      	adds	r7, #40	@ 0x28
 8007428:	46bd      	mov	sp, r7
 800742a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800742e:	bf00      	nop
 8007430:	40008000 	.word	0x40008000
 8007434:	00f42400 	.word	0x00f42400

08007438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007444:	f003 0308 	and.w	r3, r3, #8
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00a      	beq.n	8007462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	430a      	orrs	r2, r1
 8007460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00a      	beq.n	8007484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	430a      	orrs	r2, r1
 8007482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00a      	beq.n	80074a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074aa:	f003 0304 	and.w	r3, r3, #4
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00a      	beq.n	80074c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	430a      	orrs	r2, r1
 80074c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074cc:	f003 0310 	and.w	r3, r3, #16
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00a      	beq.n	80074ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00a      	beq.n	800750c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	430a      	orrs	r2, r1
 800750a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007514:	2b00      	cmp	r3, #0
 8007516:	d01a      	beq.n	800754e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	430a      	orrs	r2, r1
 800752c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007532:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007536:	d10a      	bne.n	800754e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	605a      	str	r2, [r3, #4]
  }
}
 8007570:	bf00      	nop
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b098      	sub	sp, #96	@ 0x60
 8007580:	af02      	add	r7, sp, #8
 8007582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800758c:	f7fa fff4 	bl	8002578 <HAL_GetTick>
 8007590:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0308 	and.w	r3, r3, #8
 800759c:	2b08      	cmp	r3, #8
 800759e:	d12e      	bne.n	80075fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075a8:	2200      	movs	r2, #0
 80075aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f88c 	bl	80076cc <UART_WaitOnFlagUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d021      	beq.n	80075fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c2:	e853 3f00 	ldrex	r3, [r3]
 80075c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	461a      	mov	r2, r3
 80075d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80075da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075e0:	e841 2300 	strex	r3, r2, [r1]
 80075e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1e6      	bne.n	80075ba <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2220      	movs	r2, #32
 80075f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e062      	b.n	80076c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b04      	cmp	r3, #4
 800760a:	d149      	bne.n	80076a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800760c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007614:	2200      	movs	r2, #0
 8007616:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f856 	bl	80076cc <UART_WaitOnFlagUntilTimeout>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d03c      	beq.n	80076a0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762e:	e853 3f00 	ldrex	r3, [r3]
 8007632:	623b      	str	r3, [r7, #32]
   return(result);
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800763a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	461a      	mov	r2, r3
 8007642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007644:	633b      	str	r3, [r7, #48]	@ 0x30
 8007646:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007648:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800764a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800764c:	e841 2300 	strex	r3, r2, [r1]
 8007650:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1e6      	bne.n	8007626 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	3308      	adds	r3, #8
 800765e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	e853 3f00 	ldrex	r3, [r3]
 8007666:	60fb      	str	r3, [r7, #12]
   return(result);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f023 0301 	bic.w	r3, r3, #1
 800766e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	3308      	adds	r3, #8
 8007676:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007678:	61fa      	str	r2, [r7, #28]
 800767a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767c:	69b9      	ldr	r1, [r7, #24]
 800767e:	69fa      	ldr	r2, [r7, #28]
 8007680:	e841 2300 	strex	r3, r2, [r1]
 8007684:	617b      	str	r3, [r7, #20]
   return(result);
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e5      	bne.n	8007658 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2220      	movs	r2, #32
 8007690:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800769c:	2303      	movs	r3, #3
 800769e:	e011      	b.n	80076c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2220      	movs	r2, #32
 80076a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3758      	adds	r7, #88	@ 0x58
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	60f8      	str	r0, [r7, #12]
 80076d4:	60b9      	str	r1, [r7, #8]
 80076d6:	603b      	str	r3, [r7, #0]
 80076d8:	4613      	mov	r3, r2
 80076da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076dc:	e04f      	b.n	800777e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076e4:	d04b      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076e6:	f7fa ff47 	bl	8002578 <HAL_GetTick>
 80076ea:	4602      	mov	r2, r0
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	1ad3      	subs	r3, r2, r3
 80076f0:	69ba      	ldr	r2, [r7, #24]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d302      	bcc.n	80076fc <UART_WaitOnFlagUntilTimeout+0x30>
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d101      	bne.n	8007700 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e04e      	b.n	800779e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0304 	and.w	r3, r3, #4
 800770a:	2b00      	cmp	r3, #0
 800770c:	d037      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb2>
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	2b80      	cmp	r3, #128	@ 0x80
 8007712:	d034      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	2b40      	cmp	r3, #64	@ 0x40
 8007718:	d031      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	69db      	ldr	r3, [r3, #28]
 8007720:	f003 0308 	and.w	r3, r3, #8
 8007724:	2b08      	cmp	r3, #8
 8007726:	d110      	bne.n	800774a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2208      	movs	r2, #8
 800772e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f000 f8ff 	bl	8007934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2208      	movs	r2, #8
 800773a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e029      	b.n	800779e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69db      	ldr	r3, [r3, #28]
 8007750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007758:	d111      	bne.n	800777e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007762:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 f8e5 	bl	8007934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2220      	movs	r2, #32
 800776e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e00f      	b.n	800779e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69da      	ldr	r2, [r3, #28]
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	4013      	ands	r3, r2
 8007788:	68ba      	ldr	r2, [r7, #8]
 800778a:	429a      	cmp	r2, r3
 800778c:	bf0c      	ite	eq
 800778e:	2301      	moveq	r3, #1
 8007790:	2300      	movne	r3, #0
 8007792:	b2db      	uxtb	r3, r3
 8007794:	461a      	mov	r2, r3
 8007796:	79fb      	ldrb	r3, [r7, #7]
 8007798:	429a      	cmp	r2, r3
 800779a:	d0a0      	beq.n	80076de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b097      	sub	sp, #92	@ 0x5c
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	4613      	mov	r3, r2
 80077b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	68ba      	ldr	r2, [r7, #8]
 80077ba:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	88fa      	ldrh	r2, [r7, #6]
 80077c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	88fa      	ldrh	r2, [r7, #6]
 80077c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077da:	d10e      	bne.n	80077fa <UART_Start_Receive_IT+0x52>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d105      	bne.n	80077f0 <UART_Start_Receive_IT+0x48>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80077ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80077ee:	e02d      	b.n	800784c <UART_Start_Receive_IT+0xa4>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	22ff      	movs	r2, #255	@ 0xff
 80077f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80077f8:	e028      	b.n	800784c <UART_Start_Receive_IT+0xa4>
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d10d      	bne.n	800781e <UART_Start_Receive_IT+0x76>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d104      	bne.n	8007814 <UART_Start_Receive_IT+0x6c>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	22ff      	movs	r2, #255	@ 0xff
 800780e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007812:	e01b      	b.n	800784c <UART_Start_Receive_IT+0xa4>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	227f      	movs	r2, #127	@ 0x7f
 8007818:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800781c:	e016      	b.n	800784c <UART_Start_Receive_IT+0xa4>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007826:	d10d      	bne.n	8007844 <UART_Start_Receive_IT+0x9c>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	691b      	ldr	r3, [r3, #16]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d104      	bne.n	800783a <UART_Start_Receive_IT+0x92>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	227f      	movs	r2, #127	@ 0x7f
 8007834:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007838:	e008      	b.n	800784c <UART_Start_Receive_IT+0xa4>
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	223f      	movs	r2, #63	@ 0x3f
 800783e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007842:	e003      	b.n	800784c <UART_Start_Receive_IT+0xa4>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2222      	movs	r2, #34	@ 0x22
 8007858:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3308      	adds	r3, #8
 8007862:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800786c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786e:	f043 0301 	orr.w	r3, r3, #1
 8007872:	657b      	str	r3, [r7, #84]	@ 0x54
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	3308      	adds	r3, #8
 800787a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800787c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800787e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007880:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007884:	e841 2300 	strex	r3, r2, [r1]
 8007888:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800788a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e5      	bne.n	800785c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007898:	d107      	bne.n	80078aa <UART_Start_Receive_IT+0x102>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d103      	bne.n	80078aa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	4a21      	ldr	r2, [pc, #132]	@ (800792c <UART_Start_Receive_IT+0x184>)
 80078a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80078a8:	e002      	b.n	80078b0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	4a20      	ldr	r2, [pc, #128]	@ (8007930 <UART_Start_Receive_IT+0x188>)
 80078ae:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d019      	beq.n	80078ec <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80078cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078d8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80078dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80078de:	e841 2300 	strex	r3, r2, [r1]
 80078e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80078e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1e6      	bne.n	80078b8 <UART_Start_Receive_IT+0x110>
 80078ea:	e018      	b.n	800791e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	613b      	str	r3, [r7, #16]
   return(result);
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	f043 0320 	orr.w	r3, r3, #32
 8007900:	653b      	str	r3, [r7, #80]	@ 0x50
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800790a:	623b      	str	r3, [r7, #32]
 800790c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790e:	69f9      	ldr	r1, [r7, #28]
 8007910:	6a3a      	ldr	r2, [r7, #32]
 8007912:	e841 2300 	strex	r3, r2, [r1]
 8007916:	61bb      	str	r3, [r7, #24]
   return(result);
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1e6      	bne.n	80078ec <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	375c      	adds	r7, #92	@ 0x5c
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	08007c25 	.word	0x08007c25
 8007930:	08007a6d 	.word	0x08007a6d

08007934 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007934:	b480      	push	{r7}
 8007936:	b095      	sub	sp, #84	@ 0x54
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007944:	e853 3f00 	ldrex	r3, [r3]
 8007948:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007950:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	461a      	mov	r2, r3
 8007958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800795a:	643b      	str	r3, [r7, #64]	@ 0x40
 800795c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007960:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007962:	e841 2300 	strex	r3, r2, [r1]
 8007966:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1e6      	bne.n	800793c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3308      	adds	r3, #8
 8007974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007976:	6a3b      	ldr	r3, [r7, #32]
 8007978:	e853 3f00 	ldrex	r3, [r3]
 800797c:	61fb      	str	r3, [r7, #28]
   return(result);
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	f023 0301 	bic.w	r3, r3, #1
 8007984:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3308      	adds	r3, #8
 800798c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800798e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007990:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007992:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007996:	e841 2300 	strex	r3, r2, [r1]
 800799a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d1e5      	bne.n	800796e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d118      	bne.n	80079dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	e853 3f00 	ldrex	r3, [r3]
 80079b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f023 0310 	bic.w	r3, r3, #16
 80079be:	647b      	str	r3, [r7, #68]	@ 0x44
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	461a      	mov	r2, r3
 80079c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079c8:	61bb      	str	r3, [r7, #24]
 80079ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079cc:	6979      	ldr	r1, [r7, #20]
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	e841 2300 	strex	r3, r2, [r1]
 80079d4:	613b      	str	r3, [r7, #16]
   return(result);
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1e6      	bne.n	80079aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2220      	movs	r2, #32
 80079e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80079f0:	bf00      	nop
 80079f2:	3754      	adds	r7, #84	@ 0x54
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a08:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f7ff fa46 	bl	8006e9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a10:	bf00      	nop
 8007a12:	3710      	adds	r7, #16
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b088      	sub	sp, #32
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	e853 3f00 	ldrex	r3, [r3]
 8007a2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a34:	61fb      	str	r3, [r7, #28]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	61bb      	str	r3, [r7, #24]
 8007a40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a42:	6979      	ldr	r1, [r7, #20]
 8007a44:	69ba      	ldr	r2, [r7, #24]
 8007a46:	e841 2300 	strex	r3, r2, [r1]
 8007a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1e6      	bne.n	8007a20 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2220      	movs	r2, #32
 8007a56:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f7ff fa12 	bl	8006e88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a64:	bf00      	nop
 8007a66:	3720      	adds	r7, #32
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b09c      	sub	sp, #112	@ 0x70
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a7a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a84:	2b22      	cmp	r3, #34	@ 0x22
 8007a86:	f040 80be 	bne.w	8007c06 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a90:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a94:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a98:	b2d9      	uxtb	r1, r3
 8007a9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007a9e:	b2da      	uxtb	r2, r3
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aa4:	400a      	ands	r2, r1
 8007aa6:	b2d2      	uxtb	r2, r2
 8007aa8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aae:	1c5a      	adds	r2, r3, #1
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	3b01      	subs	r3, #1
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f040 80a1 	bne.w	8007c16 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ae2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ae4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	461a      	mov	r2, r3
 8007af0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007af2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007af4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007af8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007afa:	e841 2300 	strex	r3, r2, [r1]
 8007afe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1e6      	bne.n	8007ad4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b18:	f023 0301 	bic.w	r3, r3, #1
 8007b1c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3308      	adds	r3, #8
 8007b24:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007b26:	647a      	str	r2, [r7, #68]	@ 0x44
 8007b28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b2e:	e841 2300 	strex	r3, r2, [r1]
 8007b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1e5      	bne.n	8007b06 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2220      	movs	r2, #32
 8007b3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a33      	ldr	r2, [pc, #204]	@ (8007c20 <UART_RxISR_8BIT+0x1b4>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d01f      	beq.n	8007b98 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d018      	beq.n	8007b98 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	623b      	str	r3, [r7, #32]
   return(result);
 8007b74:	6a3b      	ldr	r3, [r7, #32]
 8007b76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	461a      	mov	r2, r3
 8007b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b84:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b8c:	e841 2300 	strex	r3, r2, [r1]
 8007b90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1e6      	bne.n	8007b66 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d12e      	bne.n	8007bfe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	e853 3f00 	ldrex	r3, [r3]
 8007bb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f023 0310 	bic.w	r3, r3, #16
 8007bba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bc4:	61fb      	str	r3, [r7, #28]
 8007bc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc8:	69b9      	ldr	r1, [r7, #24]
 8007bca:	69fa      	ldr	r2, [r7, #28]
 8007bcc:	e841 2300 	strex	r3, r2, [r1]
 8007bd0:	617b      	str	r3, [r7, #20]
   return(result);
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1e6      	bne.n	8007ba6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	69db      	ldr	r3, [r3, #28]
 8007bde:	f003 0310 	and.w	r3, r3, #16
 8007be2:	2b10      	cmp	r3, #16
 8007be4:	d103      	bne.n	8007bee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2210      	movs	r2, #16
 8007bec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7ff f95a 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bfc:	e00b      	b.n	8007c16 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7fa f890 	bl	8001d24 <HAL_UART_RxCpltCallback>
}
 8007c04:	e007      	b.n	8007c16 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	699a      	ldr	r2, [r3, #24]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f042 0208 	orr.w	r2, r2, #8
 8007c14:	619a      	str	r2, [r3, #24]
}
 8007c16:	bf00      	nop
 8007c18:	3770      	adds	r7, #112	@ 0x70
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	40008000 	.word	0x40008000

08007c24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b09c      	sub	sp, #112	@ 0x70
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c32:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c3c:	2b22      	cmp	r3, #34	@ 0x22
 8007c3e:	f040 80be 	bne.w	8007dbe <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c50:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007c52:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007c56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c60:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c66:	1c9a      	adds	r2, r3, #2
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	3b01      	subs	r3, #1
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f040 80a1 	bne.w	8007dce <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c94:	e853 3f00 	ldrex	r3, [r3]
 8007c98:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007c9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ca0:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007caa:	657b      	str	r3, [r7, #84]	@ 0x54
 8007cac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007cb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007cb2:	e841 2300 	strex	r3, r2, [r1]
 8007cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1e6      	bne.n	8007c8c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	3308      	adds	r3, #8
 8007cc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd0:	f023 0301 	bic.w	r3, r3, #1
 8007cd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	3308      	adds	r3, #8
 8007cdc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007cde:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ce4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e5      	bne.n	8007cbe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a33      	ldr	r2, [pc, #204]	@ (8007dd8 <UART_RxISR_16BIT+0x1b4>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d01f      	beq.n	8007d50 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d018      	beq.n	8007d50 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d24:	6a3b      	ldr	r3, [r7, #32]
 8007d26:	e853 3f00 	ldrex	r3, [r3]
 8007d2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	461a      	mov	r2, r3
 8007d3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d3e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d44:	e841 2300 	strex	r3, r2, [r1]
 8007d48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d1e6      	bne.n	8007d1e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d12e      	bne.n	8007db6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	e853 3f00 	ldrex	r3, [r3]
 8007d6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	f023 0310 	bic.w	r3, r3, #16
 8007d72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	461a      	mov	r2, r3
 8007d7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d7c:	61bb      	str	r3, [r7, #24]
 8007d7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d80:	6979      	ldr	r1, [r7, #20]
 8007d82:	69ba      	ldr	r2, [r7, #24]
 8007d84:	e841 2300 	strex	r3, r2, [r1]
 8007d88:	613b      	str	r3, [r7, #16]
   return(result);
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1e6      	bne.n	8007d5e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	69db      	ldr	r3, [r3, #28]
 8007d96:	f003 0310 	and.w	r3, r3, #16
 8007d9a:	2b10      	cmp	r3, #16
 8007d9c:	d103      	bne.n	8007da6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2210      	movs	r2, #16
 8007da4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007dac:	4619      	mov	r1, r3
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f7ff f87e 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007db4:	e00b      	b.n	8007dce <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7f9 ffb4 	bl	8001d24 <HAL_UART_RxCpltCallback>
}
 8007dbc:	e007      	b.n	8007dce <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	699a      	ldr	r2, [r3, #24]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f042 0208 	orr.w	r2, r2, #8
 8007dcc:	619a      	str	r2, [r3, #24]
}
 8007dce:	bf00      	nop
 8007dd0:	3770      	adds	r7, #112	@ 0x70
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	40008000 	.word	0x40008000

08007ddc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007de4:	bf00      	nop
 8007de6:	370c      	adds	r7, #12
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007df0:	b084      	sub	sp, #16
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b084      	sub	sp, #16
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
 8007dfa:	f107 001c 	add.w	r0, r7, #28
 8007dfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 fa68 	bl	80082e4 <USB_CoreReset>
 8007e14:	4603      	mov	r3, r0
 8007e16:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007e18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d106      	bne.n	8007e2e <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007e2c:	e005      	b.n	8007e3a <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8007e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3710      	adds	r7, #16
 8007e40:	46bd      	mov	sp, r7
 8007e42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e46:	b004      	add	sp, #16
 8007e48:	4770      	bx	lr

08007e4a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e4a:	b480      	push	{r7}
 8007e4c:	b083      	sub	sp, #12
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f023 0201 	bic.w	r2, r3, #1
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	460b      	mov	r3, r1
 8007e76:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e88:	78fb      	ldrb	r3, [r7, #3]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d115      	bne.n	8007eba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e9a:	200a      	movs	r0, #10
 8007e9c:	f7fa fb78 	bl	8002590 <HAL_Delay>
      ms += 10U;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	330a      	adds	r3, #10
 8007ea4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fa0e 	bl	80082c8 <USB_GetMode>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d01e      	beq.n	8007ef0 <USB_SetCurrentMode+0x84>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007eb6:	d9f0      	bls.n	8007e9a <USB_SetCurrentMode+0x2e>
 8007eb8:	e01a      	b.n	8007ef0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d115      	bne.n	8007eec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ecc:	200a      	movs	r0, #10
 8007ece:	f7fa fb5f 	bl	8002590 <HAL_Delay>
      ms += 10U;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	330a      	adds	r3, #10
 8007ed6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f9f5 	bl	80082c8 <USB_GetMode>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d005      	beq.n	8007ef0 <USB_SetCurrentMode+0x84>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ee8:	d9f0      	bls.n	8007ecc <USB_SetCurrentMode+0x60>
 8007eea:	e001      	b.n	8007ef0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e005      	b.n	8007efc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2bc8      	cmp	r3, #200	@ 0xc8
 8007ef4:	d101      	bne.n	8007efa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e000      	b.n	8007efc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f04:	b084      	sub	sp, #16
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b086      	sub	sp, #24
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	6078      	str	r0, [r7, #4]
 8007f0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007f16:	2300      	movs	r3, #0
 8007f18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007f1e:	2300      	movs	r3, #0
 8007f20:	613b      	str	r3, [r7, #16]
 8007f22:	e009      	b.n	8007f38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	3340      	adds	r3, #64	@ 0x40
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	4413      	add	r3, r2
 8007f2e:	2200      	movs	r2, #0
 8007f30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	3301      	adds	r3, #1
 8007f36:	613b      	str	r3, [r7, #16]
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	2b0e      	cmp	r3, #14
 8007f3c:	d9f2      	bls.n	8007f24 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d11c      	bne.n	8007f80 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f54:	f043 0302 	orr.w	r3, r3, #2
 8007f58:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	e005      	b.n	8007f8c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f84:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f92:	461a      	mov	r2, r3
 8007f94:	2300      	movs	r3, #0
 8007f96:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007f98:	2103      	movs	r1, #3
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f95a 	bl	8008254 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fa0:	2110      	movs	r1, #16
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 f8f6 	bl	8008194 <USB_FlushTxFifo>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 f920 	bl	80081f8 <USB_FlushRxFifo>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d001      	beq.n	8007fc2 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fc8:	461a      	mov	r2, r3
 8007fca:	2300      	movs	r3, #0
 8007fcc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	613b      	str	r3, [r7, #16]
 8007fea:	e043      	b.n	8008074 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ffe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008002:	d118      	bne.n	8008036 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10a      	bne.n	8008020 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	4413      	add	r3, r2
 8008012:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008016:	461a      	mov	r2, r3
 8008018:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	e013      	b.n	8008048 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	015a      	lsls	r2, r3, #5
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	4413      	add	r3, r2
 8008028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800802c:	461a      	mov	r2, r3
 800802e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008032:	6013      	str	r3, [r2, #0]
 8008034:	e008      	b.n	8008048 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	015a      	lsls	r2, r3, #5
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	4413      	add	r3, r2
 800803e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008042:	461a      	mov	r2, r3
 8008044:	2300      	movs	r3, #0
 8008046:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	4413      	add	r3, r2
 8008050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008054:	461a      	mov	r2, r3
 8008056:	2300      	movs	r3, #0
 8008058:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008066:	461a      	mov	r2, r3
 8008068:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800806c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	3301      	adds	r3, #1
 8008072:	613b      	str	r3, [r7, #16]
 8008074:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008078:	461a      	mov	r2, r3
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	4293      	cmp	r3, r2
 800807e:	d3b5      	bcc.n	8007fec <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008080:	2300      	movs	r3, #0
 8008082:	613b      	str	r3, [r7, #16]
 8008084:	e043      	b.n	800810e <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	015a      	lsls	r2, r3, #5
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4413      	add	r3, r2
 800808e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008098:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800809c:	d118      	bne.n	80080d0 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10a      	bne.n	80080ba <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	015a      	lsls	r2, r3, #5
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b0:	461a      	mov	r2, r3
 80080b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80080b6:	6013      	str	r3, [r2, #0]
 80080b8:	e013      	b.n	80080e2 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	015a      	lsls	r2, r3, #5
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	4413      	add	r3, r2
 80080c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c6:	461a      	mov	r2, r3
 80080c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	e008      	b.n	80080e2 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	015a      	lsls	r2, r3, #5
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	4413      	add	r3, r2
 80080d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080dc:	461a      	mov	r2, r3
 80080de:	2300      	movs	r3, #0
 80080e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080ee:	461a      	mov	r2, r3
 80080f0:	2300      	movs	r3, #0
 80080f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	015a      	lsls	r2, r3, #5
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	4413      	add	r3, r2
 80080fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008100:	461a      	mov	r2, r3
 8008102:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008106:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	3301      	adds	r3, #1
 800810c:	613b      	str	r3, [r7, #16]
 800810e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008112:	461a      	mov	r2, r3
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	4293      	cmp	r3, r2
 8008118:	d3b5      	bcc.n	8008086 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	68fa      	ldr	r2, [r7, #12]
 8008124:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800812c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800813a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	699b      	ldr	r3, [r3, #24]
 8008140:	f043 0210 	orr.w	r2, r3, #16
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	699a      	ldr	r2, [r3, #24]
 800814c:	4b10      	ldr	r3, [pc, #64]	@ (8008190 <USB_DevInit+0x28c>)
 800814e:	4313      	orrs	r3, r2
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008154:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	699b      	ldr	r3, [r3, #24]
 8008160:	f043 0208 	orr.w	r2, r3, #8
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008168:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800816c:	2b01      	cmp	r3, #1
 800816e:	d107      	bne.n	8008180 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008178:	f043 0304 	orr.w	r3, r3, #4
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008180:	7dfb      	ldrb	r3, [r7, #23]
}
 8008182:	4618      	mov	r0, r3
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800818c:	b004      	add	sp, #16
 800818e:	4770      	bx	lr
 8008190:	803c3800 	.word	0x803c3800

08008194 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800819e:	2300      	movs	r3, #0
 80081a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	3301      	adds	r3, #1
 80081a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081ae:	d901      	bls.n	80081b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80081b0:	2303      	movs	r3, #3
 80081b2:	e01b      	b.n	80081ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	daf2      	bge.n	80081a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081bc:	2300      	movs	r3, #0
 80081be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	019b      	lsls	r3, r3, #6
 80081c4:	f043 0220 	orr.w	r2, r3, #32
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	3301      	adds	r3, #1
 80081d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081d8:	d901      	bls.n	80081de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80081da:	2303      	movs	r3, #3
 80081dc:	e006      	b.n	80081ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	f003 0320 	and.w	r3, r3, #32
 80081e6:	2b20      	cmp	r3, #32
 80081e8:	d0f0      	beq.n	80081cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3714      	adds	r7, #20
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b085      	sub	sp, #20
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008200:	2300      	movs	r3, #0
 8008202:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	3301      	adds	r3, #1
 8008208:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008210:	d901      	bls.n	8008216 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e018      	b.n	8008248 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	2b00      	cmp	r3, #0
 800821c:	daf2      	bge.n	8008204 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800821e:	2300      	movs	r3, #0
 8008220:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2210      	movs	r2, #16
 8008226:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	3301      	adds	r3, #1
 800822c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008234:	d901      	bls.n	800823a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008236:	2303      	movs	r3, #3
 8008238:	e006      	b.n	8008248 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	691b      	ldr	r3, [r3, #16]
 800823e:	f003 0310 	and.w	r3, r3, #16
 8008242:	2b10      	cmp	r3, #16
 8008244:	d0f0      	beq.n	8008228 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3714      	adds	r7, #20
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	460b      	mov	r3, r1
 800825e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	78fb      	ldrb	r3, [r7, #3]
 800826e:	68f9      	ldr	r1, [r7, #12]
 8008270:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008274:	4313      	orrs	r3, r2
 8008276:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008286:	b480      	push	{r7}
 8008288:	b085      	sub	sp, #20
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082a0:	f023 0303 	bic.w	r3, r3, #3
 80082a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082b4:	f043 0302 	orr.w	r3, r3, #2
 80082b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082ba:	2300      	movs	r3, #0
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3714      	adds	r7, #20
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr

080082c8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	695b      	ldr	r3, [r3, #20]
 80082d4:	f003 0301 	and.w	r3, r3, #1
}
 80082d8:	4618      	mov	r0, r3
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b085      	sub	sp, #20
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	3301      	adds	r3, #1
 80082f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082fc:	d901      	bls.n	8008302 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e022      	b.n	8008348 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	2b00      	cmp	r3, #0
 8008308:	daf2      	bge.n	80082f0 <USB_CoreReset+0xc>

  count = 10U;
 800830a:	230a      	movs	r3, #10
 800830c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800830e:	e002      	b.n	8008316 <USB_CoreReset+0x32>
  {
    count--;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	3b01      	subs	r3, #1
 8008314:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1f9      	bne.n	8008310 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	691b      	ldr	r3, [r3, #16]
 8008320:	f043 0201 	orr.w	r2, r3, #1
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	3301      	adds	r3, #1
 800832c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008334:	d901      	bls.n	800833a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008336:	2303      	movs	r3, #3
 8008338:	e006      	b.n	8008348 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	691b      	ldr	r3, [r3, #16]
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b01      	cmp	r3, #1
 8008344:	d0f0      	beq.n	8008328 <USB_CoreReset+0x44>

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3714      	adds	r7, #20
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <atof>:
 8008354:	2100      	movs	r1, #0
 8008356:	f000 be03 	b.w	8008f60 <strtod>

0800835a <sulp>:
 800835a:	b570      	push	{r4, r5, r6, lr}
 800835c:	4604      	mov	r4, r0
 800835e:	460d      	mov	r5, r1
 8008360:	ec45 4b10 	vmov	d0, r4, r5
 8008364:	4616      	mov	r6, r2
 8008366:	f003 fa3f 	bl	800b7e8 <__ulp>
 800836a:	ec51 0b10 	vmov	r0, r1, d0
 800836e:	b17e      	cbz	r6, 8008390 <sulp+0x36>
 8008370:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008374:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008378:	2b00      	cmp	r3, #0
 800837a:	dd09      	ble.n	8008390 <sulp+0x36>
 800837c:	051b      	lsls	r3, r3, #20
 800837e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008382:	2400      	movs	r4, #0
 8008384:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008388:	4622      	mov	r2, r4
 800838a:	462b      	mov	r3, r5
 800838c:	f7f8 f944 	bl	8000618 <__aeabi_dmul>
 8008390:	ec41 0b10 	vmov	d0, r0, r1
 8008394:	bd70      	pop	{r4, r5, r6, pc}
	...

08008398 <_strtod_l>:
 8008398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800839c:	b09f      	sub	sp, #124	@ 0x7c
 800839e:	460c      	mov	r4, r1
 80083a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80083a2:	2200      	movs	r2, #0
 80083a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80083a6:	9005      	str	r0, [sp, #20]
 80083a8:	f04f 0a00 	mov.w	sl, #0
 80083ac:	f04f 0b00 	mov.w	fp, #0
 80083b0:	460a      	mov	r2, r1
 80083b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80083b4:	7811      	ldrb	r1, [r2, #0]
 80083b6:	292b      	cmp	r1, #43	@ 0x2b
 80083b8:	d04a      	beq.n	8008450 <_strtod_l+0xb8>
 80083ba:	d838      	bhi.n	800842e <_strtod_l+0x96>
 80083bc:	290d      	cmp	r1, #13
 80083be:	d832      	bhi.n	8008426 <_strtod_l+0x8e>
 80083c0:	2908      	cmp	r1, #8
 80083c2:	d832      	bhi.n	800842a <_strtod_l+0x92>
 80083c4:	2900      	cmp	r1, #0
 80083c6:	d03b      	beq.n	8008440 <_strtod_l+0xa8>
 80083c8:	2200      	movs	r2, #0
 80083ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80083cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80083ce:	782a      	ldrb	r2, [r5, #0]
 80083d0:	2a30      	cmp	r2, #48	@ 0x30
 80083d2:	f040 80b2 	bne.w	800853a <_strtod_l+0x1a2>
 80083d6:	786a      	ldrb	r2, [r5, #1]
 80083d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80083dc:	2a58      	cmp	r2, #88	@ 0x58
 80083de:	d16e      	bne.n	80084be <_strtod_l+0x126>
 80083e0:	9302      	str	r3, [sp, #8]
 80083e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083e4:	9301      	str	r3, [sp, #4]
 80083e6:	ab1a      	add	r3, sp, #104	@ 0x68
 80083e8:	9300      	str	r3, [sp, #0]
 80083ea:	4a8f      	ldr	r2, [pc, #572]	@ (8008628 <_strtod_l+0x290>)
 80083ec:	9805      	ldr	r0, [sp, #20]
 80083ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80083f0:	a919      	add	r1, sp, #100	@ 0x64
 80083f2:	f002 faf3 	bl	800a9dc <__gethex>
 80083f6:	f010 060f 	ands.w	r6, r0, #15
 80083fa:	4604      	mov	r4, r0
 80083fc:	d005      	beq.n	800840a <_strtod_l+0x72>
 80083fe:	2e06      	cmp	r6, #6
 8008400:	d128      	bne.n	8008454 <_strtod_l+0xbc>
 8008402:	3501      	adds	r5, #1
 8008404:	2300      	movs	r3, #0
 8008406:	9519      	str	r5, [sp, #100]	@ 0x64
 8008408:	930e      	str	r3, [sp, #56]	@ 0x38
 800840a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800840c:	2b00      	cmp	r3, #0
 800840e:	f040 858e 	bne.w	8008f2e <_strtod_l+0xb96>
 8008412:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008414:	b1cb      	cbz	r3, 800844a <_strtod_l+0xb2>
 8008416:	4652      	mov	r2, sl
 8008418:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800841c:	ec43 2b10 	vmov	d0, r2, r3
 8008420:	b01f      	add	sp, #124	@ 0x7c
 8008422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008426:	2920      	cmp	r1, #32
 8008428:	d1ce      	bne.n	80083c8 <_strtod_l+0x30>
 800842a:	3201      	adds	r2, #1
 800842c:	e7c1      	b.n	80083b2 <_strtod_l+0x1a>
 800842e:	292d      	cmp	r1, #45	@ 0x2d
 8008430:	d1ca      	bne.n	80083c8 <_strtod_l+0x30>
 8008432:	2101      	movs	r1, #1
 8008434:	910e      	str	r1, [sp, #56]	@ 0x38
 8008436:	1c51      	adds	r1, r2, #1
 8008438:	9119      	str	r1, [sp, #100]	@ 0x64
 800843a:	7852      	ldrb	r2, [r2, #1]
 800843c:	2a00      	cmp	r2, #0
 800843e:	d1c5      	bne.n	80083cc <_strtod_l+0x34>
 8008440:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008442:	9419      	str	r4, [sp, #100]	@ 0x64
 8008444:	2b00      	cmp	r3, #0
 8008446:	f040 8570 	bne.w	8008f2a <_strtod_l+0xb92>
 800844a:	4652      	mov	r2, sl
 800844c:	465b      	mov	r3, fp
 800844e:	e7e5      	b.n	800841c <_strtod_l+0x84>
 8008450:	2100      	movs	r1, #0
 8008452:	e7ef      	b.n	8008434 <_strtod_l+0x9c>
 8008454:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008456:	b13a      	cbz	r2, 8008468 <_strtod_l+0xd0>
 8008458:	2135      	movs	r1, #53	@ 0x35
 800845a:	a81c      	add	r0, sp, #112	@ 0x70
 800845c:	f003 fabe 	bl	800b9dc <__copybits>
 8008460:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008462:	9805      	ldr	r0, [sp, #20]
 8008464:	f002 fe94 	bl	800b190 <_Bfree>
 8008468:	3e01      	subs	r6, #1
 800846a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800846c:	2e04      	cmp	r6, #4
 800846e:	d806      	bhi.n	800847e <_strtod_l+0xe6>
 8008470:	e8df f006 	tbb	[pc, r6]
 8008474:	201d0314 	.word	0x201d0314
 8008478:	14          	.byte	0x14
 8008479:	00          	.byte	0x00
 800847a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800847e:	05e1      	lsls	r1, r4, #23
 8008480:	bf48      	it	mi
 8008482:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008486:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800848a:	0d1b      	lsrs	r3, r3, #20
 800848c:	051b      	lsls	r3, r3, #20
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1bb      	bne.n	800840a <_strtod_l+0x72>
 8008492:	f001 fb53 	bl	8009b3c <__errno>
 8008496:	2322      	movs	r3, #34	@ 0x22
 8008498:	6003      	str	r3, [r0, #0]
 800849a:	e7b6      	b.n	800840a <_strtod_l+0x72>
 800849c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80084a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80084a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80084a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80084ac:	e7e7      	b.n	800847e <_strtod_l+0xe6>
 80084ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008630 <_strtod_l+0x298>
 80084b2:	e7e4      	b.n	800847e <_strtod_l+0xe6>
 80084b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80084b8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80084bc:	e7df      	b.n	800847e <_strtod_l+0xe6>
 80084be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80084c4:	785b      	ldrb	r3, [r3, #1]
 80084c6:	2b30      	cmp	r3, #48	@ 0x30
 80084c8:	d0f9      	beq.n	80084be <_strtod_l+0x126>
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d09d      	beq.n	800840a <_strtod_l+0x72>
 80084ce:	2301      	movs	r3, #1
 80084d0:	2700      	movs	r7, #0
 80084d2:	9308      	str	r3, [sp, #32]
 80084d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80084d8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80084da:	46b9      	mov	r9, r7
 80084dc:	220a      	movs	r2, #10
 80084de:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80084e0:	7805      	ldrb	r5, [r0, #0]
 80084e2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80084e6:	b2d9      	uxtb	r1, r3
 80084e8:	2909      	cmp	r1, #9
 80084ea:	d928      	bls.n	800853e <_strtod_l+0x1a6>
 80084ec:	494f      	ldr	r1, [pc, #316]	@ (800862c <_strtod_l+0x294>)
 80084ee:	2201      	movs	r2, #1
 80084f0:	f001 fac7 	bl	8009a82 <strncmp>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	d032      	beq.n	800855e <_strtod_l+0x1c6>
 80084f8:	2000      	movs	r0, #0
 80084fa:	462a      	mov	r2, r5
 80084fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80084fe:	464d      	mov	r5, r9
 8008500:	4603      	mov	r3, r0
 8008502:	2a65      	cmp	r2, #101	@ 0x65
 8008504:	d001      	beq.n	800850a <_strtod_l+0x172>
 8008506:	2a45      	cmp	r2, #69	@ 0x45
 8008508:	d114      	bne.n	8008534 <_strtod_l+0x19c>
 800850a:	b91d      	cbnz	r5, 8008514 <_strtod_l+0x17c>
 800850c:	9a08      	ldr	r2, [sp, #32]
 800850e:	4302      	orrs	r2, r0
 8008510:	d096      	beq.n	8008440 <_strtod_l+0xa8>
 8008512:	2500      	movs	r5, #0
 8008514:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008516:	1c62      	adds	r2, r4, #1
 8008518:	9219      	str	r2, [sp, #100]	@ 0x64
 800851a:	7862      	ldrb	r2, [r4, #1]
 800851c:	2a2b      	cmp	r2, #43	@ 0x2b
 800851e:	d07a      	beq.n	8008616 <_strtod_l+0x27e>
 8008520:	2a2d      	cmp	r2, #45	@ 0x2d
 8008522:	d07e      	beq.n	8008622 <_strtod_l+0x28a>
 8008524:	f04f 0c00 	mov.w	ip, #0
 8008528:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800852c:	2909      	cmp	r1, #9
 800852e:	f240 8085 	bls.w	800863c <_strtod_l+0x2a4>
 8008532:	9419      	str	r4, [sp, #100]	@ 0x64
 8008534:	f04f 0800 	mov.w	r8, #0
 8008538:	e0a5      	b.n	8008686 <_strtod_l+0x2ee>
 800853a:	2300      	movs	r3, #0
 800853c:	e7c8      	b.n	80084d0 <_strtod_l+0x138>
 800853e:	f1b9 0f08 	cmp.w	r9, #8
 8008542:	bfd8      	it	le
 8008544:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008546:	f100 0001 	add.w	r0, r0, #1
 800854a:	bfda      	itte	le
 800854c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008550:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008552:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008556:	f109 0901 	add.w	r9, r9, #1
 800855a:	9019      	str	r0, [sp, #100]	@ 0x64
 800855c:	e7bf      	b.n	80084de <_strtod_l+0x146>
 800855e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008560:	1c5a      	adds	r2, r3, #1
 8008562:	9219      	str	r2, [sp, #100]	@ 0x64
 8008564:	785a      	ldrb	r2, [r3, #1]
 8008566:	f1b9 0f00 	cmp.w	r9, #0
 800856a:	d03b      	beq.n	80085e4 <_strtod_l+0x24c>
 800856c:	900a      	str	r0, [sp, #40]	@ 0x28
 800856e:	464d      	mov	r5, r9
 8008570:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008574:	2b09      	cmp	r3, #9
 8008576:	d912      	bls.n	800859e <_strtod_l+0x206>
 8008578:	2301      	movs	r3, #1
 800857a:	e7c2      	b.n	8008502 <_strtod_l+0x16a>
 800857c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	9219      	str	r2, [sp, #100]	@ 0x64
 8008582:	785a      	ldrb	r2, [r3, #1]
 8008584:	3001      	adds	r0, #1
 8008586:	2a30      	cmp	r2, #48	@ 0x30
 8008588:	d0f8      	beq.n	800857c <_strtod_l+0x1e4>
 800858a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800858e:	2b08      	cmp	r3, #8
 8008590:	f200 84d2 	bhi.w	8008f38 <_strtod_l+0xba0>
 8008594:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008596:	900a      	str	r0, [sp, #40]	@ 0x28
 8008598:	2000      	movs	r0, #0
 800859a:	930c      	str	r3, [sp, #48]	@ 0x30
 800859c:	4605      	mov	r5, r0
 800859e:	3a30      	subs	r2, #48	@ 0x30
 80085a0:	f100 0301 	add.w	r3, r0, #1
 80085a4:	d018      	beq.n	80085d8 <_strtod_l+0x240>
 80085a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085a8:	4419      	add	r1, r3
 80085aa:	910a      	str	r1, [sp, #40]	@ 0x28
 80085ac:	462e      	mov	r6, r5
 80085ae:	f04f 0e0a 	mov.w	lr, #10
 80085b2:	1c71      	adds	r1, r6, #1
 80085b4:	eba1 0c05 	sub.w	ip, r1, r5
 80085b8:	4563      	cmp	r3, ip
 80085ba:	dc15      	bgt.n	80085e8 <_strtod_l+0x250>
 80085bc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80085c0:	182b      	adds	r3, r5, r0
 80085c2:	2b08      	cmp	r3, #8
 80085c4:	f105 0501 	add.w	r5, r5, #1
 80085c8:	4405      	add	r5, r0
 80085ca:	dc1a      	bgt.n	8008602 <_strtod_l+0x26a>
 80085cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085ce:	230a      	movs	r3, #10
 80085d0:	fb03 2301 	mla	r3, r3, r1, r2
 80085d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085d6:	2300      	movs	r3, #0
 80085d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80085da:	1c51      	adds	r1, r2, #1
 80085dc:	9119      	str	r1, [sp, #100]	@ 0x64
 80085de:	7852      	ldrb	r2, [r2, #1]
 80085e0:	4618      	mov	r0, r3
 80085e2:	e7c5      	b.n	8008570 <_strtod_l+0x1d8>
 80085e4:	4648      	mov	r0, r9
 80085e6:	e7ce      	b.n	8008586 <_strtod_l+0x1ee>
 80085e8:	2e08      	cmp	r6, #8
 80085ea:	dc05      	bgt.n	80085f8 <_strtod_l+0x260>
 80085ec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80085ee:	fb0e f606 	mul.w	r6, lr, r6
 80085f2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80085f4:	460e      	mov	r6, r1
 80085f6:	e7dc      	b.n	80085b2 <_strtod_l+0x21a>
 80085f8:	2910      	cmp	r1, #16
 80085fa:	bfd8      	it	le
 80085fc:	fb0e f707 	mulle.w	r7, lr, r7
 8008600:	e7f8      	b.n	80085f4 <_strtod_l+0x25c>
 8008602:	2b0f      	cmp	r3, #15
 8008604:	bfdc      	itt	le
 8008606:	230a      	movle	r3, #10
 8008608:	fb03 2707 	mlale	r7, r3, r7, r2
 800860c:	e7e3      	b.n	80085d6 <_strtod_l+0x23e>
 800860e:	2300      	movs	r3, #0
 8008610:	930a      	str	r3, [sp, #40]	@ 0x28
 8008612:	2301      	movs	r3, #1
 8008614:	e77a      	b.n	800850c <_strtod_l+0x174>
 8008616:	f04f 0c00 	mov.w	ip, #0
 800861a:	1ca2      	adds	r2, r4, #2
 800861c:	9219      	str	r2, [sp, #100]	@ 0x64
 800861e:	78a2      	ldrb	r2, [r4, #2]
 8008620:	e782      	b.n	8008528 <_strtod_l+0x190>
 8008622:	f04f 0c01 	mov.w	ip, #1
 8008626:	e7f8      	b.n	800861a <_strtod_l+0x282>
 8008628:	0800c800 	.word	0x0800c800
 800862c:	0800c618 	.word	0x0800c618
 8008630:	7ff00000 	.word	0x7ff00000
 8008634:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008636:	1c51      	adds	r1, r2, #1
 8008638:	9119      	str	r1, [sp, #100]	@ 0x64
 800863a:	7852      	ldrb	r2, [r2, #1]
 800863c:	2a30      	cmp	r2, #48	@ 0x30
 800863e:	d0f9      	beq.n	8008634 <_strtod_l+0x29c>
 8008640:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008644:	2908      	cmp	r1, #8
 8008646:	f63f af75 	bhi.w	8008534 <_strtod_l+0x19c>
 800864a:	3a30      	subs	r2, #48	@ 0x30
 800864c:	9209      	str	r2, [sp, #36]	@ 0x24
 800864e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008650:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008652:	f04f 080a 	mov.w	r8, #10
 8008656:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008658:	1c56      	adds	r6, r2, #1
 800865a:	9619      	str	r6, [sp, #100]	@ 0x64
 800865c:	7852      	ldrb	r2, [r2, #1]
 800865e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008662:	f1be 0f09 	cmp.w	lr, #9
 8008666:	d939      	bls.n	80086dc <_strtod_l+0x344>
 8008668:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800866a:	1a76      	subs	r6, r6, r1
 800866c:	2e08      	cmp	r6, #8
 800866e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008672:	dc03      	bgt.n	800867c <_strtod_l+0x2e4>
 8008674:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008676:	4588      	cmp	r8, r1
 8008678:	bfa8      	it	ge
 800867a:	4688      	movge	r8, r1
 800867c:	f1bc 0f00 	cmp.w	ip, #0
 8008680:	d001      	beq.n	8008686 <_strtod_l+0x2ee>
 8008682:	f1c8 0800 	rsb	r8, r8, #0
 8008686:	2d00      	cmp	r5, #0
 8008688:	d14e      	bne.n	8008728 <_strtod_l+0x390>
 800868a:	9908      	ldr	r1, [sp, #32]
 800868c:	4308      	orrs	r0, r1
 800868e:	f47f aebc 	bne.w	800840a <_strtod_l+0x72>
 8008692:	2b00      	cmp	r3, #0
 8008694:	f47f aed4 	bne.w	8008440 <_strtod_l+0xa8>
 8008698:	2a69      	cmp	r2, #105	@ 0x69
 800869a:	d028      	beq.n	80086ee <_strtod_l+0x356>
 800869c:	dc25      	bgt.n	80086ea <_strtod_l+0x352>
 800869e:	2a49      	cmp	r2, #73	@ 0x49
 80086a0:	d025      	beq.n	80086ee <_strtod_l+0x356>
 80086a2:	2a4e      	cmp	r2, #78	@ 0x4e
 80086a4:	f47f aecc 	bne.w	8008440 <_strtod_l+0xa8>
 80086a8:	499a      	ldr	r1, [pc, #616]	@ (8008914 <_strtod_l+0x57c>)
 80086aa:	a819      	add	r0, sp, #100	@ 0x64
 80086ac:	f002 fbb8 	bl	800ae20 <__match>
 80086b0:	2800      	cmp	r0, #0
 80086b2:	f43f aec5 	beq.w	8008440 <_strtod_l+0xa8>
 80086b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	2b28      	cmp	r3, #40	@ 0x28
 80086bc:	d12e      	bne.n	800871c <_strtod_l+0x384>
 80086be:	4996      	ldr	r1, [pc, #600]	@ (8008918 <_strtod_l+0x580>)
 80086c0:	aa1c      	add	r2, sp, #112	@ 0x70
 80086c2:	a819      	add	r0, sp, #100	@ 0x64
 80086c4:	f002 fbc0 	bl	800ae48 <__hexnan>
 80086c8:	2805      	cmp	r0, #5
 80086ca:	d127      	bne.n	800871c <_strtod_l+0x384>
 80086cc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80086ce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80086d2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80086d6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80086da:	e696      	b.n	800840a <_strtod_l+0x72>
 80086dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086de:	fb08 2101 	mla	r1, r8, r1, r2
 80086e2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80086e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80086e8:	e7b5      	b.n	8008656 <_strtod_l+0x2be>
 80086ea:	2a6e      	cmp	r2, #110	@ 0x6e
 80086ec:	e7da      	b.n	80086a4 <_strtod_l+0x30c>
 80086ee:	498b      	ldr	r1, [pc, #556]	@ (800891c <_strtod_l+0x584>)
 80086f0:	a819      	add	r0, sp, #100	@ 0x64
 80086f2:	f002 fb95 	bl	800ae20 <__match>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	f43f aea2 	beq.w	8008440 <_strtod_l+0xa8>
 80086fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086fe:	4988      	ldr	r1, [pc, #544]	@ (8008920 <_strtod_l+0x588>)
 8008700:	3b01      	subs	r3, #1
 8008702:	a819      	add	r0, sp, #100	@ 0x64
 8008704:	9319      	str	r3, [sp, #100]	@ 0x64
 8008706:	f002 fb8b 	bl	800ae20 <__match>
 800870a:	b910      	cbnz	r0, 8008712 <_strtod_l+0x37a>
 800870c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800870e:	3301      	adds	r3, #1
 8008710:	9319      	str	r3, [sp, #100]	@ 0x64
 8008712:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008930 <_strtod_l+0x598>
 8008716:	f04f 0a00 	mov.w	sl, #0
 800871a:	e676      	b.n	800840a <_strtod_l+0x72>
 800871c:	4881      	ldr	r0, [pc, #516]	@ (8008924 <_strtod_l+0x58c>)
 800871e:	f001 fa4b 	bl	8009bb8 <nan>
 8008722:	ec5b ab10 	vmov	sl, fp, d0
 8008726:	e670      	b.n	800840a <_strtod_l+0x72>
 8008728:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800872a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800872c:	eba8 0303 	sub.w	r3, r8, r3
 8008730:	f1b9 0f00 	cmp.w	r9, #0
 8008734:	bf08      	it	eq
 8008736:	46a9      	moveq	r9, r5
 8008738:	2d10      	cmp	r5, #16
 800873a:	9309      	str	r3, [sp, #36]	@ 0x24
 800873c:	462c      	mov	r4, r5
 800873e:	bfa8      	it	ge
 8008740:	2410      	movge	r4, #16
 8008742:	f7f7 feef 	bl	8000524 <__aeabi_ui2d>
 8008746:	2d09      	cmp	r5, #9
 8008748:	4682      	mov	sl, r0
 800874a:	468b      	mov	fp, r1
 800874c:	dc13      	bgt.n	8008776 <_strtod_l+0x3de>
 800874e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008750:	2b00      	cmp	r3, #0
 8008752:	f43f ae5a 	beq.w	800840a <_strtod_l+0x72>
 8008756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008758:	dd78      	ble.n	800884c <_strtod_l+0x4b4>
 800875a:	2b16      	cmp	r3, #22
 800875c:	dc5f      	bgt.n	800881e <_strtod_l+0x486>
 800875e:	4972      	ldr	r1, [pc, #456]	@ (8008928 <_strtod_l+0x590>)
 8008760:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008764:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008768:	4652      	mov	r2, sl
 800876a:	465b      	mov	r3, fp
 800876c:	f7f7 ff54 	bl	8000618 <__aeabi_dmul>
 8008770:	4682      	mov	sl, r0
 8008772:	468b      	mov	fp, r1
 8008774:	e649      	b.n	800840a <_strtod_l+0x72>
 8008776:	4b6c      	ldr	r3, [pc, #432]	@ (8008928 <_strtod_l+0x590>)
 8008778:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800877c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008780:	f7f7 ff4a 	bl	8000618 <__aeabi_dmul>
 8008784:	4682      	mov	sl, r0
 8008786:	4638      	mov	r0, r7
 8008788:	468b      	mov	fp, r1
 800878a:	f7f7 fecb 	bl	8000524 <__aeabi_ui2d>
 800878e:	4602      	mov	r2, r0
 8008790:	460b      	mov	r3, r1
 8008792:	4650      	mov	r0, sl
 8008794:	4659      	mov	r1, fp
 8008796:	f7f7 fd89 	bl	80002ac <__adddf3>
 800879a:	2d0f      	cmp	r5, #15
 800879c:	4682      	mov	sl, r0
 800879e:	468b      	mov	fp, r1
 80087a0:	ddd5      	ble.n	800874e <_strtod_l+0x3b6>
 80087a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087a4:	1b2c      	subs	r4, r5, r4
 80087a6:	441c      	add	r4, r3
 80087a8:	2c00      	cmp	r4, #0
 80087aa:	f340 8093 	ble.w	80088d4 <_strtod_l+0x53c>
 80087ae:	f014 030f 	ands.w	r3, r4, #15
 80087b2:	d00a      	beq.n	80087ca <_strtod_l+0x432>
 80087b4:	495c      	ldr	r1, [pc, #368]	@ (8008928 <_strtod_l+0x590>)
 80087b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80087ba:	4652      	mov	r2, sl
 80087bc:	465b      	mov	r3, fp
 80087be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087c2:	f7f7 ff29 	bl	8000618 <__aeabi_dmul>
 80087c6:	4682      	mov	sl, r0
 80087c8:	468b      	mov	fp, r1
 80087ca:	f034 040f 	bics.w	r4, r4, #15
 80087ce:	d073      	beq.n	80088b8 <_strtod_l+0x520>
 80087d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80087d4:	dd49      	ble.n	800886a <_strtod_l+0x4d2>
 80087d6:	2400      	movs	r4, #0
 80087d8:	46a0      	mov	r8, r4
 80087da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80087dc:	46a1      	mov	r9, r4
 80087de:	9a05      	ldr	r2, [sp, #20]
 80087e0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008930 <_strtod_l+0x598>
 80087e4:	2322      	movs	r3, #34	@ 0x22
 80087e6:	6013      	str	r3, [r2, #0]
 80087e8:	f04f 0a00 	mov.w	sl, #0
 80087ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f43f ae0b 	beq.w	800840a <_strtod_l+0x72>
 80087f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087f6:	9805      	ldr	r0, [sp, #20]
 80087f8:	f002 fcca 	bl	800b190 <_Bfree>
 80087fc:	9805      	ldr	r0, [sp, #20]
 80087fe:	4649      	mov	r1, r9
 8008800:	f002 fcc6 	bl	800b190 <_Bfree>
 8008804:	9805      	ldr	r0, [sp, #20]
 8008806:	4641      	mov	r1, r8
 8008808:	f002 fcc2 	bl	800b190 <_Bfree>
 800880c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800880e:	9805      	ldr	r0, [sp, #20]
 8008810:	f002 fcbe 	bl	800b190 <_Bfree>
 8008814:	9805      	ldr	r0, [sp, #20]
 8008816:	4621      	mov	r1, r4
 8008818:	f002 fcba 	bl	800b190 <_Bfree>
 800881c:	e5f5      	b.n	800840a <_strtod_l+0x72>
 800881e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008820:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008824:	4293      	cmp	r3, r2
 8008826:	dbbc      	blt.n	80087a2 <_strtod_l+0x40a>
 8008828:	4c3f      	ldr	r4, [pc, #252]	@ (8008928 <_strtod_l+0x590>)
 800882a:	f1c5 050f 	rsb	r5, r5, #15
 800882e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008832:	4652      	mov	r2, sl
 8008834:	465b      	mov	r3, fp
 8008836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800883a:	f7f7 feed 	bl	8000618 <__aeabi_dmul>
 800883e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008840:	1b5d      	subs	r5, r3, r5
 8008842:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008846:	e9d4 2300 	ldrd	r2, r3, [r4]
 800884a:	e78f      	b.n	800876c <_strtod_l+0x3d4>
 800884c:	3316      	adds	r3, #22
 800884e:	dba8      	blt.n	80087a2 <_strtod_l+0x40a>
 8008850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008852:	eba3 0808 	sub.w	r8, r3, r8
 8008856:	4b34      	ldr	r3, [pc, #208]	@ (8008928 <_strtod_l+0x590>)
 8008858:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800885c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008860:	4650      	mov	r0, sl
 8008862:	4659      	mov	r1, fp
 8008864:	f7f8 f802 	bl	800086c <__aeabi_ddiv>
 8008868:	e782      	b.n	8008770 <_strtod_l+0x3d8>
 800886a:	2300      	movs	r3, #0
 800886c:	4f2f      	ldr	r7, [pc, #188]	@ (800892c <_strtod_l+0x594>)
 800886e:	1124      	asrs	r4, r4, #4
 8008870:	4650      	mov	r0, sl
 8008872:	4659      	mov	r1, fp
 8008874:	461e      	mov	r6, r3
 8008876:	2c01      	cmp	r4, #1
 8008878:	dc21      	bgt.n	80088be <_strtod_l+0x526>
 800887a:	b10b      	cbz	r3, 8008880 <_strtod_l+0x4e8>
 800887c:	4682      	mov	sl, r0
 800887e:	468b      	mov	fp, r1
 8008880:	492a      	ldr	r1, [pc, #168]	@ (800892c <_strtod_l+0x594>)
 8008882:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008886:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800888a:	4652      	mov	r2, sl
 800888c:	465b      	mov	r3, fp
 800888e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008892:	f7f7 fec1 	bl	8000618 <__aeabi_dmul>
 8008896:	4b26      	ldr	r3, [pc, #152]	@ (8008930 <_strtod_l+0x598>)
 8008898:	460a      	mov	r2, r1
 800889a:	400b      	ands	r3, r1
 800889c:	4925      	ldr	r1, [pc, #148]	@ (8008934 <_strtod_l+0x59c>)
 800889e:	428b      	cmp	r3, r1
 80088a0:	4682      	mov	sl, r0
 80088a2:	d898      	bhi.n	80087d6 <_strtod_l+0x43e>
 80088a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80088a8:	428b      	cmp	r3, r1
 80088aa:	bf86      	itte	hi
 80088ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008938 <_strtod_l+0x5a0>
 80088b0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80088b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80088b8:	2300      	movs	r3, #0
 80088ba:	9308      	str	r3, [sp, #32]
 80088bc:	e076      	b.n	80089ac <_strtod_l+0x614>
 80088be:	07e2      	lsls	r2, r4, #31
 80088c0:	d504      	bpl.n	80088cc <_strtod_l+0x534>
 80088c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088c6:	f7f7 fea7 	bl	8000618 <__aeabi_dmul>
 80088ca:	2301      	movs	r3, #1
 80088cc:	3601      	adds	r6, #1
 80088ce:	1064      	asrs	r4, r4, #1
 80088d0:	3708      	adds	r7, #8
 80088d2:	e7d0      	b.n	8008876 <_strtod_l+0x4de>
 80088d4:	d0f0      	beq.n	80088b8 <_strtod_l+0x520>
 80088d6:	4264      	negs	r4, r4
 80088d8:	f014 020f 	ands.w	r2, r4, #15
 80088dc:	d00a      	beq.n	80088f4 <_strtod_l+0x55c>
 80088de:	4b12      	ldr	r3, [pc, #72]	@ (8008928 <_strtod_l+0x590>)
 80088e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088e4:	4650      	mov	r0, sl
 80088e6:	4659      	mov	r1, fp
 80088e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ec:	f7f7 ffbe 	bl	800086c <__aeabi_ddiv>
 80088f0:	4682      	mov	sl, r0
 80088f2:	468b      	mov	fp, r1
 80088f4:	1124      	asrs	r4, r4, #4
 80088f6:	d0df      	beq.n	80088b8 <_strtod_l+0x520>
 80088f8:	2c1f      	cmp	r4, #31
 80088fa:	dd1f      	ble.n	800893c <_strtod_l+0x5a4>
 80088fc:	2400      	movs	r4, #0
 80088fe:	46a0      	mov	r8, r4
 8008900:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008902:	46a1      	mov	r9, r4
 8008904:	9a05      	ldr	r2, [sp, #20]
 8008906:	2322      	movs	r3, #34	@ 0x22
 8008908:	f04f 0a00 	mov.w	sl, #0
 800890c:	f04f 0b00 	mov.w	fp, #0
 8008910:	6013      	str	r3, [r2, #0]
 8008912:	e76b      	b.n	80087ec <_strtod_l+0x454>
 8008914:	0800c627 	.word	0x0800c627
 8008918:	0800c7ec 	.word	0x0800c7ec
 800891c:	0800c61f 	.word	0x0800c61f
 8008920:	0800c659 	.word	0x0800c659
 8008924:	0800c7e8 	.word	0x0800c7e8
 8008928:	0800c878 	.word	0x0800c878
 800892c:	0800c850 	.word	0x0800c850
 8008930:	7ff00000 	.word	0x7ff00000
 8008934:	7ca00000 	.word	0x7ca00000
 8008938:	7fefffff 	.word	0x7fefffff
 800893c:	f014 0310 	ands.w	r3, r4, #16
 8008940:	bf18      	it	ne
 8008942:	236a      	movne	r3, #106	@ 0x6a
 8008944:	4ea9      	ldr	r6, [pc, #676]	@ (8008bec <_strtod_l+0x854>)
 8008946:	9308      	str	r3, [sp, #32]
 8008948:	4650      	mov	r0, sl
 800894a:	4659      	mov	r1, fp
 800894c:	2300      	movs	r3, #0
 800894e:	07e7      	lsls	r7, r4, #31
 8008950:	d504      	bpl.n	800895c <_strtod_l+0x5c4>
 8008952:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008956:	f7f7 fe5f 	bl	8000618 <__aeabi_dmul>
 800895a:	2301      	movs	r3, #1
 800895c:	1064      	asrs	r4, r4, #1
 800895e:	f106 0608 	add.w	r6, r6, #8
 8008962:	d1f4      	bne.n	800894e <_strtod_l+0x5b6>
 8008964:	b10b      	cbz	r3, 800896a <_strtod_l+0x5d2>
 8008966:	4682      	mov	sl, r0
 8008968:	468b      	mov	fp, r1
 800896a:	9b08      	ldr	r3, [sp, #32]
 800896c:	b1b3      	cbz	r3, 800899c <_strtod_l+0x604>
 800896e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008972:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008976:	2b00      	cmp	r3, #0
 8008978:	4659      	mov	r1, fp
 800897a:	dd0f      	ble.n	800899c <_strtod_l+0x604>
 800897c:	2b1f      	cmp	r3, #31
 800897e:	dd56      	ble.n	8008a2e <_strtod_l+0x696>
 8008980:	2b34      	cmp	r3, #52	@ 0x34
 8008982:	bfde      	ittt	le
 8008984:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008988:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800898c:	4093      	lslle	r3, r2
 800898e:	f04f 0a00 	mov.w	sl, #0
 8008992:	bfcc      	ite	gt
 8008994:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008998:	ea03 0b01 	andle.w	fp, r3, r1
 800899c:	2200      	movs	r2, #0
 800899e:	2300      	movs	r3, #0
 80089a0:	4650      	mov	r0, sl
 80089a2:	4659      	mov	r1, fp
 80089a4:	f7f8 f8a0 	bl	8000ae8 <__aeabi_dcmpeq>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	d1a7      	bne.n	80088fc <_strtod_l+0x564>
 80089ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089ae:	9300      	str	r3, [sp, #0]
 80089b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80089b2:	9805      	ldr	r0, [sp, #20]
 80089b4:	462b      	mov	r3, r5
 80089b6:	464a      	mov	r2, r9
 80089b8:	f002 fc52 	bl	800b260 <__s2b>
 80089bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80089be:	2800      	cmp	r0, #0
 80089c0:	f43f af09 	beq.w	80087d6 <_strtod_l+0x43e>
 80089c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089c8:	2a00      	cmp	r2, #0
 80089ca:	eba3 0308 	sub.w	r3, r3, r8
 80089ce:	bfa8      	it	ge
 80089d0:	2300      	movge	r3, #0
 80089d2:	9312      	str	r3, [sp, #72]	@ 0x48
 80089d4:	2400      	movs	r4, #0
 80089d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80089da:	9316      	str	r3, [sp, #88]	@ 0x58
 80089dc:	46a0      	mov	r8, r4
 80089de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089e0:	9805      	ldr	r0, [sp, #20]
 80089e2:	6859      	ldr	r1, [r3, #4]
 80089e4:	f002 fb94 	bl	800b110 <_Balloc>
 80089e8:	4681      	mov	r9, r0
 80089ea:	2800      	cmp	r0, #0
 80089ec:	f43f aef7 	beq.w	80087de <_strtod_l+0x446>
 80089f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089f2:	691a      	ldr	r2, [r3, #16]
 80089f4:	3202      	adds	r2, #2
 80089f6:	f103 010c 	add.w	r1, r3, #12
 80089fa:	0092      	lsls	r2, r2, #2
 80089fc:	300c      	adds	r0, #12
 80089fe:	f001 f8ca 	bl	8009b96 <memcpy>
 8008a02:	ec4b ab10 	vmov	d0, sl, fp
 8008a06:	9805      	ldr	r0, [sp, #20]
 8008a08:	aa1c      	add	r2, sp, #112	@ 0x70
 8008a0a:	a91b      	add	r1, sp, #108	@ 0x6c
 8008a0c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008a10:	f002 ff5a 	bl	800b8c8 <__d2b>
 8008a14:	901a      	str	r0, [sp, #104]	@ 0x68
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f43f aee1 	beq.w	80087de <_strtod_l+0x446>
 8008a1c:	9805      	ldr	r0, [sp, #20]
 8008a1e:	2101      	movs	r1, #1
 8008a20:	f002 fcb4 	bl	800b38c <__i2b>
 8008a24:	4680      	mov	r8, r0
 8008a26:	b948      	cbnz	r0, 8008a3c <_strtod_l+0x6a4>
 8008a28:	f04f 0800 	mov.w	r8, #0
 8008a2c:	e6d7      	b.n	80087de <_strtod_l+0x446>
 8008a2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a32:	fa02 f303 	lsl.w	r3, r2, r3
 8008a36:	ea03 0a0a 	and.w	sl, r3, sl
 8008a3a:	e7af      	b.n	800899c <_strtod_l+0x604>
 8008a3c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008a3e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008a40:	2d00      	cmp	r5, #0
 8008a42:	bfab      	itete	ge
 8008a44:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008a46:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008a48:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008a4a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008a4c:	bfac      	ite	ge
 8008a4e:	18ef      	addge	r7, r5, r3
 8008a50:	1b5e      	sublt	r6, r3, r5
 8008a52:	9b08      	ldr	r3, [sp, #32]
 8008a54:	1aed      	subs	r5, r5, r3
 8008a56:	4415      	add	r5, r2
 8008a58:	4b65      	ldr	r3, [pc, #404]	@ (8008bf0 <_strtod_l+0x858>)
 8008a5a:	3d01      	subs	r5, #1
 8008a5c:	429d      	cmp	r5, r3
 8008a5e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008a62:	da50      	bge.n	8008b06 <_strtod_l+0x76e>
 8008a64:	1b5b      	subs	r3, r3, r5
 8008a66:	2b1f      	cmp	r3, #31
 8008a68:	eba2 0203 	sub.w	r2, r2, r3
 8008a6c:	f04f 0101 	mov.w	r1, #1
 8008a70:	dc3d      	bgt.n	8008aee <_strtod_l+0x756>
 8008a72:	fa01 f303 	lsl.w	r3, r1, r3
 8008a76:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a78:	2300      	movs	r3, #0
 8008a7a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a7c:	18bd      	adds	r5, r7, r2
 8008a7e:	9b08      	ldr	r3, [sp, #32]
 8008a80:	42af      	cmp	r7, r5
 8008a82:	4416      	add	r6, r2
 8008a84:	441e      	add	r6, r3
 8008a86:	463b      	mov	r3, r7
 8008a88:	bfa8      	it	ge
 8008a8a:	462b      	movge	r3, r5
 8008a8c:	42b3      	cmp	r3, r6
 8008a8e:	bfa8      	it	ge
 8008a90:	4633      	movge	r3, r6
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	bfc2      	ittt	gt
 8008a96:	1aed      	subgt	r5, r5, r3
 8008a98:	1af6      	subgt	r6, r6, r3
 8008a9a:	1aff      	subgt	r7, r7, r3
 8008a9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	dd16      	ble.n	8008ad0 <_strtod_l+0x738>
 8008aa2:	4641      	mov	r1, r8
 8008aa4:	9805      	ldr	r0, [sp, #20]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	f002 fd28 	bl	800b4fc <__pow5mult>
 8008aac:	4680      	mov	r8, r0
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d0ba      	beq.n	8008a28 <_strtod_l+0x690>
 8008ab2:	4601      	mov	r1, r0
 8008ab4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ab6:	9805      	ldr	r0, [sp, #20]
 8008ab8:	f002 fc7e 	bl	800b3b8 <__multiply>
 8008abc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	f43f ae8d 	beq.w	80087de <_strtod_l+0x446>
 8008ac4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ac6:	9805      	ldr	r0, [sp, #20]
 8008ac8:	f002 fb62 	bl	800b190 <_Bfree>
 8008acc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ace:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ad0:	2d00      	cmp	r5, #0
 8008ad2:	dc1d      	bgt.n	8008b10 <_strtod_l+0x778>
 8008ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	dd23      	ble.n	8008b22 <_strtod_l+0x78a>
 8008ada:	4649      	mov	r1, r9
 8008adc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008ade:	9805      	ldr	r0, [sp, #20]
 8008ae0:	f002 fd0c 	bl	800b4fc <__pow5mult>
 8008ae4:	4681      	mov	r9, r0
 8008ae6:	b9e0      	cbnz	r0, 8008b22 <_strtod_l+0x78a>
 8008ae8:	f04f 0900 	mov.w	r9, #0
 8008aec:	e677      	b.n	80087de <_strtod_l+0x446>
 8008aee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008af2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008af6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008afa:	35e2      	adds	r5, #226	@ 0xe2
 8008afc:	fa01 f305 	lsl.w	r3, r1, r5
 8008b00:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b02:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008b04:	e7ba      	b.n	8008a7c <_strtod_l+0x6e4>
 8008b06:	2300      	movs	r3, #0
 8008b08:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b0e:	e7b5      	b.n	8008a7c <_strtod_l+0x6e4>
 8008b10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b12:	9805      	ldr	r0, [sp, #20]
 8008b14:	462a      	mov	r2, r5
 8008b16:	f002 fd4b 	bl	800b5b0 <__lshift>
 8008b1a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d1d9      	bne.n	8008ad4 <_strtod_l+0x73c>
 8008b20:	e65d      	b.n	80087de <_strtod_l+0x446>
 8008b22:	2e00      	cmp	r6, #0
 8008b24:	dd07      	ble.n	8008b36 <_strtod_l+0x79e>
 8008b26:	4649      	mov	r1, r9
 8008b28:	9805      	ldr	r0, [sp, #20]
 8008b2a:	4632      	mov	r2, r6
 8008b2c:	f002 fd40 	bl	800b5b0 <__lshift>
 8008b30:	4681      	mov	r9, r0
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d0d8      	beq.n	8008ae8 <_strtod_l+0x750>
 8008b36:	2f00      	cmp	r7, #0
 8008b38:	dd08      	ble.n	8008b4c <_strtod_l+0x7b4>
 8008b3a:	4641      	mov	r1, r8
 8008b3c:	9805      	ldr	r0, [sp, #20]
 8008b3e:	463a      	mov	r2, r7
 8008b40:	f002 fd36 	bl	800b5b0 <__lshift>
 8008b44:	4680      	mov	r8, r0
 8008b46:	2800      	cmp	r0, #0
 8008b48:	f43f ae49 	beq.w	80087de <_strtod_l+0x446>
 8008b4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b4e:	9805      	ldr	r0, [sp, #20]
 8008b50:	464a      	mov	r2, r9
 8008b52:	f002 fdb5 	bl	800b6c0 <__mdiff>
 8008b56:	4604      	mov	r4, r0
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	f43f ae40 	beq.w	80087de <_strtod_l+0x446>
 8008b5e:	68c3      	ldr	r3, [r0, #12]
 8008b60:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b62:	2300      	movs	r3, #0
 8008b64:	60c3      	str	r3, [r0, #12]
 8008b66:	4641      	mov	r1, r8
 8008b68:	f002 fd8e 	bl	800b688 <__mcmp>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	da45      	bge.n	8008bfc <_strtod_l+0x864>
 8008b70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b72:	ea53 030a 	orrs.w	r3, r3, sl
 8008b76:	d16b      	bne.n	8008c50 <_strtod_l+0x8b8>
 8008b78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d167      	bne.n	8008c50 <_strtod_l+0x8b8>
 8008b80:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b84:	0d1b      	lsrs	r3, r3, #20
 8008b86:	051b      	lsls	r3, r3, #20
 8008b88:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008b8c:	d960      	bls.n	8008c50 <_strtod_l+0x8b8>
 8008b8e:	6963      	ldr	r3, [r4, #20]
 8008b90:	b913      	cbnz	r3, 8008b98 <_strtod_l+0x800>
 8008b92:	6923      	ldr	r3, [r4, #16]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	dd5b      	ble.n	8008c50 <_strtod_l+0x8b8>
 8008b98:	4621      	mov	r1, r4
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	9805      	ldr	r0, [sp, #20]
 8008b9e:	f002 fd07 	bl	800b5b0 <__lshift>
 8008ba2:	4641      	mov	r1, r8
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	f002 fd6f 	bl	800b688 <__mcmp>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	dd50      	ble.n	8008c50 <_strtod_l+0x8b8>
 8008bae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008bb2:	9a08      	ldr	r2, [sp, #32]
 8008bb4:	0d1b      	lsrs	r3, r3, #20
 8008bb6:	051b      	lsls	r3, r3, #20
 8008bb8:	2a00      	cmp	r2, #0
 8008bba:	d06a      	beq.n	8008c92 <_strtod_l+0x8fa>
 8008bbc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008bc0:	d867      	bhi.n	8008c92 <_strtod_l+0x8fa>
 8008bc2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008bc6:	f67f ae9d 	bls.w	8008904 <_strtod_l+0x56c>
 8008bca:	4b0a      	ldr	r3, [pc, #40]	@ (8008bf4 <_strtod_l+0x85c>)
 8008bcc:	4650      	mov	r0, sl
 8008bce:	4659      	mov	r1, fp
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f7f7 fd21 	bl	8000618 <__aeabi_dmul>
 8008bd6:	4b08      	ldr	r3, [pc, #32]	@ (8008bf8 <_strtod_l+0x860>)
 8008bd8:	400b      	ands	r3, r1
 8008bda:	4682      	mov	sl, r0
 8008bdc:	468b      	mov	fp, r1
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f47f ae08 	bne.w	80087f4 <_strtod_l+0x45c>
 8008be4:	9a05      	ldr	r2, [sp, #20]
 8008be6:	2322      	movs	r3, #34	@ 0x22
 8008be8:	6013      	str	r3, [r2, #0]
 8008bea:	e603      	b.n	80087f4 <_strtod_l+0x45c>
 8008bec:	0800c818 	.word	0x0800c818
 8008bf0:	fffffc02 	.word	0xfffffc02
 8008bf4:	39500000 	.word	0x39500000
 8008bf8:	7ff00000 	.word	0x7ff00000
 8008bfc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008c00:	d165      	bne.n	8008cce <_strtod_l+0x936>
 8008c02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008c04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c08:	b35a      	cbz	r2, 8008c62 <_strtod_l+0x8ca>
 8008c0a:	4a9f      	ldr	r2, [pc, #636]	@ (8008e88 <_strtod_l+0xaf0>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d12b      	bne.n	8008c68 <_strtod_l+0x8d0>
 8008c10:	9b08      	ldr	r3, [sp, #32]
 8008c12:	4651      	mov	r1, sl
 8008c14:	b303      	cbz	r3, 8008c58 <_strtod_l+0x8c0>
 8008c16:	4b9d      	ldr	r3, [pc, #628]	@ (8008e8c <_strtod_l+0xaf4>)
 8008c18:	465a      	mov	r2, fp
 8008c1a:	4013      	ands	r3, r2
 8008c1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008c20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c24:	d81b      	bhi.n	8008c5e <_strtod_l+0x8c6>
 8008c26:	0d1b      	lsrs	r3, r3, #20
 8008c28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c30:	4299      	cmp	r1, r3
 8008c32:	d119      	bne.n	8008c68 <_strtod_l+0x8d0>
 8008c34:	4b96      	ldr	r3, [pc, #600]	@ (8008e90 <_strtod_l+0xaf8>)
 8008c36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d102      	bne.n	8008c42 <_strtod_l+0x8aa>
 8008c3c:	3101      	adds	r1, #1
 8008c3e:	f43f adce 	beq.w	80087de <_strtod_l+0x446>
 8008c42:	4b92      	ldr	r3, [pc, #584]	@ (8008e8c <_strtod_l+0xaf4>)
 8008c44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c46:	401a      	ands	r2, r3
 8008c48:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008c4c:	f04f 0a00 	mov.w	sl, #0
 8008c50:	9b08      	ldr	r3, [sp, #32]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1b9      	bne.n	8008bca <_strtod_l+0x832>
 8008c56:	e5cd      	b.n	80087f4 <_strtod_l+0x45c>
 8008c58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008c5c:	e7e8      	b.n	8008c30 <_strtod_l+0x898>
 8008c5e:	4613      	mov	r3, r2
 8008c60:	e7e6      	b.n	8008c30 <_strtod_l+0x898>
 8008c62:	ea53 030a 	orrs.w	r3, r3, sl
 8008c66:	d0a2      	beq.n	8008bae <_strtod_l+0x816>
 8008c68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c6a:	b1db      	cbz	r3, 8008ca4 <_strtod_l+0x90c>
 8008c6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c6e:	4213      	tst	r3, r2
 8008c70:	d0ee      	beq.n	8008c50 <_strtod_l+0x8b8>
 8008c72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c74:	9a08      	ldr	r2, [sp, #32]
 8008c76:	4650      	mov	r0, sl
 8008c78:	4659      	mov	r1, fp
 8008c7a:	b1bb      	cbz	r3, 8008cac <_strtod_l+0x914>
 8008c7c:	f7ff fb6d 	bl	800835a <sulp>
 8008c80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c84:	ec53 2b10 	vmov	r2, r3, d0
 8008c88:	f7f7 fb10 	bl	80002ac <__adddf3>
 8008c8c:	4682      	mov	sl, r0
 8008c8e:	468b      	mov	fp, r1
 8008c90:	e7de      	b.n	8008c50 <_strtod_l+0x8b8>
 8008c92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008c96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008c9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008c9e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008ca2:	e7d5      	b.n	8008c50 <_strtod_l+0x8b8>
 8008ca4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ca6:	ea13 0f0a 	tst.w	r3, sl
 8008caa:	e7e1      	b.n	8008c70 <_strtod_l+0x8d8>
 8008cac:	f7ff fb55 	bl	800835a <sulp>
 8008cb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cb4:	ec53 2b10 	vmov	r2, r3, d0
 8008cb8:	f7f7 faf6 	bl	80002a8 <__aeabi_dsub>
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	4682      	mov	sl, r0
 8008cc2:	468b      	mov	fp, r1
 8008cc4:	f7f7 ff10 	bl	8000ae8 <__aeabi_dcmpeq>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	d0c1      	beq.n	8008c50 <_strtod_l+0x8b8>
 8008ccc:	e61a      	b.n	8008904 <_strtod_l+0x56c>
 8008cce:	4641      	mov	r1, r8
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	f002 fe51 	bl	800b978 <__ratio>
 8008cd6:	ec57 6b10 	vmov	r6, r7, d0
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	4639      	mov	r1, r7
 8008ce4:	f7f7 ff14 	bl	8000b10 <__aeabi_dcmple>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d06f      	beq.n	8008dcc <_strtod_l+0xa34>
 8008cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d17a      	bne.n	8008de8 <_strtod_l+0xa50>
 8008cf2:	f1ba 0f00 	cmp.w	sl, #0
 8008cf6:	d158      	bne.n	8008daa <_strtod_l+0xa12>
 8008cf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cfa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d15a      	bne.n	8008db8 <_strtod_l+0xa20>
 8008d02:	4b64      	ldr	r3, [pc, #400]	@ (8008e94 <_strtod_l+0xafc>)
 8008d04:	2200      	movs	r2, #0
 8008d06:	4630      	mov	r0, r6
 8008d08:	4639      	mov	r1, r7
 8008d0a:	f7f7 fef7 	bl	8000afc <__aeabi_dcmplt>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d159      	bne.n	8008dc6 <_strtod_l+0xa2e>
 8008d12:	4630      	mov	r0, r6
 8008d14:	4639      	mov	r1, r7
 8008d16:	4b60      	ldr	r3, [pc, #384]	@ (8008e98 <_strtod_l+0xb00>)
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f7f7 fc7d 	bl	8000618 <__aeabi_dmul>
 8008d1e:	4606      	mov	r6, r0
 8008d20:	460f      	mov	r7, r1
 8008d22:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008d26:	9606      	str	r6, [sp, #24]
 8008d28:	9307      	str	r3, [sp, #28]
 8008d2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d2e:	4d57      	ldr	r5, [pc, #348]	@ (8008e8c <_strtod_l+0xaf4>)
 8008d30:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d36:	401d      	ands	r5, r3
 8008d38:	4b58      	ldr	r3, [pc, #352]	@ (8008e9c <_strtod_l+0xb04>)
 8008d3a:	429d      	cmp	r5, r3
 8008d3c:	f040 80b2 	bne.w	8008ea4 <_strtod_l+0xb0c>
 8008d40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d42:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008d46:	ec4b ab10 	vmov	d0, sl, fp
 8008d4a:	f002 fd4d 	bl	800b7e8 <__ulp>
 8008d4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d52:	ec51 0b10 	vmov	r0, r1, d0
 8008d56:	f7f7 fc5f 	bl	8000618 <__aeabi_dmul>
 8008d5a:	4652      	mov	r2, sl
 8008d5c:	465b      	mov	r3, fp
 8008d5e:	f7f7 faa5 	bl	80002ac <__adddf3>
 8008d62:	460b      	mov	r3, r1
 8008d64:	4949      	ldr	r1, [pc, #292]	@ (8008e8c <_strtod_l+0xaf4>)
 8008d66:	4a4e      	ldr	r2, [pc, #312]	@ (8008ea0 <_strtod_l+0xb08>)
 8008d68:	4019      	ands	r1, r3
 8008d6a:	4291      	cmp	r1, r2
 8008d6c:	4682      	mov	sl, r0
 8008d6e:	d942      	bls.n	8008df6 <_strtod_l+0xa5e>
 8008d70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d72:	4b47      	ldr	r3, [pc, #284]	@ (8008e90 <_strtod_l+0xaf8>)
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d103      	bne.n	8008d80 <_strtod_l+0x9e8>
 8008d78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	f43f ad2f 	beq.w	80087de <_strtod_l+0x446>
 8008d80:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008e90 <_strtod_l+0xaf8>
 8008d84:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008d88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d8a:	9805      	ldr	r0, [sp, #20]
 8008d8c:	f002 fa00 	bl	800b190 <_Bfree>
 8008d90:	9805      	ldr	r0, [sp, #20]
 8008d92:	4649      	mov	r1, r9
 8008d94:	f002 f9fc 	bl	800b190 <_Bfree>
 8008d98:	9805      	ldr	r0, [sp, #20]
 8008d9a:	4641      	mov	r1, r8
 8008d9c:	f002 f9f8 	bl	800b190 <_Bfree>
 8008da0:	9805      	ldr	r0, [sp, #20]
 8008da2:	4621      	mov	r1, r4
 8008da4:	f002 f9f4 	bl	800b190 <_Bfree>
 8008da8:	e619      	b.n	80089de <_strtod_l+0x646>
 8008daa:	f1ba 0f01 	cmp.w	sl, #1
 8008dae:	d103      	bne.n	8008db8 <_strtod_l+0xa20>
 8008db0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	f43f ada6 	beq.w	8008904 <_strtod_l+0x56c>
 8008db8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008e68 <_strtod_l+0xad0>
 8008dbc:	4f35      	ldr	r7, [pc, #212]	@ (8008e94 <_strtod_l+0xafc>)
 8008dbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008dc2:	2600      	movs	r6, #0
 8008dc4:	e7b1      	b.n	8008d2a <_strtod_l+0x992>
 8008dc6:	4f34      	ldr	r7, [pc, #208]	@ (8008e98 <_strtod_l+0xb00>)
 8008dc8:	2600      	movs	r6, #0
 8008dca:	e7aa      	b.n	8008d22 <_strtod_l+0x98a>
 8008dcc:	4b32      	ldr	r3, [pc, #200]	@ (8008e98 <_strtod_l+0xb00>)
 8008dce:	4630      	mov	r0, r6
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f7f7 fc20 	bl	8000618 <__aeabi_dmul>
 8008dd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dda:	4606      	mov	r6, r0
 8008ddc:	460f      	mov	r7, r1
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d09f      	beq.n	8008d22 <_strtod_l+0x98a>
 8008de2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008de6:	e7a0      	b.n	8008d2a <_strtod_l+0x992>
 8008de8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008e70 <_strtod_l+0xad8>
 8008dec:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008df0:	ec57 6b17 	vmov	r6, r7, d7
 8008df4:	e799      	b.n	8008d2a <_strtod_l+0x992>
 8008df6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008dfa:	9b08      	ldr	r3, [sp, #32]
 8008dfc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1c1      	bne.n	8008d88 <_strtod_l+0x9f0>
 8008e04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008e08:	0d1b      	lsrs	r3, r3, #20
 8008e0a:	051b      	lsls	r3, r3, #20
 8008e0c:	429d      	cmp	r5, r3
 8008e0e:	d1bb      	bne.n	8008d88 <_strtod_l+0x9f0>
 8008e10:	4630      	mov	r0, r6
 8008e12:	4639      	mov	r1, r7
 8008e14:	f7f7 ff60 	bl	8000cd8 <__aeabi_d2lz>
 8008e18:	f7f7 fbd0 	bl	80005bc <__aeabi_l2d>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	4630      	mov	r0, r6
 8008e22:	4639      	mov	r1, r7
 8008e24:	f7f7 fa40 	bl	80002a8 <__aeabi_dsub>
 8008e28:	460b      	mov	r3, r1
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008e30:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008e34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e36:	ea46 060a 	orr.w	r6, r6, sl
 8008e3a:	431e      	orrs	r6, r3
 8008e3c:	d06f      	beq.n	8008f1e <_strtod_l+0xb86>
 8008e3e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008e78 <_strtod_l+0xae0>)
 8008e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e44:	f7f7 fe5a 	bl	8000afc <__aeabi_dcmplt>
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	f47f acd3 	bne.w	80087f4 <_strtod_l+0x45c>
 8008e4e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008e80 <_strtod_l+0xae8>)
 8008e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e58:	f7f7 fe6e 	bl	8000b38 <__aeabi_dcmpgt>
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	d093      	beq.n	8008d88 <_strtod_l+0x9f0>
 8008e60:	e4c8      	b.n	80087f4 <_strtod_l+0x45c>
 8008e62:	bf00      	nop
 8008e64:	f3af 8000 	nop.w
 8008e68:	00000000 	.word	0x00000000
 8008e6c:	bff00000 	.word	0xbff00000
 8008e70:	00000000 	.word	0x00000000
 8008e74:	3ff00000 	.word	0x3ff00000
 8008e78:	94a03595 	.word	0x94a03595
 8008e7c:	3fdfffff 	.word	0x3fdfffff
 8008e80:	35afe535 	.word	0x35afe535
 8008e84:	3fe00000 	.word	0x3fe00000
 8008e88:	000fffff 	.word	0x000fffff
 8008e8c:	7ff00000 	.word	0x7ff00000
 8008e90:	7fefffff 	.word	0x7fefffff
 8008e94:	3ff00000 	.word	0x3ff00000
 8008e98:	3fe00000 	.word	0x3fe00000
 8008e9c:	7fe00000 	.word	0x7fe00000
 8008ea0:	7c9fffff 	.word	0x7c9fffff
 8008ea4:	9b08      	ldr	r3, [sp, #32]
 8008ea6:	b323      	cbz	r3, 8008ef2 <_strtod_l+0xb5a>
 8008ea8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008eac:	d821      	bhi.n	8008ef2 <_strtod_l+0xb5a>
 8008eae:	a328      	add	r3, pc, #160	@ (adr r3, 8008f50 <_strtod_l+0xbb8>)
 8008eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	4639      	mov	r1, r7
 8008eb8:	f7f7 fe2a 	bl	8000b10 <__aeabi_dcmple>
 8008ebc:	b1a0      	cbz	r0, 8008ee8 <_strtod_l+0xb50>
 8008ebe:	4639      	mov	r1, r7
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7f7 fe81 	bl	8000bc8 <__aeabi_d2uiz>
 8008ec6:	2801      	cmp	r0, #1
 8008ec8:	bf38      	it	cc
 8008eca:	2001      	movcc	r0, #1
 8008ecc:	f7f7 fb2a 	bl	8000524 <__aeabi_ui2d>
 8008ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ed2:	4606      	mov	r6, r0
 8008ed4:	460f      	mov	r7, r1
 8008ed6:	b9fb      	cbnz	r3, 8008f18 <_strtod_l+0xb80>
 8008ed8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008edc:	9014      	str	r0, [sp, #80]	@ 0x50
 8008ede:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ee0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008ee4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008ee8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008eea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008eee:	1b5b      	subs	r3, r3, r5
 8008ef0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ef2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008ef6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008efa:	f002 fc75 	bl	800b7e8 <__ulp>
 8008efe:	4650      	mov	r0, sl
 8008f00:	ec53 2b10 	vmov	r2, r3, d0
 8008f04:	4659      	mov	r1, fp
 8008f06:	f7f7 fb87 	bl	8000618 <__aeabi_dmul>
 8008f0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008f0e:	f7f7 f9cd 	bl	80002ac <__adddf3>
 8008f12:	4682      	mov	sl, r0
 8008f14:	468b      	mov	fp, r1
 8008f16:	e770      	b.n	8008dfa <_strtod_l+0xa62>
 8008f18:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008f1c:	e7e0      	b.n	8008ee0 <_strtod_l+0xb48>
 8008f1e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008f58 <_strtod_l+0xbc0>)
 8008f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f24:	f7f7 fdea 	bl	8000afc <__aeabi_dcmplt>
 8008f28:	e798      	b.n	8008e5c <_strtod_l+0xac4>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008f2e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008f30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f32:	6013      	str	r3, [r2, #0]
 8008f34:	f7ff ba6d 	b.w	8008412 <_strtod_l+0x7a>
 8008f38:	2a65      	cmp	r2, #101	@ 0x65
 8008f3a:	f43f ab68 	beq.w	800860e <_strtod_l+0x276>
 8008f3e:	2a45      	cmp	r2, #69	@ 0x45
 8008f40:	f43f ab65 	beq.w	800860e <_strtod_l+0x276>
 8008f44:	2301      	movs	r3, #1
 8008f46:	f7ff bba0 	b.w	800868a <_strtod_l+0x2f2>
 8008f4a:	bf00      	nop
 8008f4c:	f3af 8000 	nop.w
 8008f50:	ffc00000 	.word	0xffc00000
 8008f54:	41dfffff 	.word	0x41dfffff
 8008f58:	94a03595 	.word	0x94a03595
 8008f5c:	3fcfffff 	.word	0x3fcfffff

08008f60 <strtod>:
 8008f60:	460a      	mov	r2, r1
 8008f62:	4601      	mov	r1, r0
 8008f64:	4802      	ldr	r0, [pc, #8]	@ (8008f70 <strtod+0x10>)
 8008f66:	4b03      	ldr	r3, [pc, #12]	@ (8008f74 <strtod+0x14>)
 8008f68:	6800      	ldr	r0, [r0, #0]
 8008f6a:	f7ff ba15 	b.w	8008398 <_strtod_l>
 8008f6e:	bf00      	nop
 8008f70:	20000194 	.word	0x20000194
 8008f74:	20000028 	.word	0x20000028

08008f78 <__cvt>:
 8008f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f7c:	ec57 6b10 	vmov	r6, r7, d0
 8008f80:	2f00      	cmp	r7, #0
 8008f82:	460c      	mov	r4, r1
 8008f84:	4619      	mov	r1, r3
 8008f86:	463b      	mov	r3, r7
 8008f88:	bfbb      	ittet	lt
 8008f8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008f8e:	461f      	movlt	r7, r3
 8008f90:	2300      	movge	r3, #0
 8008f92:	232d      	movlt	r3, #45	@ 0x2d
 8008f94:	700b      	strb	r3, [r1, #0]
 8008f96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008f9c:	4691      	mov	r9, r2
 8008f9e:	f023 0820 	bic.w	r8, r3, #32
 8008fa2:	bfbc      	itt	lt
 8008fa4:	4632      	movlt	r2, r6
 8008fa6:	4616      	movlt	r6, r2
 8008fa8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008fac:	d005      	beq.n	8008fba <__cvt+0x42>
 8008fae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008fb2:	d100      	bne.n	8008fb6 <__cvt+0x3e>
 8008fb4:	3401      	adds	r4, #1
 8008fb6:	2102      	movs	r1, #2
 8008fb8:	e000      	b.n	8008fbc <__cvt+0x44>
 8008fba:	2103      	movs	r1, #3
 8008fbc:	ab03      	add	r3, sp, #12
 8008fbe:	9301      	str	r3, [sp, #4]
 8008fc0:	ab02      	add	r3, sp, #8
 8008fc2:	9300      	str	r3, [sp, #0]
 8008fc4:	ec47 6b10 	vmov	d0, r6, r7
 8008fc8:	4653      	mov	r3, sl
 8008fca:	4622      	mov	r2, r4
 8008fcc:	f000 fe84 	bl	8009cd8 <_dtoa_r>
 8008fd0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	d119      	bne.n	800900c <__cvt+0x94>
 8008fd8:	f019 0f01 	tst.w	r9, #1
 8008fdc:	d00e      	beq.n	8008ffc <__cvt+0x84>
 8008fde:	eb00 0904 	add.w	r9, r0, r4
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	4639      	mov	r1, r7
 8008fea:	f7f7 fd7d 	bl	8000ae8 <__aeabi_dcmpeq>
 8008fee:	b108      	cbz	r0, 8008ff4 <__cvt+0x7c>
 8008ff0:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ff4:	2230      	movs	r2, #48	@ 0x30
 8008ff6:	9b03      	ldr	r3, [sp, #12]
 8008ff8:	454b      	cmp	r3, r9
 8008ffa:	d31e      	bcc.n	800903a <__cvt+0xc2>
 8008ffc:	9b03      	ldr	r3, [sp, #12]
 8008ffe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009000:	1b5b      	subs	r3, r3, r5
 8009002:	4628      	mov	r0, r5
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	b004      	add	sp, #16
 8009008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800900c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009010:	eb00 0904 	add.w	r9, r0, r4
 8009014:	d1e5      	bne.n	8008fe2 <__cvt+0x6a>
 8009016:	7803      	ldrb	r3, [r0, #0]
 8009018:	2b30      	cmp	r3, #48	@ 0x30
 800901a:	d10a      	bne.n	8009032 <__cvt+0xba>
 800901c:	2200      	movs	r2, #0
 800901e:	2300      	movs	r3, #0
 8009020:	4630      	mov	r0, r6
 8009022:	4639      	mov	r1, r7
 8009024:	f7f7 fd60 	bl	8000ae8 <__aeabi_dcmpeq>
 8009028:	b918      	cbnz	r0, 8009032 <__cvt+0xba>
 800902a:	f1c4 0401 	rsb	r4, r4, #1
 800902e:	f8ca 4000 	str.w	r4, [sl]
 8009032:	f8da 3000 	ldr.w	r3, [sl]
 8009036:	4499      	add	r9, r3
 8009038:	e7d3      	b.n	8008fe2 <__cvt+0x6a>
 800903a:	1c59      	adds	r1, r3, #1
 800903c:	9103      	str	r1, [sp, #12]
 800903e:	701a      	strb	r2, [r3, #0]
 8009040:	e7d9      	b.n	8008ff6 <__cvt+0x7e>

08009042 <__exponent>:
 8009042:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009044:	2900      	cmp	r1, #0
 8009046:	bfba      	itte	lt
 8009048:	4249      	neglt	r1, r1
 800904a:	232d      	movlt	r3, #45	@ 0x2d
 800904c:	232b      	movge	r3, #43	@ 0x2b
 800904e:	2909      	cmp	r1, #9
 8009050:	7002      	strb	r2, [r0, #0]
 8009052:	7043      	strb	r3, [r0, #1]
 8009054:	dd29      	ble.n	80090aa <__exponent+0x68>
 8009056:	f10d 0307 	add.w	r3, sp, #7
 800905a:	461d      	mov	r5, r3
 800905c:	270a      	movs	r7, #10
 800905e:	461a      	mov	r2, r3
 8009060:	fbb1 f6f7 	udiv	r6, r1, r7
 8009064:	fb07 1416 	mls	r4, r7, r6, r1
 8009068:	3430      	adds	r4, #48	@ 0x30
 800906a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800906e:	460c      	mov	r4, r1
 8009070:	2c63      	cmp	r4, #99	@ 0x63
 8009072:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009076:	4631      	mov	r1, r6
 8009078:	dcf1      	bgt.n	800905e <__exponent+0x1c>
 800907a:	3130      	adds	r1, #48	@ 0x30
 800907c:	1e94      	subs	r4, r2, #2
 800907e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009082:	1c41      	adds	r1, r0, #1
 8009084:	4623      	mov	r3, r4
 8009086:	42ab      	cmp	r3, r5
 8009088:	d30a      	bcc.n	80090a0 <__exponent+0x5e>
 800908a:	f10d 0309 	add.w	r3, sp, #9
 800908e:	1a9b      	subs	r3, r3, r2
 8009090:	42ac      	cmp	r4, r5
 8009092:	bf88      	it	hi
 8009094:	2300      	movhi	r3, #0
 8009096:	3302      	adds	r3, #2
 8009098:	4403      	add	r3, r0
 800909a:	1a18      	subs	r0, r3, r0
 800909c:	b003      	add	sp, #12
 800909e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80090a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80090a8:	e7ed      	b.n	8009086 <__exponent+0x44>
 80090aa:	2330      	movs	r3, #48	@ 0x30
 80090ac:	3130      	adds	r1, #48	@ 0x30
 80090ae:	7083      	strb	r3, [r0, #2]
 80090b0:	70c1      	strb	r1, [r0, #3]
 80090b2:	1d03      	adds	r3, r0, #4
 80090b4:	e7f1      	b.n	800909a <__exponent+0x58>
	...

080090b8 <_printf_float>:
 80090b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090bc:	b08d      	sub	sp, #52	@ 0x34
 80090be:	460c      	mov	r4, r1
 80090c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80090c4:	4616      	mov	r6, r2
 80090c6:	461f      	mov	r7, r3
 80090c8:	4605      	mov	r5, r0
 80090ca:	f000 fced 	bl	8009aa8 <_localeconv_r>
 80090ce:	6803      	ldr	r3, [r0, #0]
 80090d0:	9304      	str	r3, [sp, #16]
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7f7 f8dc 	bl	8000290 <strlen>
 80090d8:	2300      	movs	r3, #0
 80090da:	930a      	str	r3, [sp, #40]	@ 0x28
 80090dc:	f8d8 3000 	ldr.w	r3, [r8]
 80090e0:	9005      	str	r0, [sp, #20]
 80090e2:	3307      	adds	r3, #7
 80090e4:	f023 0307 	bic.w	r3, r3, #7
 80090e8:	f103 0208 	add.w	r2, r3, #8
 80090ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80090f0:	f8d4 b000 	ldr.w	fp, [r4]
 80090f4:	f8c8 2000 	str.w	r2, [r8]
 80090f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009100:	9307      	str	r3, [sp, #28]
 8009102:	f8cd 8018 	str.w	r8, [sp, #24]
 8009106:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800910a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800910e:	4b9c      	ldr	r3, [pc, #624]	@ (8009380 <_printf_float+0x2c8>)
 8009110:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009114:	f7f7 fd1a 	bl	8000b4c <__aeabi_dcmpun>
 8009118:	bb70      	cbnz	r0, 8009178 <_printf_float+0xc0>
 800911a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800911e:	4b98      	ldr	r3, [pc, #608]	@ (8009380 <_printf_float+0x2c8>)
 8009120:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009124:	f7f7 fcf4 	bl	8000b10 <__aeabi_dcmple>
 8009128:	bb30      	cbnz	r0, 8009178 <_printf_float+0xc0>
 800912a:	2200      	movs	r2, #0
 800912c:	2300      	movs	r3, #0
 800912e:	4640      	mov	r0, r8
 8009130:	4649      	mov	r1, r9
 8009132:	f7f7 fce3 	bl	8000afc <__aeabi_dcmplt>
 8009136:	b110      	cbz	r0, 800913e <_printf_float+0x86>
 8009138:	232d      	movs	r3, #45	@ 0x2d
 800913a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800913e:	4a91      	ldr	r2, [pc, #580]	@ (8009384 <_printf_float+0x2cc>)
 8009140:	4b91      	ldr	r3, [pc, #580]	@ (8009388 <_printf_float+0x2d0>)
 8009142:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009146:	bf8c      	ite	hi
 8009148:	4690      	movhi	r8, r2
 800914a:	4698      	movls	r8, r3
 800914c:	2303      	movs	r3, #3
 800914e:	6123      	str	r3, [r4, #16]
 8009150:	f02b 0304 	bic.w	r3, fp, #4
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	f04f 0900 	mov.w	r9, #0
 800915a:	9700      	str	r7, [sp, #0]
 800915c:	4633      	mov	r3, r6
 800915e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009160:	4621      	mov	r1, r4
 8009162:	4628      	mov	r0, r5
 8009164:	f000 f9d2 	bl	800950c <_printf_common>
 8009168:	3001      	adds	r0, #1
 800916a:	f040 808d 	bne.w	8009288 <_printf_float+0x1d0>
 800916e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009172:	b00d      	add	sp, #52	@ 0x34
 8009174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009178:	4642      	mov	r2, r8
 800917a:	464b      	mov	r3, r9
 800917c:	4640      	mov	r0, r8
 800917e:	4649      	mov	r1, r9
 8009180:	f7f7 fce4 	bl	8000b4c <__aeabi_dcmpun>
 8009184:	b140      	cbz	r0, 8009198 <_printf_float+0xe0>
 8009186:	464b      	mov	r3, r9
 8009188:	2b00      	cmp	r3, #0
 800918a:	bfbc      	itt	lt
 800918c:	232d      	movlt	r3, #45	@ 0x2d
 800918e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009192:	4a7e      	ldr	r2, [pc, #504]	@ (800938c <_printf_float+0x2d4>)
 8009194:	4b7e      	ldr	r3, [pc, #504]	@ (8009390 <_printf_float+0x2d8>)
 8009196:	e7d4      	b.n	8009142 <_printf_float+0x8a>
 8009198:	6863      	ldr	r3, [r4, #4]
 800919a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800919e:	9206      	str	r2, [sp, #24]
 80091a0:	1c5a      	adds	r2, r3, #1
 80091a2:	d13b      	bne.n	800921c <_printf_float+0x164>
 80091a4:	2306      	movs	r3, #6
 80091a6:	6063      	str	r3, [r4, #4]
 80091a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80091ac:	2300      	movs	r3, #0
 80091ae:	6022      	str	r2, [r4, #0]
 80091b0:	9303      	str	r3, [sp, #12]
 80091b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80091b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80091b8:	ab09      	add	r3, sp, #36	@ 0x24
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	6861      	ldr	r1, [r4, #4]
 80091be:	ec49 8b10 	vmov	d0, r8, r9
 80091c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80091c6:	4628      	mov	r0, r5
 80091c8:	f7ff fed6 	bl	8008f78 <__cvt>
 80091cc:	9b06      	ldr	r3, [sp, #24]
 80091ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80091d0:	2b47      	cmp	r3, #71	@ 0x47
 80091d2:	4680      	mov	r8, r0
 80091d4:	d129      	bne.n	800922a <_printf_float+0x172>
 80091d6:	1cc8      	adds	r0, r1, #3
 80091d8:	db02      	blt.n	80091e0 <_printf_float+0x128>
 80091da:	6863      	ldr	r3, [r4, #4]
 80091dc:	4299      	cmp	r1, r3
 80091de:	dd41      	ble.n	8009264 <_printf_float+0x1ac>
 80091e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80091e4:	fa5f fa8a 	uxtb.w	sl, sl
 80091e8:	3901      	subs	r1, #1
 80091ea:	4652      	mov	r2, sl
 80091ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80091f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80091f2:	f7ff ff26 	bl	8009042 <__exponent>
 80091f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091f8:	1813      	adds	r3, r2, r0
 80091fa:	2a01      	cmp	r2, #1
 80091fc:	4681      	mov	r9, r0
 80091fe:	6123      	str	r3, [r4, #16]
 8009200:	dc02      	bgt.n	8009208 <_printf_float+0x150>
 8009202:	6822      	ldr	r2, [r4, #0]
 8009204:	07d2      	lsls	r2, r2, #31
 8009206:	d501      	bpl.n	800920c <_printf_float+0x154>
 8009208:	3301      	adds	r3, #1
 800920a:	6123      	str	r3, [r4, #16]
 800920c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009210:	2b00      	cmp	r3, #0
 8009212:	d0a2      	beq.n	800915a <_printf_float+0xa2>
 8009214:	232d      	movs	r3, #45	@ 0x2d
 8009216:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800921a:	e79e      	b.n	800915a <_printf_float+0xa2>
 800921c:	9a06      	ldr	r2, [sp, #24]
 800921e:	2a47      	cmp	r2, #71	@ 0x47
 8009220:	d1c2      	bne.n	80091a8 <_printf_float+0xf0>
 8009222:	2b00      	cmp	r3, #0
 8009224:	d1c0      	bne.n	80091a8 <_printf_float+0xf0>
 8009226:	2301      	movs	r3, #1
 8009228:	e7bd      	b.n	80091a6 <_printf_float+0xee>
 800922a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800922e:	d9db      	bls.n	80091e8 <_printf_float+0x130>
 8009230:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009234:	d118      	bne.n	8009268 <_printf_float+0x1b0>
 8009236:	2900      	cmp	r1, #0
 8009238:	6863      	ldr	r3, [r4, #4]
 800923a:	dd0b      	ble.n	8009254 <_printf_float+0x19c>
 800923c:	6121      	str	r1, [r4, #16]
 800923e:	b913      	cbnz	r3, 8009246 <_printf_float+0x18e>
 8009240:	6822      	ldr	r2, [r4, #0]
 8009242:	07d0      	lsls	r0, r2, #31
 8009244:	d502      	bpl.n	800924c <_printf_float+0x194>
 8009246:	3301      	adds	r3, #1
 8009248:	440b      	add	r3, r1
 800924a:	6123      	str	r3, [r4, #16]
 800924c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800924e:	f04f 0900 	mov.w	r9, #0
 8009252:	e7db      	b.n	800920c <_printf_float+0x154>
 8009254:	b913      	cbnz	r3, 800925c <_printf_float+0x1a4>
 8009256:	6822      	ldr	r2, [r4, #0]
 8009258:	07d2      	lsls	r2, r2, #31
 800925a:	d501      	bpl.n	8009260 <_printf_float+0x1a8>
 800925c:	3302      	adds	r3, #2
 800925e:	e7f4      	b.n	800924a <_printf_float+0x192>
 8009260:	2301      	movs	r3, #1
 8009262:	e7f2      	b.n	800924a <_printf_float+0x192>
 8009264:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009268:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800926a:	4299      	cmp	r1, r3
 800926c:	db05      	blt.n	800927a <_printf_float+0x1c2>
 800926e:	6823      	ldr	r3, [r4, #0]
 8009270:	6121      	str	r1, [r4, #16]
 8009272:	07d8      	lsls	r0, r3, #31
 8009274:	d5ea      	bpl.n	800924c <_printf_float+0x194>
 8009276:	1c4b      	adds	r3, r1, #1
 8009278:	e7e7      	b.n	800924a <_printf_float+0x192>
 800927a:	2900      	cmp	r1, #0
 800927c:	bfd4      	ite	le
 800927e:	f1c1 0202 	rsble	r2, r1, #2
 8009282:	2201      	movgt	r2, #1
 8009284:	4413      	add	r3, r2
 8009286:	e7e0      	b.n	800924a <_printf_float+0x192>
 8009288:	6823      	ldr	r3, [r4, #0]
 800928a:	055a      	lsls	r2, r3, #21
 800928c:	d407      	bmi.n	800929e <_printf_float+0x1e6>
 800928e:	6923      	ldr	r3, [r4, #16]
 8009290:	4642      	mov	r2, r8
 8009292:	4631      	mov	r1, r6
 8009294:	4628      	mov	r0, r5
 8009296:	47b8      	blx	r7
 8009298:	3001      	adds	r0, #1
 800929a:	d12b      	bne.n	80092f4 <_printf_float+0x23c>
 800929c:	e767      	b.n	800916e <_printf_float+0xb6>
 800929e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80092a2:	f240 80dd 	bls.w	8009460 <_printf_float+0x3a8>
 80092a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80092aa:	2200      	movs	r2, #0
 80092ac:	2300      	movs	r3, #0
 80092ae:	f7f7 fc1b 	bl	8000ae8 <__aeabi_dcmpeq>
 80092b2:	2800      	cmp	r0, #0
 80092b4:	d033      	beq.n	800931e <_printf_float+0x266>
 80092b6:	4a37      	ldr	r2, [pc, #220]	@ (8009394 <_printf_float+0x2dc>)
 80092b8:	2301      	movs	r3, #1
 80092ba:	4631      	mov	r1, r6
 80092bc:	4628      	mov	r0, r5
 80092be:	47b8      	blx	r7
 80092c0:	3001      	adds	r0, #1
 80092c2:	f43f af54 	beq.w	800916e <_printf_float+0xb6>
 80092c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80092ca:	4543      	cmp	r3, r8
 80092cc:	db02      	blt.n	80092d4 <_printf_float+0x21c>
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	07d8      	lsls	r0, r3, #31
 80092d2:	d50f      	bpl.n	80092f4 <_printf_float+0x23c>
 80092d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092d8:	4631      	mov	r1, r6
 80092da:	4628      	mov	r0, r5
 80092dc:	47b8      	blx	r7
 80092de:	3001      	adds	r0, #1
 80092e0:	f43f af45 	beq.w	800916e <_printf_float+0xb6>
 80092e4:	f04f 0900 	mov.w	r9, #0
 80092e8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80092ec:	f104 0a1a 	add.w	sl, r4, #26
 80092f0:	45c8      	cmp	r8, r9
 80092f2:	dc09      	bgt.n	8009308 <_printf_float+0x250>
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	079b      	lsls	r3, r3, #30
 80092f8:	f100 8103 	bmi.w	8009502 <_printf_float+0x44a>
 80092fc:	68e0      	ldr	r0, [r4, #12]
 80092fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009300:	4298      	cmp	r0, r3
 8009302:	bfb8      	it	lt
 8009304:	4618      	movlt	r0, r3
 8009306:	e734      	b.n	8009172 <_printf_float+0xba>
 8009308:	2301      	movs	r3, #1
 800930a:	4652      	mov	r2, sl
 800930c:	4631      	mov	r1, r6
 800930e:	4628      	mov	r0, r5
 8009310:	47b8      	blx	r7
 8009312:	3001      	adds	r0, #1
 8009314:	f43f af2b 	beq.w	800916e <_printf_float+0xb6>
 8009318:	f109 0901 	add.w	r9, r9, #1
 800931c:	e7e8      	b.n	80092f0 <_printf_float+0x238>
 800931e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009320:	2b00      	cmp	r3, #0
 8009322:	dc39      	bgt.n	8009398 <_printf_float+0x2e0>
 8009324:	4a1b      	ldr	r2, [pc, #108]	@ (8009394 <_printf_float+0x2dc>)
 8009326:	2301      	movs	r3, #1
 8009328:	4631      	mov	r1, r6
 800932a:	4628      	mov	r0, r5
 800932c:	47b8      	blx	r7
 800932e:	3001      	adds	r0, #1
 8009330:	f43f af1d 	beq.w	800916e <_printf_float+0xb6>
 8009334:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009338:	ea59 0303 	orrs.w	r3, r9, r3
 800933c:	d102      	bne.n	8009344 <_printf_float+0x28c>
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	07d9      	lsls	r1, r3, #31
 8009342:	d5d7      	bpl.n	80092f4 <_printf_float+0x23c>
 8009344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009348:	4631      	mov	r1, r6
 800934a:	4628      	mov	r0, r5
 800934c:	47b8      	blx	r7
 800934e:	3001      	adds	r0, #1
 8009350:	f43f af0d 	beq.w	800916e <_printf_float+0xb6>
 8009354:	f04f 0a00 	mov.w	sl, #0
 8009358:	f104 0b1a 	add.w	fp, r4, #26
 800935c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800935e:	425b      	negs	r3, r3
 8009360:	4553      	cmp	r3, sl
 8009362:	dc01      	bgt.n	8009368 <_printf_float+0x2b0>
 8009364:	464b      	mov	r3, r9
 8009366:	e793      	b.n	8009290 <_printf_float+0x1d8>
 8009368:	2301      	movs	r3, #1
 800936a:	465a      	mov	r2, fp
 800936c:	4631      	mov	r1, r6
 800936e:	4628      	mov	r0, r5
 8009370:	47b8      	blx	r7
 8009372:	3001      	adds	r0, #1
 8009374:	f43f aefb 	beq.w	800916e <_printf_float+0xb6>
 8009378:	f10a 0a01 	add.w	sl, sl, #1
 800937c:	e7ee      	b.n	800935c <_printf_float+0x2a4>
 800937e:	bf00      	nop
 8009380:	7fefffff 	.word	0x7fefffff
 8009384:	0800c61e 	.word	0x0800c61e
 8009388:	0800c61a 	.word	0x0800c61a
 800938c:	0800c626 	.word	0x0800c626
 8009390:	0800c622 	.word	0x0800c622
 8009394:	0800c62a 	.word	0x0800c62a
 8009398:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800939a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800939e:	4553      	cmp	r3, sl
 80093a0:	bfa8      	it	ge
 80093a2:	4653      	movge	r3, sl
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	4699      	mov	r9, r3
 80093a8:	dc36      	bgt.n	8009418 <_printf_float+0x360>
 80093aa:	f04f 0b00 	mov.w	fp, #0
 80093ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093b2:	f104 021a 	add.w	r2, r4, #26
 80093b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80093b8:	9306      	str	r3, [sp, #24]
 80093ba:	eba3 0309 	sub.w	r3, r3, r9
 80093be:	455b      	cmp	r3, fp
 80093c0:	dc31      	bgt.n	8009426 <_printf_float+0x36e>
 80093c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c4:	459a      	cmp	sl, r3
 80093c6:	dc3a      	bgt.n	800943e <_printf_float+0x386>
 80093c8:	6823      	ldr	r3, [r4, #0]
 80093ca:	07da      	lsls	r2, r3, #31
 80093cc:	d437      	bmi.n	800943e <_printf_float+0x386>
 80093ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093d0:	ebaa 0903 	sub.w	r9, sl, r3
 80093d4:	9b06      	ldr	r3, [sp, #24]
 80093d6:	ebaa 0303 	sub.w	r3, sl, r3
 80093da:	4599      	cmp	r9, r3
 80093dc:	bfa8      	it	ge
 80093de:	4699      	movge	r9, r3
 80093e0:	f1b9 0f00 	cmp.w	r9, #0
 80093e4:	dc33      	bgt.n	800944e <_printf_float+0x396>
 80093e6:	f04f 0800 	mov.w	r8, #0
 80093ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093ee:	f104 0b1a 	add.w	fp, r4, #26
 80093f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093f4:	ebaa 0303 	sub.w	r3, sl, r3
 80093f8:	eba3 0309 	sub.w	r3, r3, r9
 80093fc:	4543      	cmp	r3, r8
 80093fe:	f77f af79 	ble.w	80092f4 <_printf_float+0x23c>
 8009402:	2301      	movs	r3, #1
 8009404:	465a      	mov	r2, fp
 8009406:	4631      	mov	r1, r6
 8009408:	4628      	mov	r0, r5
 800940a:	47b8      	blx	r7
 800940c:	3001      	adds	r0, #1
 800940e:	f43f aeae 	beq.w	800916e <_printf_float+0xb6>
 8009412:	f108 0801 	add.w	r8, r8, #1
 8009416:	e7ec      	b.n	80093f2 <_printf_float+0x33a>
 8009418:	4642      	mov	r2, r8
 800941a:	4631      	mov	r1, r6
 800941c:	4628      	mov	r0, r5
 800941e:	47b8      	blx	r7
 8009420:	3001      	adds	r0, #1
 8009422:	d1c2      	bne.n	80093aa <_printf_float+0x2f2>
 8009424:	e6a3      	b.n	800916e <_printf_float+0xb6>
 8009426:	2301      	movs	r3, #1
 8009428:	4631      	mov	r1, r6
 800942a:	4628      	mov	r0, r5
 800942c:	9206      	str	r2, [sp, #24]
 800942e:	47b8      	blx	r7
 8009430:	3001      	adds	r0, #1
 8009432:	f43f ae9c 	beq.w	800916e <_printf_float+0xb6>
 8009436:	9a06      	ldr	r2, [sp, #24]
 8009438:	f10b 0b01 	add.w	fp, fp, #1
 800943c:	e7bb      	b.n	80093b6 <_printf_float+0x2fe>
 800943e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009442:	4631      	mov	r1, r6
 8009444:	4628      	mov	r0, r5
 8009446:	47b8      	blx	r7
 8009448:	3001      	adds	r0, #1
 800944a:	d1c0      	bne.n	80093ce <_printf_float+0x316>
 800944c:	e68f      	b.n	800916e <_printf_float+0xb6>
 800944e:	9a06      	ldr	r2, [sp, #24]
 8009450:	464b      	mov	r3, r9
 8009452:	4442      	add	r2, r8
 8009454:	4631      	mov	r1, r6
 8009456:	4628      	mov	r0, r5
 8009458:	47b8      	blx	r7
 800945a:	3001      	adds	r0, #1
 800945c:	d1c3      	bne.n	80093e6 <_printf_float+0x32e>
 800945e:	e686      	b.n	800916e <_printf_float+0xb6>
 8009460:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009464:	f1ba 0f01 	cmp.w	sl, #1
 8009468:	dc01      	bgt.n	800946e <_printf_float+0x3b6>
 800946a:	07db      	lsls	r3, r3, #31
 800946c:	d536      	bpl.n	80094dc <_printf_float+0x424>
 800946e:	2301      	movs	r3, #1
 8009470:	4642      	mov	r2, r8
 8009472:	4631      	mov	r1, r6
 8009474:	4628      	mov	r0, r5
 8009476:	47b8      	blx	r7
 8009478:	3001      	adds	r0, #1
 800947a:	f43f ae78 	beq.w	800916e <_printf_float+0xb6>
 800947e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009482:	4631      	mov	r1, r6
 8009484:	4628      	mov	r0, r5
 8009486:	47b8      	blx	r7
 8009488:	3001      	adds	r0, #1
 800948a:	f43f ae70 	beq.w	800916e <_printf_float+0xb6>
 800948e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009492:	2200      	movs	r2, #0
 8009494:	2300      	movs	r3, #0
 8009496:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800949a:	f7f7 fb25 	bl	8000ae8 <__aeabi_dcmpeq>
 800949e:	b9c0      	cbnz	r0, 80094d2 <_printf_float+0x41a>
 80094a0:	4653      	mov	r3, sl
 80094a2:	f108 0201 	add.w	r2, r8, #1
 80094a6:	4631      	mov	r1, r6
 80094a8:	4628      	mov	r0, r5
 80094aa:	47b8      	blx	r7
 80094ac:	3001      	adds	r0, #1
 80094ae:	d10c      	bne.n	80094ca <_printf_float+0x412>
 80094b0:	e65d      	b.n	800916e <_printf_float+0xb6>
 80094b2:	2301      	movs	r3, #1
 80094b4:	465a      	mov	r2, fp
 80094b6:	4631      	mov	r1, r6
 80094b8:	4628      	mov	r0, r5
 80094ba:	47b8      	blx	r7
 80094bc:	3001      	adds	r0, #1
 80094be:	f43f ae56 	beq.w	800916e <_printf_float+0xb6>
 80094c2:	f108 0801 	add.w	r8, r8, #1
 80094c6:	45d0      	cmp	r8, sl
 80094c8:	dbf3      	blt.n	80094b2 <_printf_float+0x3fa>
 80094ca:	464b      	mov	r3, r9
 80094cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80094d0:	e6df      	b.n	8009292 <_printf_float+0x1da>
 80094d2:	f04f 0800 	mov.w	r8, #0
 80094d6:	f104 0b1a 	add.w	fp, r4, #26
 80094da:	e7f4      	b.n	80094c6 <_printf_float+0x40e>
 80094dc:	2301      	movs	r3, #1
 80094de:	4642      	mov	r2, r8
 80094e0:	e7e1      	b.n	80094a6 <_printf_float+0x3ee>
 80094e2:	2301      	movs	r3, #1
 80094e4:	464a      	mov	r2, r9
 80094e6:	4631      	mov	r1, r6
 80094e8:	4628      	mov	r0, r5
 80094ea:	47b8      	blx	r7
 80094ec:	3001      	adds	r0, #1
 80094ee:	f43f ae3e 	beq.w	800916e <_printf_float+0xb6>
 80094f2:	f108 0801 	add.w	r8, r8, #1
 80094f6:	68e3      	ldr	r3, [r4, #12]
 80094f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094fa:	1a5b      	subs	r3, r3, r1
 80094fc:	4543      	cmp	r3, r8
 80094fe:	dcf0      	bgt.n	80094e2 <_printf_float+0x42a>
 8009500:	e6fc      	b.n	80092fc <_printf_float+0x244>
 8009502:	f04f 0800 	mov.w	r8, #0
 8009506:	f104 0919 	add.w	r9, r4, #25
 800950a:	e7f4      	b.n	80094f6 <_printf_float+0x43e>

0800950c <_printf_common>:
 800950c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009510:	4616      	mov	r6, r2
 8009512:	4698      	mov	r8, r3
 8009514:	688a      	ldr	r2, [r1, #8]
 8009516:	690b      	ldr	r3, [r1, #16]
 8009518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800951c:	4293      	cmp	r3, r2
 800951e:	bfb8      	it	lt
 8009520:	4613      	movlt	r3, r2
 8009522:	6033      	str	r3, [r6, #0]
 8009524:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009528:	4607      	mov	r7, r0
 800952a:	460c      	mov	r4, r1
 800952c:	b10a      	cbz	r2, 8009532 <_printf_common+0x26>
 800952e:	3301      	adds	r3, #1
 8009530:	6033      	str	r3, [r6, #0]
 8009532:	6823      	ldr	r3, [r4, #0]
 8009534:	0699      	lsls	r1, r3, #26
 8009536:	bf42      	ittt	mi
 8009538:	6833      	ldrmi	r3, [r6, #0]
 800953a:	3302      	addmi	r3, #2
 800953c:	6033      	strmi	r3, [r6, #0]
 800953e:	6825      	ldr	r5, [r4, #0]
 8009540:	f015 0506 	ands.w	r5, r5, #6
 8009544:	d106      	bne.n	8009554 <_printf_common+0x48>
 8009546:	f104 0a19 	add.w	sl, r4, #25
 800954a:	68e3      	ldr	r3, [r4, #12]
 800954c:	6832      	ldr	r2, [r6, #0]
 800954e:	1a9b      	subs	r3, r3, r2
 8009550:	42ab      	cmp	r3, r5
 8009552:	dc26      	bgt.n	80095a2 <_printf_common+0x96>
 8009554:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009558:	6822      	ldr	r2, [r4, #0]
 800955a:	3b00      	subs	r3, #0
 800955c:	bf18      	it	ne
 800955e:	2301      	movne	r3, #1
 8009560:	0692      	lsls	r2, r2, #26
 8009562:	d42b      	bmi.n	80095bc <_printf_common+0xb0>
 8009564:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009568:	4641      	mov	r1, r8
 800956a:	4638      	mov	r0, r7
 800956c:	47c8      	blx	r9
 800956e:	3001      	adds	r0, #1
 8009570:	d01e      	beq.n	80095b0 <_printf_common+0xa4>
 8009572:	6823      	ldr	r3, [r4, #0]
 8009574:	6922      	ldr	r2, [r4, #16]
 8009576:	f003 0306 	and.w	r3, r3, #6
 800957a:	2b04      	cmp	r3, #4
 800957c:	bf02      	ittt	eq
 800957e:	68e5      	ldreq	r5, [r4, #12]
 8009580:	6833      	ldreq	r3, [r6, #0]
 8009582:	1aed      	subeq	r5, r5, r3
 8009584:	68a3      	ldr	r3, [r4, #8]
 8009586:	bf0c      	ite	eq
 8009588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800958c:	2500      	movne	r5, #0
 800958e:	4293      	cmp	r3, r2
 8009590:	bfc4      	itt	gt
 8009592:	1a9b      	subgt	r3, r3, r2
 8009594:	18ed      	addgt	r5, r5, r3
 8009596:	2600      	movs	r6, #0
 8009598:	341a      	adds	r4, #26
 800959a:	42b5      	cmp	r5, r6
 800959c:	d11a      	bne.n	80095d4 <_printf_common+0xc8>
 800959e:	2000      	movs	r0, #0
 80095a0:	e008      	b.n	80095b4 <_printf_common+0xa8>
 80095a2:	2301      	movs	r3, #1
 80095a4:	4652      	mov	r2, sl
 80095a6:	4641      	mov	r1, r8
 80095a8:	4638      	mov	r0, r7
 80095aa:	47c8      	blx	r9
 80095ac:	3001      	adds	r0, #1
 80095ae:	d103      	bne.n	80095b8 <_printf_common+0xac>
 80095b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b8:	3501      	adds	r5, #1
 80095ba:	e7c6      	b.n	800954a <_printf_common+0x3e>
 80095bc:	18e1      	adds	r1, r4, r3
 80095be:	1c5a      	adds	r2, r3, #1
 80095c0:	2030      	movs	r0, #48	@ 0x30
 80095c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095c6:	4422      	add	r2, r4
 80095c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80095d0:	3302      	adds	r3, #2
 80095d2:	e7c7      	b.n	8009564 <_printf_common+0x58>
 80095d4:	2301      	movs	r3, #1
 80095d6:	4622      	mov	r2, r4
 80095d8:	4641      	mov	r1, r8
 80095da:	4638      	mov	r0, r7
 80095dc:	47c8      	blx	r9
 80095de:	3001      	adds	r0, #1
 80095e0:	d0e6      	beq.n	80095b0 <_printf_common+0xa4>
 80095e2:	3601      	adds	r6, #1
 80095e4:	e7d9      	b.n	800959a <_printf_common+0x8e>
	...

080095e8 <_printf_i>:
 80095e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095ec:	7e0f      	ldrb	r7, [r1, #24]
 80095ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095f0:	2f78      	cmp	r7, #120	@ 0x78
 80095f2:	4691      	mov	r9, r2
 80095f4:	4680      	mov	r8, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	469a      	mov	sl, r3
 80095fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095fe:	d807      	bhi.n	8009610 <_printf_i+0x28>
 8009600:	2f62      	cmp	r7, #98	@ 0x62
 8009602:	d80a      	bhi.n	800961a <_printf_i+0x32>
 8009604:	2f00      	cmp	r7, #0
 8009606:	f000 80d1 	beq.w	80097ac <_printf_i+0x1c4>
 800960a:	2f58      	cmp	r7, #88	@ 0x58
 800960c:	f000 80b8 	beq.w	8009780 <_printf_i+0x198>
 8009610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009614:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009618:	e03a      	b.n	8009690 <_printf_i+0xa8>
 800961a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800961e:	2b15      	cmp	r3, #21
 8009620:	d8f6      	bhi.n	8009610 <_printf_i+0x28>
 8009622:	a101      	add	r1, pc, #4	@ (adr r1, 8009628 <_printf_i+0x40>)
 8009624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009628:	08009681 	.word	0x08009681
 800962c:	08009695 	.word	0x08009695
 8009630:	08009611 	.word	0x08009611
 8009634:	08009611 	.word	0x08009611
 8009638:	08009611 	.word	0x08009611
 800963c:	08009611 	.word	0x08009611
 8009640:	08009695 	.word	0x08009695
 8009644:	08009611 	.word	0x08009611
 8009648:	08009611 	.word	0x08009611
 800964c:	08009611 	.word	0x08009611
 8009650:	08009611 	.word	0x08009611
 8009654:	08009793 	.word	0x08009793
 8009658:	080096bf 	.word	0x080096bf
 800965c:	0800974d 	.word	0x0800974d
 8009660:	08009611 	.word	0x08009611
 8009664:	08009611 	.word	0x08009611
 8009668:	080097b5 	.word	0x080097b5
 800966c:	08009611 	.word	0x08009611
 8009670:	080096bf 	.word	0x080096bf
 8009674:	08009611 	.word	0x08009611
 8009678:	08009611 	.word	0x08009611
 800967c:	08009755 	.word	0x08009755
 8009680:	6833      	ldr	r3, [r6, #0]
 8009682:	1d1a      	adds	r2, r3, #4
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	6032      	str	r2, [r6, #0]
 8009688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800968c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009690:	2301      	movs	r3, #1
 8009692:	e09c      	b.n	80097ce <_printf_i+0x1e6>
 8009694:	6833      	ldr	r3, [r6, #0]
 8009696:	6820      	ldr	r0, [r4, #0]
 8009698:	1d19      	adds	r1, r3, #4
 800969a:	6031      	str	r1, [r6, #0]
 800969c:	0606      	lsls	r6, r0, #24
 800969e:	d501      	bpl.n	80096a4 <_printf_i+0xbc>
 80096a0:	681d      	ldr	r5, [r3, #0]
 80096a2:	e003      	b.n	80096ac <_printf_i+0xc4>
 80096a4:	0645      	lsls	r5, r0, #25
 80096a6:	d5fb      	bpl.n	80096a0 <_printf_i+0xb8>
 80096a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096ac:	2d00      	cmp	r5, #0
 80096ae:	da03      	bge.n	80096b8 <_printf_i+0xd0>
 80096b0:	232d      	movs	r3, #45	@ 0x2d
 80096b2:	426d      	negs	r5, r5
 80096b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096b8:	4858      	ldr	r0, [pc, #352]	@ (800981c <_printf_i+0x234>)
 80096ba:	230a      	movs	r3, #10
 80096bc:	e011      	b.n	80096e2 <_printf_i+0xfa>
 80096be:	6821      	ldr	r1, [r4, #0]
 80096c0:	6833      	ldr	r3, [r6, #0]
 80096c2:	0608      	lsls	r0, r1, #24
 80096c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80096c8:	d402      	bmi.n	80096d0 <_printf_i+0xe8>
 80096ca:	0649      	lsls	r1, r1, #25
 80096cc:	bf48      	it	mi
 80096ce:	b2ad      	uxthmi	r5, r5
 80096d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80096d2:	4852      	ldr	r0, [pc, #328]	@ (800981c <_printf_i+0x234>)
 80096d4:	6033      	str	r3, [r6, #0]
 80096d6:	bf14      	ite	ne
 80096d8:	230a      	movne	r3, #10
 80096da:	2308      	moveq	r3, #8
 80096dc:	2100      	movs	r1, #0
 80096de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80096e2:	6866      	ldr	r6, [r4, #4]
 80096e4:	60a6      	str	r6, [r4, #8]
 80096e6:	2e00      	cmp	r6, #0
 80096e8:	db05      	blt.n	80096f6 <_printf_i+0x10e>
 80096ea:	6821      	ldr	r1, [r4, #0]
 80096ec:	432e      	orrs	r6, r5
 80096ee:	f021 0104 	bic.w	r1, r1, #4
 80096f2:	6021      	str	r1, [r4, #0]
 80096f4:	d04b      	beq.n	800978e <_printf_i+0x1a6>
 80096f6:	4616      	mov	r6, r2
 80096f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80096fc:	fb03 5711 	mls	r7, r3, r1, r5
 8009700:	5dc7      	ldrb	r7, [r0, r7]
 8009702:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009706:	462f      	mov	r7, r5
 8009708:	42bb      	cmp	r3, r7
 800970a:	460d      	mov	r5, r1
 800970c:	d9f4      	bls.n	80096f8 <_printf_i+0x110>
 800970e:	2b08      	cmp	r3, #8
 8009710:	d10b      	bne.n	800972a <_printf_i+0x142>
 8009712:	6823      	ldr	r3, [r4, #0]
 8009714:	07df      	lsls	r7, r3, #31
 8009716:	d508      	bpl.n	800972a <_printf_i+0x142>
 8009718:	6923      	ldr	r3, [r4, #16]
 800971a:	6861      	ldr	r1, [r4, #4]
 800971c:	4299      	cmp	r1, r3
 800971e:	bfde      	ittt	le
 8009720:	2330      	movle	r3, #48	@ 0x30
 8009722:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009726:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800972a:	1b92      	subs	r2, r2, r6
 800972c:	6122      	str	r2, [r4, #16]
 800972e:	f8cd a000 	str.w	sl, [sp]
 8009732:	464b      	mov	r3, r9
 8009734:	aa03      	add	r2, sp, #12
 8009736:	4621      	mov	r1, r4
 8009738:	4640      	mov	r0, r8
 800973a:	f7ff fee7 	bl	800950c <_printf_common>
 800973e:	3001      	adds	r0, #1
 8009740:	d14a      	bne.n	80097d8 <_printf_i+0x1f0>
 8009742:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009746:	b004      	add	sp, #16
 8009748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	f043 0320 	orr.w	r3, r3, #32
 8009752:	6023      	str	r3, [r4, #0]
 8009754:	4832      	ldr	r0, [pc, #200]	@ (8009820 <_printf_i+0x238>)
 8009756:	2778      	movs	r7, #120	@ 0x78
 8009758:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800975c:	6823      	ldr	r3, [r4, #0]
 800975e:	6831      	ldr	r1, [r6, #0]
 8009760:	061f      	lsls	r7, r3, #24
 8009762:	f851 5b04 	ldr.w	r5, [r1], #4
 8009766:	d402      	bmi.n	800976e <_printf_i+0x186>
 8009768:	065f      	lsls	r7, r3, #25
 800976a:	bf48      	it	mi
 800976c:	b2ad      	uxthmi	r5, r5
 800976e:	6031      	str	r1, [r6, #0]
 8009770:	07d9      	lsls	r1, r3, #31
 8009772:	bf44      	itt	mi
 8009774:	f043 0320 	orrmi.w	r3, r3, #32
 8009778:	6023      	strmi	r3, [r4, #0]
 800977a:	b11d      	cbz	r5, 8009784 <_printf_i+0x19c>
 800977c:	2310      	movs	r3, #16
 800977e:	e7ad      	b.n	80096dc <_printf_i+0xf4>
 8009780:	4826      	ldr	r0, [pc, #152]	@ (800981c <_printf_i+0x234>)
 8009782:	e7e9      	b.n	8009758 <_printf_i+0x170>
 8009784:	6823      	ldr	r3, [r4, #0]
 8009786:	f023 0320 	bic.w	r3, r3, #32
 800978a:	6023      	str	r3, [r4, #0]
 800978c:	e7f6      	b.n	800977c <_printf_i+0x194>
 800978e:	4616      	mov	r6, r2
 8009790:	e7bd      	b.n	800970e <_printf_i+0x126>
 8009792:	6833      	ldr	r3, [r6, #0]
 8009794:	6825      	ldr	r5, [r4, #0]
 8009796:	6961      	ldr	r1, [r4, #20]
 8009798:	1d18      	adds	r0, r3, #4
 800979a:	6030      	str	r0, [r6, #0]
 800979c:	062e      	lsls	r6, r5, #24
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	d501      	bpl.n	80097a6 <_printf_i+0x1be>
 80097a2:	6019      	str	r1, [r3, #0]
 80097a4:	e002      	b.n	80097ac <_printf_i+0x1c4>
 80097a6:	0668      	lsls	r0, r5, #25
 80097a8:	d5fb      	bpl.n	80097a2 <_printf_i+0x1ba>
 80097aa:	8019      	strh	r1, [r3, #0]
 80097ac:	2300      	movs	r3, #0
 80097ae:	6123      	str	r3, [r4, #16]
 80097b0:	4616      	mov	r6, r2
 80097b2:	e7bc      	b.n	800972e <_printf_i+0x146>
 80097b4:	6833      	ldr	r3, [r6, #0]
 80097b6:	1d1a      	adds	r2, r3, #4
 80097b8:	6032      	str	r2, [r6, #0]
 80097ba:	681e      	ldr	r6, [r3, #0]
 80097bc:	6862      	ldr	r2, [r4, #4]
 80097be:	2100      	movs	r1, #0
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7f6 fd15 	bl	80001f0 <memchr>
 80097c6:	b108      	cbz	r0, 80097cc <_printf_i+0x1e4>
 80097c8:	1b80      	subs	r0, r0, r6
 80097ca:	6060      	str	r0, [r4, #4]
 80097cc:	6863      	ldr	r3, [r4, #4]
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	2300      	movs	r3, #0
 80097d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097d6:	e7aa      	b.n	800972e <_printf_i+0x146>
 80097d8:	6923      	ldr	r3, [r4, #16]
 80097da:	4632      	mov	r2, r6
 80097dc:	4649      	mov	r1, r9
 80097de:	4640      	mov	r0, r8
 80097e0:	47d0      	blx	sl
 80097e2:	3001      	adds	r0, #1
 80097e4:	d0ad      	beq.n	8009742 <_printf_i+0x15a>
 80097e6:	6823      	ldr	r3, [r4, #0]
 80097e8:	079b      	lsls	r3, r3, #30
 80097ea:	d413      	bmi.n	8009814 <_printf_i+0x22c>
 80097ec:	68e0      	ldr	r0, [r4, #12]
 80097ee:	9b03      	ldr	r3, [sp, #12]
 80097f0:	4298      	cmp	r0, r3
 80097f2:	bfb8      	it	lt
 80097f4:	4618      	movlt	r0, r3
 80097f6:	e7a6      	b.n	8009746 <_printf_i+0x15e>
 80097f8:	2301      	movs	r3, #1
 80097fa:	4632      	mov	r2, r6
 80097fc:	4649      	mov	r1, r9
 80097fe:	4640      	mov	r0, r8
 8009800:	47d0      	blx	sl
 8009802:	3001      	adds	r0, #1
 8009804:	d09d      	beq.n	8009742 <_printf_i+0x15a>
 8009806:	3501      	adds	r5, #1
 8009808:	68e3      	ldr	r3, [r4, #12]
 800980a:	9903      	ldr	r1, [sp, #12]
 800980c:	1a5b      	subs	r3, r3, r1
 800980e:	42ab      	cmp	r3, r5
 8009810:	dcf2      	bgt.n	80097f8 <_printf_i+0x210>
 8009812:	e7eb      	b.n	80097ec <_printf_i+0x204>
 8009814:	2500      	movs	r5, #0
 8009816:	f104 0619 	add.w	r6, r4, #25
 800981a:	e7f5      	b.n	8009808 <_printf_i+0x220>
 800981c:	0800c62c 	.word	0x0800c62c
 8009820:	0800c63d 	.word	0x0800c63d

08009824 <std>:
 8009824:	2300      	movs	r3, #0
 8009826:	b510      	push	{r4, lr}
 8009828:	4604      	mov	r4, r0
 800982a:	e9c0 3300 	strd	r3, r3, [r0]
 800982e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009832:	6083      	str	r3, [r0, #8]
 8009834:	8181      	strh	r1, [r0, #12]
 8009836:	6643      	str	r3, [r0, #100]	@ 0x64
 8009838:	81c2      	strh	r2, [r0, #14]
 800983a:	6183      	str	r3, [r0, #24]
 800983c:	4619      	mov	r1, r3
 800983e:	2208      	movs	r2, #8
 8009840:	305c      	adds	r0, #92	@ 0x5c
 8009842:	f000 f916 	bl	8009a72 <memset>
 8009846:	4b0d      	ldr	r3, [pc, #52]	@ (800987c <std+0x58>)
 8009848:	6263      	str	r3, [r4, #36]	@ 0x24
 800984a:	4b0d      	ldr	r3, [pc, #52]	@ (8009880 <std+0x5c>)
 800984c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800984e:	4b0d      	ldr	r3, [pc, #52]	@ (8009884 <std+0x60>)
 8009850:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009852:	4b0d      	ldr	r3, [pc, #52]	@ (8009888 <std+0x64>)
 8009854:	6323      	str	r3, [r4, #48]	@ 0x30
 8009856:	4b0d      	ldr	r3, [pc, #52]	@ (800988c <std+0x68>)
 8009858:	6224      	str	r4, [r4, #32]
 800985a:	429c      	cmp	r4, r3
 800985c:	d006      	beq.n	800986c <std+0x48>
 800985e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009862:	4294      	cmp	r4, r2
 8009864:	d002      	beq.n	800986c <std+0x48>
 8009866:	33d0      	adds	r3, #208	@ 0xd0
 8009868:	429c      	cmp	r4, r3
 800986a:	d105      	bne.n	8009878 <std+0x54>
 800986c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009874:	f000 b98c 	b.w	8009b90 <__retarget_lock_init_recursive>
 8009878:	bd10      	pop	{r4, pc}
 800987a:	bf00      	nop
 800987c:	080099ed 	.word	0x080099ed
 8009880:	08009a0f 	.word	0x08009a0f
 8009884:	08009a47 	.word	0x08009a47
 8009888:	08009a6b 	.word	0x08009a6b
 800988c:	20000958 	.word	0x20000958

08009890 <stdio_exit_handler>:
 8009890:	4a02      	ldr	r2, [pc, #8]	@ (800989c <stdio_exit_handler+0xc>)
 8009892:	4903      	ldr	r1, [pc, #12]	@ (80098a0 <stdio_exit_handler+0x10>)
 8009894:	4803      	ldr	r0, [pc, #12]	@ (80098a4 <stdio_exit_handler+0x14>)
 8009896:	f000 b869 	b.w	800996c <_fwalk_sglue>
 800989a:	bf00      	nop
 800989c:	2000001c 	.word	0x2000001c
 80098a0:	0800be35 	.word	0x0800be35
 80098a4:	20000198 	.word	0x20000198

080098a8 <cleanup_stdio>:
 80098a8:	6841      	ldr	r1, [r0, #4]
 80098aa:	4b0c      	ldr	r3, [pc, #48]	@ (80098dc <cleanup_stdio+0x34>)
 80098ac:	4299      	cmp	r1, r3
 80098ae:	b510      	push	{r4, lr}
 80098b0:	4604      	mov	r4, r0
 80098b2:	d001      	beq.n	80098b8 <cleanup_stdio+0x10>
 80098b4:	f002 fabe 	bl	800be34 <_fflush_r>
 80098b8:	68a1      	ldr	r1, [r4, #8]
 80098ba:	4b09      	ldr	r3, [pc, #36]	@ (80098e0 <cleanup_stdio+0x38>)
 80098bc:	4299      	cmp	r1, r3
 80098be:	d002      	beq.n	80098c6 <cleanup_stdio+0x1e>
 80098c0:	4620      	mov	r0, r4
 80098c2:	f002 fab7 	bl	800be34 <_fflush_r>
 80098c6:	68e1      	ldr	r1, [r4, #12]
 80098c8:	4b06      	ldr	r3, [pc, #24]	@ (80098e4 <cleanup_stdio+0x3c>)
 80098ca:	4299      	cmp	r1, r3
 80098cc:	d004      	beq.n	80098d8 <cleanup_stdio+0x30>
 80098ce:	4620      	mov	r0, r4
 80098d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098d4:	f002 baae 	b.w	800be34 <_fflush_r>
 80098d8:	bd10      	pop	{r4, pc}
 80098da:	bf00      	nop
 80098dc:	20000958 	.word	0x20000958
 80098e0:	200009c0 	.word	0x200009c0
 80098e4:	20000a28 	.word	0x20000a28

080098e8 <global_stdio_init.part.0>:
 80098e8:	b510      	push	{r4, lr}
 80098ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009918 <global_stdio_init.part.0+0x30>)
 80098ec:	4c0b      	ldr	r4, [pc, #44]	@ (800991c <global_stdio_init.part.0+0x34>)
 80098ee:	4a0c      	ldr	r2, [pc, #48]	@ (8009920 <global_stdio_init.part.0+0x38>)
 80098f0:	601a      	str	r2, [r3, #0]
 80098f2:	4620      	mov	r0, r4
 80098f4:	2200      	movs	r2, #0
 80098f6:	2104      	movs	r1, #4
 80098f8:	f7ff ff94 	bl	8009824 <std>
 80098fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009900:	2201      	movs	r2, #1
 8009902:	2109      	movs	r1, #9
 8009904:	f7ff ff8e 	bl	8009824 <std>
 8009908:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800990c:	2202      	movs	r2, #2
 800990e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009912:	2112      	movs	r1, #18
 8009914:	f7ff bf86 	b.w	8009824 <std>
 8009918:	20000a90 	.word	0x20000a90
 800991c:	20000958 	.word	0x20000958
 8009920:	08009891 	.word	0x08009891

08009924 <__sfp_lock_acquire>:
 8009924:	4801      	ldr	r0, [pc, #4]	@ (800992c <__sfp_lock_acquire+0x8>)
 8009926:	f000 b934 	b.w	8009b92 <__retarget_lock_acquire_recursive>
 800992a:	bf00      	nop
 800992c:	20000a99 	.word	0x20000a99

08009930 <__sfp_lock_release>:
 8009930:	4801      	ldr	r0, [pc, #4]	@ (8009938 <__sfp_lock_release+0x8>)
 8009932:	f000 b92f 	b.w	8009b94 <__retarget_lock_release_recursive>
 8009936:	bf00      	nop
 8009938:	20000a99 	.word	0x20000a99

0800993c <__sinit>:
 800993c:	b510      	push	{r4, lr}
 800993e:	4604      	mov	r4, r0
 8009940:	f7ff fff0 	bl	8009924 <__sfp_lock_acquire>
 8009944:	6a23      	ldr	r3, [r4, #32]
 8009946:	b11b      	cbz	r3, 8009950 <__sinit+0x14>
 8009948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800994c:	f7ff bff0 	b.w	8009930 <__sfp_lock_release>
 8009950:	4b04      	ldr	r3, [pc, #16]	@ (8009964 <__sinit+0x28>)
 8009952:	6223      	str	r3, [r4, #32]
 8009954:	4b04      	ldr	r3, [pc, #16]	@ (8009968 <__sinit+0x2c>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1f5      	bne.n	8009948 <__sinit+0xc>
 800995c:	f7ff ffc4 	bl	80098e8 <global_stdio_init.part.0>
 8009960:	e7f2      	b.n	8009948 <__sinit+0xc>
 8009962:	bf00      	nop
 8009964:	080098a9 	.word	0x080098a9
 8009968:	20000a90 	.word	0x20000a90

0800996c <_fwalk_sglue>:
 800996c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009970:	4607      	mov	r7, r0
 8009972:	4688      	mov	r8, r1
 8009974:	4614      	mov	r4, r2
 8009976:	2600      	movs	r6, #0
 8009978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800997c:	f1b9 0901 	subs.w	r9, r9, #1
 8009980:	d505      	bpl.n	800998e <_fwalk_sglue+0x22>
 8009982:	6824      	ldr	r4, [r4, #0]
 8009984:	2c00      	cmp	r4, #0
 8009986:	d1f7      	bne.n	8009978 <_fwalk_sglue+0xc>
 8009988:	4630      	mov	r0, r6
 800998a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800998e:	89ab      	ldrh	r3, [r5, #12]
 8009990:	2b01      	cmp	r3, #1
 8009992:	d907      	bls.n	80099a4 <_fwalk_sglue+0x38>
 8009994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009998:	3301      	adds	r3, #1
 800999a:	d003      	beq.n	80099a4 <_fwalk_sglue+0x38>
 800999c:	4629      	mov	r1, r5
 800999e:	4638      	mov	r0, r7
 80099a0:	47c0      	blx	r8
 80099a2:	4306      	orrs	r6, r0
 80099a4:	3568      	adds	r5, #104	@ 0x68
 80099a6:	e7e9      	b.n	800997c <_fwalk_sglue+0x10>

080099a8 <siprintf>:
 80099a8:	b40e      	push	{r1, r2, r3}
 80099aa:	b510      	push	{r4, lr}
 80099ac:	b09d      	sub	sp, #116	@ 0x74
 80099ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80099b0:	9002      	str	r0, [sp, #8]
 80099b2:	9006      	str	r0, [sp, #24]
 80099b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80099b8:	480a      	ldr	r0, [pc, #40]	@ (80099e4 <siprintf+0x3c>)
 80099ba:	9107      	str	r1, [sp, #28]
 80099bc:	9104      	str	r1, [sp, #16]
 80099be:	490a      	ldr	r1, [pc, #40]	@ (80099e8 <siprintf+0x40>)
 80099c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099c4:	9105      	str	r1, [sp, #20]
 80099c6:	2400      	movs	r4, #0
 80099c8:	a902      	add	r1, sp, #8
 80099ca:	6800      	ldr	r0, [r0, #0]
 80099cc:	9301      	str	r3, [sp, #4]
 80099ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80099d0:	f002 f8b0 	bl	800bb34 <_svfiprintf_r>
 80099d4:	9b02      	ldr	r3, [sp, #8]
 80099d6:	701c      	strb	r4, [r3, #0]
 80099d8:	b01d      	add	sp, #116	@ 0x74
 80099da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099de:	b003      	add	sp, #12
 80099e0:	4770      	bx	lr
 80099e2:	bf00      	nop
 80099e4:	20000194 	.word	0x20000194
 80099e8:	ffff0208 	.word	0xffff0208

080099ec <__sread>:
 80099ec:	b510      	push	{r4, lr}
 80099ee:	460c      	mov	r4, r1
 80099f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099f4:	f000 f87e 	bl	8009af4 <_read_r>
 80099f8:	2800      	cmp	r0, #0
 80099fa:	bfab      	itete	ge
 80099fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80099fe:	89a3      	ldrhlt	r3, [r4, #12]
 8009a00:	181b      	addge	r3, r3, r0
 8009a02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009a06:	bfac      	ite	ge
 8009a08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009a0a:	81a3      	strhlt	r3, [r4, #12]
 8009a0c:	bd10      	pop	{r4, pc}

08009a0e <__swrite>:
 8009a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a12:	461f      	mov	r7, r3
 8009a14:	898b      	ldrh	r3, [r1, #12]
 8009a16:	05db      	lsls	r3, r3, #23
 8009a18:	4605      	mov	r5, r0
 8009a1a:	460c      	mov	r4, r1
 8009a1c:	4616      	mov	r6, r2
 8009a1e:	d505      	bpl.n	8009a2c <__swrite+0x1e>
 8009a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a24:	2302      	movs	r3, #2
 8009a26:	2200      	movs	r2, #0
 8009a28:	f000 f852 	bl	8009ad0 <_lseek_r>
 8009a2c:	89a3      	ldrh	r3, [r4, #12]
 8009a2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a36:	81a3      	strh	r3, [r4, #12]
 8009a38:	4632      	mov	r2, r6
 8009a3a:	463b      	mov	r3, r7
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a42:	f000 b869 	b.w	8009b18 <_write_r>

08009a46 <__sseek>:
 8009a46:	b510      	push	{r4, lr}
 8009a48:	460c      	mov	r4, r1
 8009a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a4e:	f000 f83f 	bl	8009ad0 <_lseek_r>
 8009a52:	1c43      	adds	r3, r0, #1
 8009a54:	89a3      	ldrh	r3, [r4, #12]
 8009a56:	bf15      	itete	ne
 8009a58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009a5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009a5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009a62:	81a3      	strheq	r3, [r4, #12]
 8009a64:	bf18      	it	ne
 8009a66:	81a3      	strhne	r3, [r4, #12]
 8009a68:	bd10      	pop	{r4, pc}

08009a6a <__sclose>:
 8009a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a6e:	f000 b81f 	b.w	8009ab0 <_close_r>

08009a72 <memset>:
 8009a72:	4402      	add	r2, r0
 8009a74:	4603      	mov	r3, r0
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d100      	bne.n	8009a7c <memset+0xa>
 8009a7a:	4770      	bx	lr
 8009a7c:	f803 1b01 	strb.w	r1, [r3], #1
 8009a80:	e7f9      	b.n	8009a76 <memset+0x4>

08009a82 <strncmp>:
 8009a82:	b510      	push	{r4, lr}
 8009a84:	b16a      	cbz	r2, 8009aa2 <strncmp+0x20>
 8009a86:	3901      	subs	r1, #1
 8009a88:	1884      	adds	r4, r0, r2
 8009a8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a8e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d103      	bne.n	8009a9e <strncmp+0x1c>
 8009a96:	42a0      	cmp	r0, r4
 8009a98:	d001      	beq.n	8009a9e <strncmp+0x1c>
 8009a9a:	2a00      	cmp	r2, #0
 8009a9c:	d1f5      	bne.n	8009a8a <strncmp+0x8>
 8009a9e:	1ad0      	subs	r0, r2, r3
 8009aa0:	bd10      	pop	{r4, pc}
 8009aa2:	4610      	mov	r0, r2
 8009aa4:	e7fc      	b.n	8009aa0 <strncmp+0x1e>
	...

08009aa8 <_localeconv_r>:
 8009aa8:	4800      	ldr	r0, [pc, #0]	@ (8009aac <_localeconv_r+0x4>)
 8009aaa:	4770      	bx	lr
 8009aac:	20000118 	.word	0x20000118

08009ab0 <_close_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	4d06      	ldr	r5, [pc, #24]	@ (8009acc <_close_r+0x1c>)
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	602b      	str	r3, [r5, #0]
 8009abc:	f7f8 fc4e 	bl	800235c <_close>
 8009ac0:	1c43      	adds	r3, r0, #1
 8009ac2:	d102      	bne.n	8009aca <_close_r+0x1a>
 8009ac4:	682b      	ldr	r3, [r5, #0]
 8009ac6:	b103      	cbz	r3, 8009aca <_close_r+0x1a>
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	bd38      	pop	{r3, r4, r5, pc}
 8009acc:	20000a94 	.word	0x20000a94

08009ad0 <_lseek_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4d07      	ldr	r5, [pc, #28]	@ (8009af0 <_lseek_r+0x20>)
 8009ad4:	4604      	mov	r4, r0
 8009ad6:	4608      	mov	r0, r1
 8009ad8:	4611      	mov	r1, r2
 8009ada:	2200      	movs	r2, #0
 8009adc:	602a      	str	r2, [r5, #0]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	f7f8 fc63 	bl	80023aa <_lseek>
 8009ae4:	1c43      	adds	r3, r0, #1
 8009ae6:	d102      	bne.n	8009aee <_lseek_r+0x1e>
 8009ae8:	682b      	ldr	r3, [r5, #0]
 8009aea:	b103      	cbz	r3, 8009aee <_lseek_r+0x1e>
 8009aec:	6023      	str	r3, [r4, #0]
 8009aee:	bd38      	pop	{r3, r4, r5, pc}
 8009af0:	20000a94 	.word	0x20000a94

08009af4 <_read_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	4d07      	ldr	r5, [pc, #28]	@ (8009b14 <_read_r+0x20>)
 8009af8:	4604      	mov	r4, r0
 8009afa:	4608      	mov	r0, r1
 8009afc:	4611      	mov	r1, r2
 8009afe:	2200      	movs	r2, #0
 8009b00:	602a      	str	r2, [r5, #0]
 8009b02:	461a      	mov	r2, r3
 8009b04:	f7f8 fbf1 	bl	80022ea <_read>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d102      	bne.n	8009b12 <_read_r+0x1e>
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	b103      	cbz	r3, 8009b12 <_read_r+0x1e>
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000a94 	.word	0x20000a94

08009b18 <_write_r>:
 8009b18:	b538      	push	{r3, r4, r5, lr}
 8009b1a:	4d07      	ldr	r5, [pc, #28]	@ (8009b38 <_write_r+0x20>)
 8009b1c:	4604      	mov	r4, r0
 8009b1e:	4608      	mov	r0, r1
 8009b20:	4611      	mov	r1, r2
 8009b22:	2200      	movs	r2, #0
 8009b24:	602a      	str	r2, [r5, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	f7f8 fbfc 	bl	8002324 <_write>
 8009b2c:	1c43      	adds	r3, r0, #1
 8009b2e:	d102      	bne.n	8009b36 <_write_r+0x1e>
 8009b30:	682b      	ldr	r3, [r5, #0]
 8009b32:	b103      	cbz	r3, 8009b36 <_write_r+0x1e>
 8009b34:	6023      	str	r3, [r4, #0]
 8009b36:	bd38      	pop	{r3, r4, r5, pc}
 8009b38:	20000a94 	.word	0x20000a94

08009b3c <__errno>:
 8009b3c:	4b01      	ldr	r3, [pc, #4]	@ (8009b44 <__errno+0x8>)
 8009b3e:	6818      	ldr	r0, [r3, #0]
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	20000194 	.word	0x20000194

08009b48 <__libc_init_array>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	4d0d      	ldr	r5, [pc, #52]	@ (8009b80 <__libc_init_array+0x38>)
 8009b4c:	4c0d      	ldr	r4, [pc, #52]	@ (8009b84 <__libc_init_array+0x3c>)
 8009b4e:	1b64      	subs	r4, r4, r5
 8009b50:	10a4      	asrs	r4, r4, #2
 8009b52:	2600      	movs	r6, #0
 8009b54:	42a6      	cmp	r6, r4
 8009b56:	d109      	bne.n	8009b6c <__libc_init_array+0x24>
 8009b58:	4d0b      	ldr	r5, [pc, #44]	@ (8009b88 <__libc_init_array+0x40>)
 8009b5a:	4c0c      	ldr	r4, [pc, #48]	@ (8009b8c <__libc_init_array+0x44>)
 8009b5c:	f002 fcda 	bl	800c514 <_init>
 8009b60:	1b64      	subs	r4, r4, r5
 8009b62:	10a4      	asrs	r4, r4, #2
 8009b64:	2600      	movs	r6, #0
 8009b66:	42a6      	cmp	r6, r4
 8009b68:	d105      	bne.n	8009b76 <__libc_init_array+0x2e>
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}
 8009b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b70:	4798      	blx	r3
 8009b72:	3601      	adds	r6, #1
 8009b74:	e7ee      	b.n	8009b54 <__libc_init_array+0xc>
 8009b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b7a:	4798      	blx	r3
 8009b7c:	3601      	adds	r6, #1
 8009b7e:	e7f2      	b.n	8009b66 <__libc_init_array+0x1e>
 8009b80:	0800ca4c 	.word	0x0800ca4c
 8009b84:	0800ca4c 	.word	0x0800ca4c
 8009b88:	0800ca4c 	.word	0x0800ca4c
 8009b8c:	0800ca50 	.word	0x0800ca50

08009b90 <__retarget_lock_init_recursive>:
 8009b90:	4770      	bx	lr

08009b92 <__retarget_lock_acquire_recursive>:
 8009b92:	4770      	bx	lr

08009b94 <__retarget_lock_release_recursive>:
 8009b94:	4770      	bx	lr

08009b96 <memcpy>:
 8009b96:	440a      	add	r2, r1
 8009b98:	4291      	cmp	r1, r2
 8009b9a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009b9e:	d100      	bne.n	8009ba2 <memcpy+0xc>
 8009ba0:	4770      	bx	lr
 8009ba2:	b510      	push	{r4, lr}
 8009ba4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ba8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bac:	4291      	cmp	r1, r2
 8009bae:	d1f9      	bne.n	8009ba4 <memcpy+0xe>
 8009bb0:	bd10      	pop	{r4, pc}
 8009bb2:	0000      	movs	r0, r0
 8009bb4:	0000      	movs	r0, r0
	...

08009bb8 <nan>:
 8009bb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009bc0 <nan+0x8>
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	00000000 	.word	0x00000000
 8009bc4:	7ff80000 	.word	0x7ff80000

08009bc8 <quorem>:
 8009bc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bcc:	6903      	ldr	r3, [r0, #16]
 8009bce:	690c      	ldr	r4, [r1, #16]
 8009bd0:	42a3      	cmp	r3, r4
 8009bd2:	4607      	mov	r7, r0
 8009bd4:	db7e      	blt.n	8009cd4 <quorem+0x10c>
 8009bd6:	3c01      	subs	r4, #1
 8009bd8:	f101 0814 	add.w	r8, r1, #20
 8009bdc:	00a3      	lsls	r3, r4, #2
 8009bde:	f100 0514 	add.w	r5, r0, #20
 8009be2:	9300      	str	r3, [sp, #0]
 8009be4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009be8:	9301      	str	r3, [sp, #4]
 8009bea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009bee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009bfa:	fbb2 f6f3 	udiv	r6, r2, r3
 8009bfe:	d32e      	bcc.n	8009c5e <quorem+0x96>
 8009c00:	f04f 0a00 	mov.w	sl, #0
 8009c04:	46c4      	mov	ip, r8
 8009c06:	46ae      	mov	lr, r5
 8009c08:	46d3      	mov	fp, sl
 8009c0a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c0e:	b298      	uxth	r0, r3
 8009c10:	fb06 a000 	mla	r0, r6, r0, sl
 8009c14:	0c02      	lsrs	r2, r0, #16
 8009c16:	0c1b      	lsrs	r3, r3, #16
 8009c18:	fb06 2303 	mla	r3, r6, r3, r2
 8009c1c:	f8de 2000 	ldr.w	r2, [lr]
 8009c20:	b280      	uxth	r0, r0
 8009c22:	b292      	uxth	r2, r2
 8009c24:	1a12      	subs	r2, r2, r0
 8009c26:	445a      	add	r2, fp
 8009c28:	f8de 0000 	ldr.w	r0, [lr]
 8009c2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009c36:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009c3a:	b292      	uxth	r2, r2
 8009c3c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009c40:	45e1      	cmp	r9, ip
 8009c42:	f84e 2b04 	str.w	r2, [lr], #4
 8009c46:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009c4a:	d2de      	bcs.n	8009c0a <quorem+0x42>
 8009c4c:	9b00      	ldr	r3, [sp, #0]
 8009c4e:	58eb      	ldr	r3, [r5, r3]
 8009c50:	b92b      	cbnz	r3, 8009c5e <quorem+0x96>
 8009c52:	9b01      	ldr	r3, [sp, #4]
 8009c54:	3b04      	subs	r3, #4
 8009c56:	429d      	cmp	r5, r3
 8009c58:	461a      	mov	r2, r3
 8009c5a:	d32f      	bcc.n	8009cbc <quorem+0xf4>
 8009c5c:	613c      	str	r4, [r7, #16]
 8009c5e:	4638      	mov	r0, r7
 8009c60:	f001 fd12 	bl	800b688 <__mcmp>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	db25      	blt.n	8009cb4 <quorem+0xec>
 8009c68:	4629      	mov	r1, r5
 8009c6a:	2000      	movs	r0, #0
 8009c6c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c70:	f8d1 c000 	ldr.w	ip, [r1]
 8009c74:	fa1f fe82 	uxth.w	lr, r2
 8009c78:	fa1f f38c 	uxth.w	r3, ip
 8009c7c:	eba3 030e 	sub.w	r3, r3, lr
 8009c80:	4403      	add	r3, r0
 8009c82:	0c12      	lsrs	r2, r2, #16
 8009c84:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009c88:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c92:	45c1      	cmp	r9, r8
 8009c94:	f841 3b04 	str.w	r3, [r1], #4
 8009c98:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c9c:	d2e6      	bcs.n	8009c6c <quorem+0xa4>
 8009c9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ca2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ca6:	b922      	cbnz	r2, 8009cb2 <quorem+0xea>
 8009ca8:	3b04      	subs	r3, #4
 8009caa:	429d      	cmp	r5, r3
 8009cac:	461a      	mov	r2, r3
 8009cae:	d30b      	bcc.n	8009cc8 <quorem+0x100>
 8009cb0:	613c      	str	r4, [r7, #16]
 8009cb2:	3601      	adds	r6, #1
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	b003      	add	sp, #12
 8009cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbc:	6812      	ldr	r2, [r2, #0]
 8009cbe:	3b04      	subs	r3, #4
 8009cc0:	2a00      	cmp	r2, #0
 8009cc2:	d1cb      	bne.n	8009c5c <quorem+0x94>
 8009cc4:	3c01      	subs	r4, #1
 8009cc6:	e7c6      	b.n	8009c56 <quorem+0x8e>
 8009cc8:	6812      	ldr	r2, [r2, #0]
 8009cca:	3b04      	subs	r3, #4
 8009ccc:	2a00      	cmp	r2, #0
 8009cce:	d1ef      	bne.n	8009cb0 <quorem+0xe8>
 8009cd0:	3c01      	subs	r4, #1
 8009cd2:	e7ea      	b.n	8009caa <quorem+0xe2>
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	e7ee      	b.n	8009cb6 <quorem+0xee>

08009cd8 <_dtoa_r>:
 8009cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	69c7      	ldr	r7, [r0, #28]
 8009cde:	b097      	sub	sp, #92	@ 0x5c
 8009ce0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009ce4:	ec55 4b10 	vmov	r4, r5, d0
 8009ce8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009cea:	9107      	str	r1, [sp, #28]
 8009cec:	4681      	mov	r9, r0
 8009cee:	920c      	str	r2, [sp, #48]	@ 0x30
 8009cf0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009cf2:	b97f      	cbnz	r7, 8009d14 <_dtoa_r+0x3c>
 8009cf4:	2010      	movs	r0, #16
 8009cf6:	f001 f943 	bl	800af80 <malloc>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	f8c9 001c 	str.w	r0, [r9, #28]
 8009d00:	b920      	cbnz	r0, 8009d0c <_dtoa_r+0x34>
 8009d02:	4ba9      	ldr	r3, [pc, #676]	@ (8009fa8 <_dtoa_r+0x2d0>)
 8009d04:	21ef      	movs	r1, #239	@ 0xef
 8009d06:	48a9      	ldr	r0, [pc, #676]	@ (8009fac <_dtoa_r+0x2d4>)
 8009d08:	f002 f8e6 	bl	800bed8 <__assert_func>
 8009d0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009d10:	6007      	str	r7, [r0, #0]
 8009d12:	60c7      	str	r7, [r0, #12]
 8009d14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d18:	6819      	ldr	r1, [r3, #0]
 8009d1a:	b159      	cbz	r1, 8009d34 <_dtoa_r+0x5c>
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	604a      	str	r2, [r1, #4]
 8009d20:	2301      	movs	r3, #1
 8009d22:	4093      	lsls	r3, r2
 8009d24:	608b      	str	r3, [r1, #8]
 8009d26:	4648      	mov	r0, r9
 8009d28:	f001 fa32 	bl	800b190 <_Bfree>
 8009d2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d30:	2200      	movs	r2, #0
 8009d32:	601a      	str	r2, [r3, #0]
 8009d34:	1e2b      	subs	r3, r5, #0
 8009d36:	bfb9      	ittee	lt
 8009d38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009d3c:	9305      	strlt	r3, [sp, #20]
 8009d3e:	2300      	movge	r3, #0
 8009d40:	6033      	strge	r3, [r6, #0]
 8009d42:	9f05      	ldr	r7, [sp, #20]
 8009d44:	4b9a      	ldr	r3, [pc, #616]	@ (8009fb0 <_dtoa_r+0x2d8>)
 8009d46:	bfbc      	itt	lt
 8009d48:	2201      	movlt	r2, #1
 8009d4a:	6032      	strlt	r2, [r6, #0]
 8009d4c:	43bb      	bics	r3, r7
 8009d4e:	d112      	bne.n	8009d76 <_dtoa_r+0x9e>
 8009d50:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009d56:	6013      	str	r3, [r2, #0]
 8009d58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009d5c:	4323      	orrs	r3, r4
 8009d5e:	f000 855a 	beq.w	800a816 <_dtoa_r+0xb3e>
 8009d62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d64:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009fc4 <_dtoa_r+0x2ec>
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	f000 855c 	beq.w	800a826 <_dtoa_r+0xb4e>
 8009d6e:	f10a 0303 	add.w	r3, sl, #3
 8009d72:	f000 bd56 	b.w	800a822 <_dtoa_r+0xb4a>
 8009d76:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	ec51 0b17 	vmov	r0, r1, d7
 8009d80:	2300      	movs	r3, #0
 8009d82:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009d86:	f7f6 feaf 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d8a:	4680      	mov	r8, r0
 8009d8c:	b158      	cbz	r0, 8009da6 <_dtoa_r+0xce>
 8009d8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d90:	2301      	movs	r3, #1
 8009d92:	6013      	str	r3, [r2, #0]
 8009d94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d96:	b113      	cbz	r3, 8009d9e <_dtoa_r+0xc6>
 8009d98:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009d9a:	4b86      	ldr	r3, [pc, #536]	@ (8009fb4 <_dtoa_r+0x2dc>)
 8009d9c:	6013      	str	r3, [r2, #0]
 8009d9e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009fc8 <_dtoa_r+0x2f0>
 8009da2:	f000 bd40 	b.w	800a826 <_dtoa_r+0xb4e>
 8009da6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009daa:	aa14      	add	r2, sp, #80	@ 0x50
 8009dac:	a915      	add	r1, sp, #84	@ 0x54
 8009dae:	4648      	mov	r0, r9
 8009db0:	f001 fd8a 	bl	800b8c8 <__d2b>
 8009db4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009db8:	9002      	str	r0, [sp, #8]
 8009dba:	2e00      	cmp	r6, #0
 8009dbc:	d078      	beq.n	8009eb0 <_dtoa_r+0x1d8>
 8009dbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dc0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009dcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009dd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009dd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009dd8:	4619      	mov	r1, r3
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4b76      	ldr	r3, [pc, #472]	@ (8009fb8 <_dtoa_r+0x2e0>)
 8009dde:	f7f6 fa63 	bl	80002a8 <__aeabi_dsub>
 8009de2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009f90 <_dtoa_r+0x2b8>)
 8009de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de8:	f7f6 fc16 	bl	8000618 <__aeabi_dmul>
 8009dec:	a36a      	add	r3, pc, #424	@ (adr r3, 8009f98 <_dtoa_r+0x2c0>)
 8009dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df2:	f7f6 fa5b 	bl	80002ac <__adddf3>
 8009df6:	4604      	mov	r4, r0
 8009df8:	4630      	mov	r0, r6
 8009dfa:	460d      	mov	r5, r1
 8009dfc:	f7f6 fba2 	bl	8000544 <__aeabi_i2d>
 8009e00:	a367      	add	r3, pc, #412	@ (adr r3, 8009fa0 <_dtoa_r+0x2c8>)
 8009e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e06:	f7f6 fc07 	bl	8000618 <__aeabi_dmul>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	4620      	mov	r0, r4
 8009e10:	4629      	mov	r1, r5
 8009e12:	f7f6 fa4b 	bl	80002ac <__adddf3>
 8009e16:	4604      	mov	r4, r0
 8009e18:	460d      	mov	r5, r1
 8009e1a:	f7f6 fead 	bl	8000b78 <__aeabi_d2iz>
 8009e1e:	2200      	movs	r2, #0
 8009e20:	4607      	mov	r7, r0
 8009e22:	2300      	movs	r3, #0
 8009e24:	4620      	mov	r0, r4
 8009e26:	4629      	mov	r1, r5
 8009e28:	f7f6 fe68 	bl	8000afc <__aeabi_dcmplt>
 8009e2c:	b140      	cbz	r0, 8009e40 <_dtoa_r+0x168>
 8009e2e:	4638      	mov	r0, r7
 8009e30:	f7f6 fb88 	bl	8000544 <__aeabi_i2d>
 8009e34:	4622      	mov	r2, r4
 8009e36:	462b      	mov	r3, r5
 8009e38:	f7f6 fe56 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e3c:	b900      	cbnz	r0, 8009e40 <_dtoa_r+0x168>
 8009e3e:	3f01      	subs	r7, #1
 8009e40:	2f16      	cmp	r7, #22
 8009e42:	d852      	bhi.n	8009eea <_dtoa_r+0x212>
 8009e44:	4b5d      	ldr	r3, [pc, #372]	@ (8009fbc <_dtoa_r+0x2e4>)
 8009e46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009e52:	f7f6 fe53 	bl	8000afc <__aeabi_dcmplt>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d049      	beq.n	8009eee <_dtoa_r+0x216>
 8009e5a:	3f01      	subs	r7, #1
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009e60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e62:	1b9b      	subs	r3, r3, r6
 8009e64:	1e5a      	subs	r2, r3, #1
 8009e66:	bf45      	ittet	mi
 8009e68:	f1c3 0301 	rsbmi	r3, r3, #1
 8009e6c:	9300      	strmi	r3, [sp, #0]
 8009e6e:	2300      	movpl	r3, #0
 8009e70:	2300      	movmi	r3, #0
 8009e72:	9206      	str	r2, [sp, #24]
 8009e74:	bf54      	ite	pl
 8009e76:	9300      	strpl	r3, [sp, #0]
 8009e78:	9306      	strmi	r3, [sp, #24]
 8009e7a:	2f00      	cmp	r7, #0
 8009e7c:	db39      	blt.n	8009ef2 <_dtoa_r+0x21a>
 8009e7e:	9b06      	ldr	r3, [sp, #24]
 8009e80:	970d      	str	r7, [sp, #52]	@ 0x34
 8009e82:	443b      	add	r3, r7
 8009e84:	9306      	str	r3, [sp, #24]
 8009e86:	2300      	movs	r3, #0
 8009e88:	9308      	str	r3, [sp, #32]
 8009e8a:	9b07      	ldr	r3, [sp, #28]
 8009e8c:	2b09      	cmp	r3, #9
 8009e8e:	d863      	bhi.n	8009f58 <_dtoa_r+0x280>
 8009e90:	2b05      	cmp	r3, #5
 8009e92:	bfc4      	itt	gt
 8009e94:	3b04      	subgt	r3, #4
 8009e96:	9307      	strgt	r3, [sp, #28]
 8009e98:	9b07      	ldr	r3, [sp, #28]
 8009e9a:	f1a3 0302 	sub.w	r3, r3, #2
 8009e9e:	bfcc      	ite	gt
 8009ea0:	2400      	movgt	r4, #0
 8009ea2:	2401      	movle	r4, #1
 8009ea4:	2b03      	cmp	r3, #3
 8009ea6:	d863      	bhi.n	8009f70 <_dtoa_r+0x298>
 8009ea8:	e8df f003 	tbb	[pc, r3]
 8009eac:	2b375452 	.word	0x2b375452
 8009eb0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009eb4:	441e      	add	r6, r3
 8009eb6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009eba:	2b20      	cmp	r3, #32
 8009ebc:	bfc1      	itttt	gt
 8009ebe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009ec2:	409f      	lslgt	r7, r3
 8009ec4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ec8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009ecc:	bfd6      	itet	le
 8009ece:	f1c3 0320 	rsble	r3, r3, #32
 8009ed2:	ea47 0003 	orrgt.w	r0, r7, r3
 8009ed6:	fa04 f003 	lslle.w	r0, r4, r3
 8009eda:	f7f6 fb23 	bl	8000524 <__aeabi_ui2d>
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009ee4:	3e01      	subs	r6, #1
 8009ee6:	9212      	str	r2, [sp, #72]	@ 0x48
 8009ee8:	e776      	b.n	8009dd8 <_dtoa_r+0x100>
 8009eea:	2301      	movs	r3, #1
 8009eec:	e7b7      	b.n	8009e5e <_dtoa_r+0x186>
 8009eee:	9010      	str	r0, [sp, #64]	@ 0x40
 8009ef0:	e7b6      	b.n	8009e60 <_dtoa_r+0x188>
 8009ef2:	9b00      	ldr	r3, [sp, #0]
 8009ef4:	1bdb      	subs	r3, r3, r7
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	427b      	negs	r3, r7
 8009efa:	9308      	str	r3, [sp, #32]
 8009efc:	2300      	movs	r3, #0
 8009efe:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f00:	e7c3      	b.n	8009e8a <_dtoa_r+0x1b2>
 8009f02:	2301      	movs	r3, #1
 8009f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f08:	eb07 0b03 	add.w	fp, r7, r3
 8009f0c:	f10b 0301 	add.w	r3, fp, #1
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	9303      	str	r3, [sp, #12]
 8009f14:	bfb8      	it	lt
 8009f16:	2301      	movlt	r3, #1
 8009f18:	e006      	b.n	8009f28 <_dtoa_r+0x250>
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	dd28      	ble.n	8009f76 <_dtoa_r+0x29e>
 8009f24:	469b      	mov	fp, r3
 8009f26:	9303      	str	r3, [sp, #12]
 8009f28:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	2204      	movs	r2, #4
 8009f30:	f102 0514 	add.w	r5, r2, #20
 8009f34:	429d      	cmp	r5, r3
 8009f36:	d926      	bls.n	8009f86 <_dtoa_r+0x2ae>
 8009f38:	6041      	str	r1, [r0, #4]
 8009f3a:	4648      	mov	r0, r9
 8009f3c:	f001 f8e8 	bl	800b110 <_Balloc>
 8009f40:	4682      	mov	sl, r0
 8009f42:	2800      	cmp	r0, #0
 8009f44:	d142      	bne.n	8009fcc <_dtoa_r+0x2f4>
 8009f46:	4b1e      	ldr	r3, [pc, #120]	@ (8009fc0 <_dtoa_r+0x2e8>)
 8009f48:	4602      	mov	r2, r0
 8009f4a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009f4e:	e6da      	b.n	8009d06 <_dtoa_r+0x2e>
 8009f50:	2300      	movs	r3, #0
 8009f52:	e7e3      	b.n	8009f1c <_dtoa_r+0x244>
 8009f54:	2300      	movs	r3, #0
 8009f56:	e7d5      	b.n	8009f04 <_dtoa_r+0x22c>
 8009f58:	2401      	movs	r4, #1
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	9307      	str	r3, [sp, #28]
 8009f5e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009f60:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009f64:	2200      	movs	r2, #0
 8009f66:	f8cd b00c 	str.w	fp, [sp, #12]
 8009f6a:	2312      	movs	r3, #18
 8009f6c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f6e:	e7db      	b.n	8009f28 <_dtoa_r+0x250>
 8009f70:	2301      	movs	r3, #1
 8009f72:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f74:	e7f4      	b.n	8009f60 <_dtoa_r+0x288>
 8009f76:	f04f 0b01 	mov.w	fp, #1
 8009f7a:	f8cd b00c 	str.w	fp, [sp, #12]
 8009f7e:	465b      	mov	r3, fp
 8009f80:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009f84:	e7d0      	b.n	8009f28 <_dtoa_r+0x250>
 8009f86:	3101      	adds	r1, #1
 8009f88:	0052      	lsls	r2, r2, #1
 8009f8a:	e7d1      	b.n	8009f30 <_dtoa_r+0x258>
 8009f8c:	f3af 8000 	nop.w
 8009f90:	636f4361 	.word	0x636f4361
 8009f94:	3fd287a7 	.word	0x3fd287a7
 8009f98:	8b60c8b3 	.word	0x8b60c8b3
 8009f9c:	3fc68a28 	.word	0x3fc68a28
 8009fa0:	509f79fb 	.word	0x509f79fb
 8009fa4:	3fd34413 	.word	0x3fd34413
 8009fa8:	0800c663 	.word	0x0800c663
 8009fac:	0800c67a 	.word	0x0800c67a
 8009fb0:	7ff00000 	.word	0x7ff00000
 8009fb4:	0800c62b 	.word	0x0800c62b
 8009fb8:	3ff80000 	.word	0x3ff80000
 8009fbc:	0800c878 	.word	0x0800c878
 8009fc0:	0800c6d2 	.word	0x0800c6d2
 8009fc4:	0800c65f 	.word	0x0800c65f
 8009fc8:	0800c62a 	.word	0x0800c62a
 8009fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009fd0:	6018      	str	r0, [r3, #0]
 8009fd2:	9b03      	ldr	r3, [sp, #12]
 8009fd4:	2b0e      	cmp	r3, #14
 8009fd6:	f200 80a1 	bhi.w	800a11c <_dtoa_r+0x444>
 8009fda:	2c00      	cmp	r4, #0
 8009fdc:	f000 809e 	beq.w	800a11c <_dtoa_r+0x444>
 8009fe0:	2f00      	cmp	r7, #0
 8009fe2:	dd33      	ble.n	800a04c <_dtoa_r+0x374>
 8009fe4:	4b9c      	ldr	r3, [pc, #624]	@ (800a258 <_dtoa_r+0x580>)
 8009fe6:	f007 020f 	and.w	r2, r7, #15
 8009fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fee:	ed93 7b00 	vldr	d7, [r3]
 8009ff2:	05f8      	lsls	r0, r7, #23
 8009ff4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009ff8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009ffc:	d516      	bpl.n	800a02c <_dtoa_r+0x354>
 8009ffe:	4b97      	ldr	r3, [pc, #604]	@ (800a25c <_dtoa_r+0x584>)
 800a000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a004:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a008:	f7f6 fc30 	bl	800086c <__aeabi_ddiv>
 800a00c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a010:	f004 040f 	and.w	r4, r4, #15
 800a014:	2603      	movs	r6, #3
 800a016:	4d91      	ldr	r5, [pc, #580]	@ (800a25c <_dtoa_r+0x584>)
 800a018:	b954      	cbnz	r4, 800a030 <_dtoa_r+0x358>
 800a01a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a01e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a022:	f7f6 fc23 	bl	800086c <__aeabi_ddiv>
 800a026:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a02a:	e028      	b.n	800a07e <_dtoa_r+0x3a6>
 800a02c:	2602      	movs	r6, #2
 800a02e:	e7f2      	b.n	800a016 <_dtoa_r+0x33e>
 800a030:	07e1      	lsls	r1, r4, #31
 800a032:	d508      	bpl.n	800a046 <_dtoa_r+0x36e>
 800a034:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a038:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a03c:	f7f6 faec 	bl	8000618 <__aeabi_dmul>
 800a040:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a044:	3601      	adds	r6, #1
 800a046:	1064      	asrs	r4, r4, #1
 800a048:	3508      	adds	r5, #8
 800a04a:	e7e5      	b.n	800a018 <_dtoa_r+0x340>
 800a04c:	f000 80af 	beq.w	800a1ae <_dtoa_r+0x4d6>
 800a050:	427c      	negs	r4, r7
 800a052:	4b81      	ldr	r3, [pc, #516]	@ (800a258 <_dtoa_r+0x580>)
 800a054:	4d81      	ldr	r5, [pc, #516]	@ (800a25c <_dtoa_r+0x584>)
 800a056:	f004 020f 	and.w	r2, r4, #15
 800a05a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a062:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a066:	f7f6 fad7 	bl	8000618 <__aeabi_dmul>
 800a06a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a06e:	1124      	asrs	r4, r4, #4
 800a070:	2300      	movs	r3, #0
 800a072:	2602      	movs	r6, #2
 800a074:	2c00      	cmp	r4, #0
 800a076:	f040 808f 	bne.w	800a198 <_dtoa_r+0x4c0>
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d1d3      	bne.n	800a026 <_dtoa_r+0x34e>
 800a07e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a080:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a084:	2b00      	cmp	r3, #0
 800a086:	f000 8094 	beq.w	800a1b2 <_dtoa_r+0x4da>
 800a08a:	4b75      	ldr	r3, [pc, #468]	@ (800a260 <_dtoa_r+0x588>)
 800a08c:	2200      	movs	r2, #0
 800a08e:	4620      	mov	r0, r4
 800a090:	4629      	mov	r1, r5
 800a092:	f7f6 fd33 	bl	8000afc <__aeabi_dcmplt>
 800a096:	2800      	cmp	r0, #0
 800a098:	f000 808b 	beq.w	800a1b2 <_dtoa_r+0x4da>
 800a09c:	9b03      	ldr	r3, [sp, #12]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	f000 8087 	beq.w	800a1b2 <_dtoa_r+0x4da>
 800a0a4:	f1bb 0f00 	cmp.w	fp, #0
 800a0a8:	dd34      	ble.n	800a114 <_dtoa_r+0x43c>
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	4b6d      	ldr	r3, [pc, #436]	@ (800a264 <_dtoa_r+0x58c>)
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	f7f6 fab1 	bl	8000618 <__aeabi_dmul>
 800a0b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0ba:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a0be:	3601      	adds	r6, #1
 800a0c0:	465c      	mov	r4, fp
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	f7f6 fa3e 	bl	8000544 <__aeabi_i2d>
 800a0c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0cc:	f7f6 faa4 	bl	8000618 <__aeabi_dmul>
 800a0d0:	4b65      	ldr	r3, [pc, #404]	@ (800a268 <_dtoa_r+0x590>)
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f7f6 f8ea 	bl	80002ac <__adddf3>
 800a0d8:	4605      	mov	r5, r0
 800a0da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a0de:	2c00      	cmp	r4, #0
 800a0e0:	d16a      	bne.n	800a1b8 <_dtoa_r+0x4e0>
 800a0e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0e6:	4b61      	ldr	r3, [pc, #388]	@ (800a26c <_dtoa_r+0x594>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f7f6 f8dd 	bl	80002a8 <__aeabi_dsub>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a0f6:	462a      	mov	r2, r5
 800a0f8:	4633      	mov	r3, r6
 800a0fa:	f7f6 fd1d 	bl	8000b38 <__aeabi_dcmpgt>
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f040 8298 	bne.w	800a634 <_dtoa_r+0x95c>
 800a104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a108:	462a      	mov	r2, r5
 800a10a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a10e:	f7f6 fcf5 	bl	8000afc <__aeabi_dcmplt>
 800a112:	bb38      	cbnz	r0, 800a164 <_dtoa_r+0x48c>
 800a114:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a118:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a11c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f2c0 8157 	blt.w	800a3d2 <_dtoa_r+0x6fa>
 800a124:	2f0e      	cmp	r7, #14
 800a126:	f300 8154 	bgt.w	800a3d2 <_dtoa_r+0x6fa>
 800a12a:	4b4b      	ldr	r3, [pc, #300]	@ (800a258 <_dtoa_r+0x580>)
 800a12c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a130:	ed93 7b00 	vldr	d7, [r3]
 800a134:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a136:	2b00      	cmp	r3, #0
 800a138:	ed8d 7b00 	vstr	d7, [sp]
 800a13c:	f280 80e5 	bge.w	800a30a <_dtoa_r+0x632>
 800a140:	9b03      	ldr	r3, [sp, #12]
 800a142:	2b00      	cmp	r3, #0
 800a144:	f300 80e1 	bgt.w	800a30a <_dtoa_r+0x632>
 800a148:	d10c      	bne.n	800a164 <_dtoa_r+0x48c>
 800a14a:	4b48      	ldr	r3, [pc, #288]	@ (800a26c <_dtoa_r+0x594>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	ec51 0b17 	vmov	r0, r1, d7
 800a152:	f7f6 fa61 	bl	8000618 <__aeabi_dmul>
 800a156:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a15a:	f7f6 fce3 	bl	8000b24 <__aeabi_dcmpge>
 800a15e:	2800      	cmp	r0, #0
 800a160:	f000 8266 	beq.w	800a630 <_dtoa_r+0x958>
 800a164:	2400      	movs	r4, #0
 800a166:	4625      	mov	r5, r4
 800a168:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a16a:	4656      	mov	r6, sl
 800a16c:	ea6f 0803 	mvn.w	r8, r3
 800a170:	2700      	movs	r7, #0
 800a172:	4621      	mov	r1, r4
 800a174:	4648      	mov	r0, r9
 800a176:	f001 f80b 	bl	800b190 <_Bfree>
 800a17a:	2d00      	cmp	r5, #0
 800a17c:	f000 80bd 	beq.w	800a2fa <_dtoa_r+0x622>
 800a180:	b12f      	cbz	r7, 800a18e <_dtoa_r+0x4b6>
 800a182:	42af      	cmp	r7, r5
 800a184:	d003      	beq.n	800a18e <_dtoa_r+0x4b6>
 800a186:	4639      	mov	r1, r7
 800a188:	4648      	mov	r0, r9
 800a18a:	f001 f801 	bl	800b190 <_Bfree>
 800a18e:	4629      	mov	r1, r5
 800a190:	4648      	mov	r0, r9
 800a192:	f000 fffd 	bl	800b190 <_Bfree>
 800a196:	e0b0      	b.n	800a2fa <_dtoa_r+0x622>
 800a198:	07e2      	lsls	r2, r4, #31
 800a19a:	d505      	bpl.n	800a1a8 <_dtoa_r+0x4d0>
 800a19c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a1a0:	f7f6 fa3a 	bl	8000618 <__aeabi_dmul>
 800a1a4:	3601      	adds	r6, #1
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	1064      	asrs	r4, r4, #1
 800a1aa:	3508      	adds	r5, #8
 800a1ac:	e762      	b.n	800a074 <_dtoa_r+0x39c>
 800a1ae:	2602      	movs	r6, #2
 800a1b0:	e765      	b.n	800a07e <_dtoa_r+0x3a6>
 800a1b2:	9c03      	ldr	r4, [sp, #12]
 800a1b4:	46b8      	mov	r8, r7
 800a1b6:	e784      	b.n	800a0c2 <_dtoa_r+0x3ea>
 800a1b8:	4b27      	ldr	r3, [pc, #156]	@ (800a258 <_dtoa_r+0x580>)
 800a1ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a1bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a1c4:	4454      	add	r4, sl
 800a1c6:	2900      	cmp	r1, #0
 800a1c8:	d054      	beq.n	800a274 <_dtoa_r+0x59c>
 800a1ca:	4929      	ldr	r1, [pc, #164]	@ (800a270 <_dtoa_r+0x598>)
 800a1cc:	2000      	movs	r0, #0
 800a1ce:	f7f6 fb4d 	bl	800086c <__aeabi_ddiv>
 800a1d2:	4633      	mov	r3, r6
 800a1d4:	462a      	mov	r2, r5
 800a1d6:	f7f6 f867 	bl	80002a8 <__aeabi_dsub>
 800a1da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a1de:	4656      	mov	r6, sl
 800a1e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1e4:	f7f6 fcc8 	bl	8000b78 <__aeabi_d2iz>
 800a1e8:	4605      	mov	r5, r0
 800a1ea:	f7f6 f9ab 	bl	8000544 <__aeabi_i2d>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1f6:	f7f6 f857 	bl	80002a8 <__aeabi_dsub>
 800a1fa:	3530      	adds	r5, #48	@ 0x30
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	460b      	mov	r3, r1
 800a200:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a204:	f806 5b01 	strb.w	r5, [r6], #1
 800a208:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a20c:	f7f6 fc76 	bl	8000afc <__aeabi_dcmplt>
 800a210:	2800      	cmp	r0, #0
 800a212:	d172      	bne.n	800a2fa <_dtoa_r+0x622>
 800a214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a218:	4911      	ldr	r1, [pc, #68]	@ (800a260 <_dtoa_r+0x588>)
 800a21a:	2000      	movs	r0, #0
 800a21c:	f7f6 f844 	bl	80002a8 <__aeabi_dsub>
 800a220:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a224:	f7f6 fc6a 	bl	8000afc <__aeabi_dcmplt>
 800a228:	2800      	cmp	r0, #0
 800a22a:	f040 80b4 	bne.w	800a396 <_dtoa_r+0x6be>
 800a22e:	42a6      	cmp	r6, r4
 800a230:	f43f af70 	beq.w	800a114 <_dtoa_r+0x43c>
 800a234:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a238:	4b0a      	ldr	r3, [pc, #40]	@ (800a264 <_dtoa_r+0x58c>)
 800a23a:	2200      	movs	r2, #0
 800a23c:	f7f6 f9ec 	bl	8000618 <__aeabi_dmul>
 800a240:	4b08      	ldr	r3, [pc, #32]	@ (800a264 <_dtoa_r+0x58c>)
 800a242:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a246:	2200      	movs	r2, #0
 800a248:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a24c:	f7f6 f9e4 	bl	8000618 <__aeabi_dmul>
 800a250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a254:	e7c4      	b.n	800a1e0 <_dtoa_r+0x508>
 800a256:	bf00      	nop
 800a258:	0800c878 	.word	0x0800c878
 800a25c:	0800c850 	.word	0x0800c850
 800a260:	3ff00000 	.word	0x3ff00000
 800a264:	40240000 	.word	0x40240000
 800a268:	401c0000 	.word	0x401c0000
 800a26c:	40140000 	.word	0x40140000
 800a270:	3fe00000 	.word	0x3fe00000
 800a274:	4631      	mov	r1, r6
 800a276:	4628      	mov	r0, r5
 800a278:	f7f6 f9ce 	bl	8000618 <__aeabi_dmul>
 800a27c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a280:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a282:	4656      	mov	r6, sl
 800a284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a288:	f7f6 fc76 	bl	8000b78 <__aeabi_d2iz>
 800a28c:	4605      	mov	r5, r0
 800a28e:	f7f6 f959 	bl	8000544 <__aeabi_i2d>
 800a292:	4602      	mov	r2, r0
 800a294:	460b      	mov	r3, r1
 800a296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a29a:	f7f6 f805 	bl	80002a8 <__aeabi_dsub>
 800a29e:	3530      	adds	r5, #48	@ 0x30
 800a2a0:	f806 5b01 	strb.w	r5, [r6], #1
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	42a6      	cmp	r6, r4
 800a2aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a2ae:	f04f 0200 	mov.w	r2, #0
 800a2b2:	d124      	bne.n	800a2fe <_dtoa_r+0x626>
 800a2b4:	4baf      	ldr	r3, [pc, #700]	@ (800a574 <_dtoa_r+0x89c>)
 800a2b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a2ba:	f7f5 fff7 	bl	80002ac <__adddf3>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2c6:	f7f6 fc37 	bl	8000b38 <__aeabi_dcmpgt>
 800a2ca:	2800      	cmp	r0, #0
 800a2cc:	d163      	bne.n	800a396 <_dtoa_r+0x6be>
 800a2ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a2d2:	49a8      	ldr	r1, [pc, #672]	@ (800a574 <_dtoa_r+0x89c>)
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	f7f5 ffe7 	bl	80002a8 <__aeabi_dsub>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	460b      	mov	r3, r1
 800a2de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2e2:	f7f6 fc0b 	bl	8000afc <__aeabi_dcmplt>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	f43f af14 	beq.w	800a114 <_dtoa_r+0x43c>
 800a2ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a2ee:	1e73      	subs	r3, r6, #1
 800a2f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a2f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a2f6:	2b30      	cmp	r3, #48	@ 0x30
 800a2f8:	d0f8      	beq.n	800a2ec <_dtoa_r+0x614>
 800a2fa:	4647      	mov	r7, r8
 800a2fc:	e03b      	b.n	800a376 <_dtoa_r+0x69e>
 800a2fe:	4b9e      	ldr	r3, [pc, #632]	@ (800a578 <_dtoa_r+0x8a0>)
 800a300:	f7f6 f98a 	bl	8000618 <__aeabi_dmul>
 800a304:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a308:	e7bc      	b.n	800a284 <_dtoa_r+0x5ac>
 800a30a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a30e:	4656      	mov	r6, sl
 800a310:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a314:	4620      	mov	r0, r4
 800a316:	4629      	mov	r1, r5
 800a318:	f7f6 faa8 	bl	800086c <__aeabi_ddiv>
 800a31c:	f7f6 fc2c 	bl	8000b78 <__aeabi_d2iz>
 800a320:	4680      	mov	r8, r0
 800a322:	f7f6 f90f 	bl	8000544 <__aeabi_i2d>
 800a326:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a32a:	f7f6 f975 	bl	8000618 <__aeabi_dmul>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4620      	mov	r0, r4
 800a334:	4629      	mov	r1, r5
 800a336:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a33a:	f7f5 ffb5 	bl	80002a8 <__aeabi_dsub>
 800a33e:	f806 4b01 	strb.w	r4, [r6], #1
 800a342:	9d03      	ldr	r5, [sp, #12]
 800a344:	eba6 040a 	sub.w	r4, r6, sl
 800a348:	42a5      	cmp	r5, r4
 800a34a:	4602      	mov	r2, r0
 800a34c:	460b      	mov	r3, r1
 800a34e:	d133      	bne.n	800a3b8 <_dtoa_r+0x6e0>
 800a350:	f7f5 ffac 	bl	80002ac <__adddf3>
 800a354:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a358:	4604      	mov	r4, r0
 800a35a:	460d      	mov	r5, r1
 800a35c:	f7f6 fbec 	bl	8000b38 <__aeabi_dcmpgt>
 800a360:	b9c0      	cbnz	r0, 800a394 <_dtoa_r+0x6bc>
 800a362:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a366:	4620      	mov	r0, r4
 800a368:	4629      	mov	r1, r5
 800a36a:	f7f6 fbbd 	bl	8000ae8 <__aeabi_dcmpeq>
 800a36e:	b110      	cbz	r0, 800a376 <_dtoa_r+0x69e>
 800a370:	f018 0f01 	tst.w	r8, #1
 800a374:	d10e      	bne.n	800a394 <_dtoa_r+0x6bc>
 800a376:	9902      	ldr	r1, [sp, #8]
 800a378:	4648      	mov	r0, r9
 800a37a:	f000 ff09 	bl	800b190 <_Bfree>
 800a37e:	2300      	movs	r3, #0
 800a380:	7033      	strb	r3, [r6, #0]
 800a382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a384:	3701      	adds	r7, #1
 800a386:	601f      	str	r7, [r3, #0]
 800a388:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f000 824b 	beq.w	800a826 <_dtoa_r+0xb4e>
 800a390:	601e      	str	r6, [r3, #0]
 800a392:	e248      	b.n	800a826 <_dtoa_r+0xb4e>
 800a394:	46b8      	mov	r8, r7
 800a396:	4633      	mov	r3, r6
 800a398:	461e      	mov	r6, r3
 800a39a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a39e:	2a39      	cmp	r2, #57	@ 0x39
 800a3a0:	d106      	bne.n	800a3b0 <_dtoa_r+0x6d8>
 800a3a2:	459a      	cmp	sl, r3
 800a3a4:	d1f8      	bne.n	800a398 <_dtoa_r+0x6c0>
 800a3a6:	2230      	movs	r2, #48	@ 0x30
 800a3a8:	f108 0801 	add.w	r8, r8, #1
 800a3ac:	f88a 2000 	strb.w	r2, [sl]
 800a3b0:	781a      	ldrb	r2, [r3, #0]
 800a3b2:	3201      	adds	r2, #1
 800a3b4:	701a      	strb	r2, [r3, #0]
 800a3b6:	e7a0      	b.n	800a2fa <_dtoa_r+0x622>
 800a3b8:	4b6f      	ldr	r3, [pc, #444]	@ (800a578 <_dtoa_r+0x8a0>)
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f7f6 f92c 	bl	8000618 <__aeabi_dmul>
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	4604      	mov	r4, r0
 800a3c6:	460d      	mov	r5, r1
 800a3c8:	f7f6 fb8e 	bl	8000ae8 <__aeabi_dcmpeq>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d09f      	beq.n	800a310 <_dtoa_r+0x638>
 800a3d0:	e7d1      	b.n	800a376 <_dtoa_r+0x69e>
 800a3d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3d4:	2a00      	cmp	r2, #0
 800a3d6:	f000 80ea 	beq.w	800a5ae <_dtoa_r+0x8d6>
 800a3da:	9a07      	ldr	r2, [sp, #28]
 800a3dc:	2a01      	cmp	r2, #1
 800a3de:	f300 80cd 	bgt.w	800a57c <_dtoa_r+0x8a4>
 800a3e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a3e4:	2a00      	cmp	r2, #0
 800a3e6:	f000 80c1 	beq.w	800a56c <_dtoa_r+0x894>
 800a3ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a3ee:	9c08      	ldr	r4, [sp, #32]
 800a3f0:	9e00      	ldr	r6, [sp, #0]
 800a3f2:	9a00      	ldr	r2, [sp, #0]
 800a3f4:	441a      	add	r2, r3
 800a3f6:	9200      	str	r2, [sp, #0]
 800a3f8:	9a06      	ldr	r2, [sp, #24]
 800a3fa:	2101      	movs	r1, #1
 800a3fc:	441a      	add	r2, r3
 800a3fe:	4648      	mov	r0, r9
 800a400:	9206      	str	r2, [sp, #24]
 800a402:	f000 ffc3 	bl	800b38c <__i2b>
 800a406:	4605      	mov	r5, r0
 800a408:	b166      	cbz	r6, 800a424 <_dtoa_r+0x74c>
 800a40a:	9b06      	ldr	r3, [sp, #24]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	dd09      	ble.n	800a424 <_dtoa_r+0x74c>
 800a410:	42b3      	cmp	r3, r6
 800a412:	9a00      	ldr	r2, [sp, #0]
 800a414:	bfa8      	it	ge
 800a416:	4633      	movge	r3, r6
 800a418:	1ad2      	subs	r2, r2, r3
 800a41a:	9200      	str	r2, [sp, #0]
 800a41c:	9a06      	ldr	r2, [sp, #24]
 800a41e:	1af6      	subs	r6, r6, r3
 800a420:	1ad3      	subs	r3, r2, r3
 800a422:	9306      	str	r3, [sp, #24]
 800a424:	9b08      	ldr	r3, [sp, #32]
 800a426:	b30b      	cbz	r3, 800a46c <_dtoa_r+0x794>
 800a428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	f000 80c6 	beq.w	800a5bc <_dtoa_r+0x8e4>
 800a430:	2c00      	cmp	r4, #0
 800a432:	f000 80c0 	beq.w	800a5b6 <_dtoa_r+0x8de>
 800a436:	4629      	mov	r1, r5
 800a438:	4622      	mov	r2, r4
 800a43a:	4648      	mov	r0, r9
 800a43c:	f001 f85e 	bl	800b4fc <__pow5mult>
 800a440:	9a02      	ldr	r2, [sp, #8]
 800a442:	4601      	mov	r1, r0
 800a444:	4605      	mov	r5, r0
 800a446:	4648      	mov	r0, r9
 800a448:	f000 ffb6 	bl	800b3b8 <__multiply>
 800a44c:	9902      	ldr	r1, [sp, #8]
 800a44e:	4680      	mov	r8, r0
 800a450:	4648      	mov	r0, r9
 800a452:	f000 fe9d 	bl	800b190 <_Bfree>
 800a456:	9b08      	ldr	r3, [sp, #32]
 800a458:	1b1b      	subs	r3, r3, r4
 800a45a:	9308      	str	r3, [sp, #32]
 800a45c:	f000 80b1 	beq.w	800a5c2 <_dtoa_r+0x8ea>
 800a460:	9a08      	ldr	r2, [sp, #32]
 800a462:	4641      	mov	r1, r8
 800a464:	4648      	mov	r0, r9
 800a466:	f001 f849 	bl	800b4fc <__pow5mult>
 800a46a:	9002      	str	r0, [sp, #8]
 800a46c:	2101      	movs	r1, #1
 800a46e:	4648      	mov	r0, r9
 800a470:	f000 ff8c 	bl	800b38c <__i2b>
 800a474:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a476:	4604      	mov	r4, r0
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f000 81d8 	beq.w	800a82e <_dtoa_r+0xb56>
 800a47e:	461a      	mov	r2, r3
 800a480:	4601      	mov	r1, r0
 800a482:	4648      	mov	r0, r9
 800a484:	f001 f83a 	bl	800b4fc <__pow5mult>
 800a488:	9b07      	ldr	r3, [sp, #28]
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	4604      	mov	r4, r0
 800a48e:	f300 809f 	bgt.w	800a5d0 <_dtoa_r+0x8f8>
 800a492:	9b04      	ldr	r3, [sp, #16]
 800a494:	2b00      	cmp	r3, #0
 800a496:	f040 8097 	bne.w	800a5c8 <_dtoa_r+0x8f0>
 800a49a:	9b05      	ldr	r3, [sp, #20]
 800a49c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	f040 8093 	bne.w	800a5cc <_dtoa_r+0x8f4>
 800a4a6:	9b05      	ldr	r3, [sp, #20]
 800a4a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4ac:	0d1b      	lsrs	r3, r3, #20
 800a4ae:	051b      	lsls	r3, r3, #20
 800a4b0:	b133      	cbz	r3, 800a4c0 <_dtoa_r+0x7e8>
 800a4b2:	9b00      	ldr	r3, [sp, #0]
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	9b06      	ldr	r3, [sp, #24]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	9306      	str	r3, [sp, #24]
 800a4be:	2301      	movs	r3, #1
 800a4c0:	9308      	str	r3, [sp, #32]
 800a4c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	f000 81b8 	beq.w	800a83a <_dtoa_r+0xb62>
 800a4ca:	6923      	ldr	r3, [r4, #16]
 800a4cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a4d0:	6918      	ldr	r0, [r3, #16]
 800a4d2:	f000 ff0f 	bl	800b2f4 <__hi0bits>
 800a4d6:	f1c0 0020 	rsb	r0, r0, #32
 800a4da:	9b06      	ldr	r3, [sp, #24]
 800a4dc:	4418      	add	r0, r3
 800a4de:	f010 001f 	ands.w	r0, r0, #31
 800a4e2:	f000 8082 	beq.w	800a5ea <_dtoa_r+0x912>
 800a4e6:	f1c0 0320 	rsb	r3, r0, #32
 800a4ea:	2b04      	cmp	r3, #4
 800a4ec:	dd73      	ble.n	800a5d6 <_dtoa_r+0x8fe>
 800a4ee:	9b00      	ldr	r3, [sp, #0]
 800a4f0:	f1c0 001c 	rsb	r0, r0, #28
 800a4f4:	4403      	add	r3, r0
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	9b06      	ldr	r3, [sp, #24]
 800a4fa:	4403      	add	r3, r0
 800a4fc:	4406      	add	r6, r0
 800a4fe:	9306      	str	r3, [sp, #24]
 800a500:	9b00      	ldr	r3, [sp, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	dd05      	ble.n	800a512 <_dtoa_r+0x83a>
 800a506:	9902      	ldr	r1, [sp, #8]
 800a508:	461a      	mov	r2, r3
 800a50a:	4648      	mov	r0, r9
 800a50c:	f001 f850 	bl	800b5b0 <__lshift>
 800a510:	9002      	str	r0, [sp, #8]
 800a512:	9b06      	ldr	r3, [sp, #24]
 800a514:	2b00      	cmp	r3, #0
 800a516:	dd05      	ble.n	800a524 <_dtoa_r+0x84c>
 800a518:	4621      	mov	r1, r4
 800a51a:	461a      	mov	r2, r3
 800a51c:	4648      	mov	r0, r9
 800a51e:	f001 f847 	bl	800b5b0 <__lshift>
 800a522:	4604      	mov	r4, r0
 800a524:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a526:	2b00      	cmp	r3, #0
 800a528:	d061      	beq.n	800a5ee <_dtoa_r+0x916>
 800a52a:	9802      	ldr	r0, [sp, #8]
 800a52c:	4621      	mov	r1, r4
 800a52e:	f001 f8ab 	bl	800b688 <__mcmp>
 800a532:	2800      	cmp	r0, #0
 800a534:	da5b      	bge.n	800a5ee <_dtoa_r+0x916>
 800a536:	2300      	movs	r3, #0
 800a538:	9902      	ldr	r1, [sp, #8]
 800a53a:	220a      	movs	r2, #10
 800a53c:	4648      	mov	r0, r9
 800a53e:	f000 fe49 	bl	800b1d4 <__multadd>
 800a542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a544:	9002      	str	r0, [sp, #8]
 800a546:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	f000 8177 	beq.w	800a83e <_dtoa_r+0xb66>
 800a550:	4629      	mov	r1, r5
 800a552:	2300      	movs	r3, #0
 800a554:	220a      	movs	r2, #10
 800a556:	4648      	mov	r0, r9
 800a558:	f000 fe3c 	bl	800b1d4 <__multadd>
 800a55c:	f1bb 0f00 	cmp.w	fp, #0
 800a560:	4605      	mov	r5, r0
 800a562:	dc6f      	bgt.n	800a644 <_dtoa_r+0x96c>
 800a564:	9b07      	ldr	r3, [sp, #28]
 800a566:	2b02      	cmp	r3, #2
 800a568:	dc49      	bgt.n	800a5fe <_dtoa_r+0x926>
 800a56a:	e06b      	b.n	800a644 <_dtoa_r+0x96c>
 800a56c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a56e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a572:	e73c      	b.n	800a3ee <_dtoa_r+0x716>
 800a574:	3fe00000 	.word	0x3fe00000
 800a578:	40240000 	.word	0x40240000
 800a57c:	9b03      	ldr	r3, [sp, #12]
 800a57e:	1e5c      	subs	r4, r3, #1
 800a580:	9b08      	ldr	r3, [sp, #32]
 800a582:	42a3      	cmp	r3, r4
 800a584:	db09      	blt.n	800a59a <_dtoa_r+0x8c2>
 800a586:	1b1c      	subs	r4, r3, r4
 800a588:	9b03      	ldr	r3, [sp, #12]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	f6bf af30 	bge.w	800a3f0 <_dtoa_r+0x718>
 800a590:	9b00      	ldr	r3, [sp, #0]
 800a592:	9a03      	ldr	r2, [sp, #12]
 800a594:	1a9e      	subs	r6, r3, r2
 800a596:	2300      	movs	r3, #0
 800a598:	e72b      	b.n	800a3f2 <_dtoa_r+0x71a>
 800a59a:	9b08      	ldr	r3, [sp, #32]
 800a59c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a59e:	9408      	str	r4, [sp, #32]
 800a5a0:	1ae3      	subs	r3, r4, r3
 800a5a2:	441a      	add	r2, r3
 800a5a4:	9e00      	ldr	r6, [sp, #0]
 800a5a6:	9b03      	ldr	r3, [sp, #12]
 800a5a8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a5aa:	2400      	movs	r4, #0
 800a5ac:	e721      	b.n	800a3f2 <_dtoa_r+0x71a>
 800a5ae:	9c08      	ldr	r4, [sp, #32]
 800a5b0:	9e00      	ldr	r6, [sp, #0]
 800a5b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a5b4:	e728      	b.n	800a408 <_dtoa_r+0x730>
 800a5b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a5ba:	e751      	b.n	800a460 <_dtoa_r+0x788>
 800a5bc:	9a08      	ldr	r2, [sp, #32]
 800a5be:	9902      	ldr	r1, [sp, #8]
 800a5c0:	e750      	b.n	800a464 <_dtoa_r+0x78c>
 800a5c2:	f8cd 8008 	str.w	r8, [sp, #8]
 800a5c6:	e751      	b.n	800a46c <_dtoa_r+0x794>
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	e779      	b.n	800a4c0 <_dtoa_r+0x7e8>
 800a5cc:	9b04      	ldr	r3, [sp, #16]
 800a5ce:	e777      	b.n	800a4c0 <_dtoa_r+0x7e8>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	9308      	str	r3, [sp, #32]
 800a5d4:	e779      	b.n	800a4ca <_dtoa_r+0x7f2>
 800a5d6:	d093      	beq.n	800a500 <_dtoa_r+0x828>
 800a5d8:	9a00      	ldr	r2, [sp, #0]
 800a5da:	331c      	adds	r3, #28
 800a5dc:	441a      	add	r2, r3
 800a5de:	9200      	str	r2, [sp, #0]
 800a5e0:	9a06      	ldr	r2, [sp, #24]
 800a5e2:	441a      	add	r2, r3
 800a5e4:	441e      	add	r6, r3
 800a5e6:	9206      	str	r2, [sp, #24]
 800a5e8:	e78a      	b.n	800a500 <_dtoa_r+0x828>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	e7f4      	b.n	800a5d8 <_dtoa_r+0x900>
 800a5ee:	9b03      	ldr	r3, [sp, #12]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	46b8      	mov	r8, r7
 800a5f4:	dc20      	bgt.n	800a638 <_dtoa_r+0x960>
 800a5f6:	469b      	mov	fp, r3
 800a5f8:	9b07      	ldr	r3, [sp, #28]
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	dd1e      	ble.n	800a63c <_dtoa_r+0x964>
 800a5fe:	f1bb 0f00 	cmp.w	fp, #0
 800a602:	f47f adb1 	bne.w	800a168 <_dtoa_r+0x490>
 800a606:	4621      	mov	r1, r4
 800a608:	465b      	mov	r3, fp
 800a60a:	2205      	movs	r2, #5
 800a60c:	4648      	mov	r0, r9
 800a60e:	f000 fde1 	bl	800b1d4 <__multadd>
 800a612:	4601      	mov	r1, r0
 800a614:	4604      	mov	r4, r0
 800a616:	9802      	ldr	r0, [sp, #8]
 800a618:	f001 f836 	bl	800b688 <__mcmp>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	f77f ada3 	ble.w	800a168 <_dtoa_r+0x490>
 800a622:	4656      	mov	r6, sl
 800a624:	2331      	movs	r3, #49	@ 0x31
 800a626:	f806 3b01 	strb.w	r3, [r6], #1
 800a62a:	f108 0801 	add.w	r8, r8, #1
 800a62e:	e59f      	b.n	800a170 <_dtoa_r+0x498>
 800a630:	9c03      	ldr	r4, [sp, #12]
 800a632:	46b8      	mov	r8, r7
 800a634:	4625      	mov	r5, r4
 800a636:	e7f4      	b.n	800a622 <_dtoa_r+0x94a>
 800a638:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a63c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a63e:	2b00      	cmp	r3, #0
 800a640:	f000 8101 	beq.w	800a846 <_dtoa_r+0xb6e>
 800a644:	2e00      	cmp	r6, #0
 800a646:	dd05      	ble.n	800a654 <_dtoa_r+0x97c>
 800a648:	4629      	mov	r1, r5
 800a64a:	4632      	mov	r2, r6
 800a64c:	4648      	mov	r0, r9
 800a64e:	f000 ffaf 	bl	800b5b0 <__lshift>
 800a652:	4605      	mov	r5, r0
 800a654:	9b08      	ldr	r3, [sp, #32]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d05c      	beq.n	800a714 <_dtoa_r+0xa3c>
 800a65a:	6869      	ldr	r1, [r5, #4]
 800a65c:	4648      	mov	r0, r9
 800a65e:	f000 fd57 	bl	800b110 <_Balloc>
 800a662:	4606      	mov	r6, r0
 800a664:	b928      	cbnz	r0, 800a672 <_dtoa_r+0x99a>
 800a666:	4b82      	ldr	r3, [pc, #520]	@ (800a870 <_dtoa_r+0xb98>)
 800a668:	4602      	mov	r2, r0
 800a66a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a66e:	f7ff bb4a 	b.w	8009d06 <_dtoa_r+0x2e>
 800a672:	692a      	ldr	r2, [r5, #16]
 800a674:	3202      	adds	r2, #2
 800a676:	0092      	lsls	r2, r2, #2
 800a678:	f105 010c 	add.w	r1, r5, #12
 800a67c:	300c      	adds	r0, #12
 800a67e:	f7ff fa8a 	bl	8009b96 <memcpy>
 800a682:	2201      	movs	r2, #1
 800a684:	4631      	mov	r1, r6
 800a686:	4648      	mov	r0, r9
 800a688:	f000 ff92 	bl	800b5b0 <__lshift>
 800a68c:	f10a 0301 	add.w	r3, sl, #1
 800a690:	9300      	str	r3, [sp, #0]
 800a692:	eb0a 030b 	add.w	r3, sl, fp
 800a696:	9308      	str	r3, [sp, #32]
 800a698:	9b04      	ldr	r3, [sp, #16]
 800a69a:	f003 0301 	and.w	r3, r3, #1
 800a69e:	462f      	mov	r7, r5
 800a6a0:	9306      	str	r3, [sp, #24]
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	9b00      	ldr	r3, [sp, #0]
 800a6a6:	9802      	ldr	r0, [sp, #8]
 800a6a8:	4621      	mov	r1, r4
 800a6aa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a6ae:	f7ff fa8b 	bl	8009bc8 <quorem>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	3330      	adds	r3, #48	@ 0x30
 800a6b6:	9003      	str	r0, [sp, #12]
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	9802      	ldr	r0, [sp, #8]
 800a6bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6be:	f000 ffe3 	bl	800b688 <__mcmp>
 800a6c2:	462a      	mov	r2, r5
 800a6c4:	9004      	str	r0, [sp, #16]
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	4648      	mov	r0, r9
 800a6ca:	f000 fff9 	bl	800b6c0 <__mdiff>
 800a6ce:	68c2      	ldr	r2, [r0, #12]
 800a6d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6d2:	4606      	mov	r6, r0
 800a6d4:	bb02      	cbnz	r2, 800a718 <_dtoa_r+0xa40>
 800a6d6:	4601      	mov	r1, r0
 800a6d8:	9802      	ldr	r0, [sp, #8]
 800a6da:	f000 ffd5 	bl	800b688 <__mcmp>
 800a6de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4648      	mov	r0, r9
 800a6e6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a6e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ea:	f000 fd51 	bl	800b190 <_Bfree>
 800a6ee:	9b07      	ldr	r3, [sp, #28]
 800a6f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a6f2:	9e00      	ldr	r6, [sp, #0]
 800a6f4:	ea42 0103 	orr.w	r1, r2, r3
 800a6f8:	9b06      	ldr	r3, [sp, #24]
 800a6fa:	4319      	orrs	r1, r3
 800a6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6fe:	d10d      	bne.n	800a71c <_dtoa_r+0xa44>
 800a700:	2b39      	cmp	r3, #57	@ 0x39
 800a702:	d027      	beq.n	800a754 <_dtoa_r+0xa7c>
 800a704:	9a04      	ldr	r2, [sp, #16]
 800a706:	2a00      	cmp	r2, #0
 800a708:	dd01      	ble.n	800a70e <_dtoa_r+0xa36>
 800a70a:	9b03      	ldr	r3, [sp, #12]
 800a70c:	3331      	adds	r3, #49	@ 0x31
 800a70e:	f88b 3000 	strb.w	r3, [fp]
 800a712:	e52e      	b.n	800a172 <_dtoa_r+0x49a>
 800a714:	4628      	mov	r0, r5
 800a716:	e7b9      	b.n	800a68c <_dtoa_r+0x9b4>
 800a718:	2201      	movs	r2, #1
 800a71a:	e7e2      	b.n	800a6e2 <_dtoa_r+0xa0a>
 800a71c:	9904      	ldr	r1, [sp, #16]
 800a71e:	2900      	cmp	r1, #0
 800a720:	db04      	blt.n	800a72c <_dtoa_r+0xa54>
 800a722:	9807      	ldr	r0, [sp, #28]
 800a724:	4301      	orrs	r1, r0
 800a726:	9806      	ldr	r0, [sp, #24]
 800a728:	4301      	orrs	r1, r0
 800a72a:	d120      	bne.n	800a76e <_dtoa_r+0xa96>
 800a72c:	2a00      	cmp	r2, #0
 800a72e:	ddee      	ble.n	800a70e <_dtoa_r+0xa36>
 800a730:	9902      	ldr	r1, [sp, #8]
 800a732:	9300      	str	r3, [sp, #0]
 800a734:	2201      	movs	r2, #1
 800a736:	4648      	mov	r0, r9
 800a738:	f000 ff3a 	bl	800b5b0 <__lshift>
 800a73c:	4621      	mov	r1, r4
 800a73e:	9002      	str	r0, [sp, #8]
 800a740:	f000 ffa2 	bl	800b688 <__mcmp>
 800a744:	2800      	cmp	r0, #0
 800a746:	9b00      	ldr	r3, [sp, #0]
 800a748:	dc02      	bgt.n	800a750 <_dtoa_r+0xa78>
 800a74a:	d1e0      	bne.n	800a70e <_dtoa_r+0xa36>
 800a74c:	07da      	lsls	r2, r3, #31
 800a74e:	d5de      	bpl.n	800a70e <_dtoa_r+0xa36>
 800a750:	2b39      	cmp	r3, #57	@ 0x39
 800a752:	d1da      	bne.n	800a70a <_dtoa_r+0xa32>
 800a754:	2339      	movs	r3, #57	@ 0x39
 800a756:	f88b 3000 	strb.w	r3, [fp]
 800a75a:	4633      	mov	r3, r6
 800a75c:	461e      	mov	r6, r3
 800a75e:	3b01      	subs	r3, #1
 800a760:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a764:	2a39      	cmp	r2, #57	@ 0x39
 800a766:	d04e      	beq.n	800a806 <_dtoa_r+0xb2e>
 800a768:	3201      	adds	r2, #1
 800a76a:	701a      	strb	r2, [r3, #0]
 800a76c:	e501      	b.n	800a172 <_dtoa_r+0x49a>
 800a76e:	2a00      	cmp	r2, #0
 800a770:	dd03      	ble.n	800a77a <_dtoa_r+0xaa2>
 800a772:	2b39      	cmp	r3, #57	@ 0x39
 800a774:	d0ee      	beq.n	800a754 <_dtoa_r+0xa7c>
 800a776:	3301      	adds	r3, #1
 800a778:	e7c9      	b.n	800a70e <_dtoa_r+0xa36>
 800a77a:	9a00      	ldr	r2, [sp, #0]
 800a77c:	9908      	ldr	r1, [sp, #32]
 800a77e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a782:	428a      	cmp	r2, r1
 800a784:	d028      	beq.n	800a7d8 <_dtoa_r+0xb00>
 800a786:	9902      	ldr	r1, [sp, #8]
 800a788:	2300      	movs	r3, #0
 800a78a:	220a      	movs	r2, #10
 800a78c:	4648      	mov	r0, r9
 800a78e:	f000 fd21 	bl	800b1d4 <__multadd>
 800a792:	42af      	cmp	r7, r5
 800a794:	9002      	str	r0, [sp, #8]
 800a796:	f04f 0300 	mov.w	r3, #0
 800a79a:	f04f 020a 	mov.w	r2, #10
 800a79e:	4639      	mov	r1, r7
 800a7a0:	4648      	mov	r0, r9
 800a7a2:	d107      	bne.n	800a7b4 <_dtoa_r+0xadc>
 800a7a4:	f000 fd16 	bl	800b1d4 <__multadd>
 800a7a8:	4607      	mov	r7, r0
 800a7aa:	4605      	mov	r5, r0
 800a7ac:	9b00      	ldr	r3, [sp, #0]
 800a7ae:	3301      	adds	r3, #1
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	e777      	b.n	800a6a4 <_dtoa_r+0x9cc>
 800a7b4:	f000 fd0e 	bl	800b1d4 <__multadd>
 800a7b8:	4629      	mov	r1, r5
 800a7ba:	4607      	mov	r7, r0
 800a7bc:	2300      	movs	r3, #0
 800a7be:	220a      	movs	r2, #10
 800a7c0:	4648      	mov	r0, r9
 800a7c2:	f000 fd07 	bl	800b1d4 <__multadd>
 800a7c6:	4605      	mov	r5, r0
 800a7c8:	e7f0      	b.n	800a7ac <_dtoa_r+0xad4>
 800a7ca:	f1bb 0f00 	cmp.w	fp, #0
 800a7ce:	bfcc      	ite	gt
 800a7d0:	465e      	movgt	r6, fp
 800a7d2:	2601      	movle	r6, #1
 800a7d4:	4456      	add	r6, sl
 800a7d6:	2700      	movs	r7, #0
 800a7d8:	9902      	ldr	r1, [sp, #8]
 800a7da:	9300      	str	r3, [sp, #0]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	4648      	mov	r0, r9
 800a7e0:	f000 fee6 	bl	800b5b0 <__lshift>
 800a7e4:	4621      	mov	r1, r4
 800a7e6:	9002      	str	r0, [sp, #8]
 800a7e8:	f000 ff4e 	bl	800b688 <__mcmp>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	dcb4      	bgt.n	800a75a <_dtoa_r+0xa82>
 800a7f0:	d102      	bne.n	800a7f8 <_dtoa_r+0xb20>
 800a7f2:	9b00      	ldr	r3, [sp, #0]
 800a7f4:	07db      	lsls	r3, r3, #31
 800a7f6:	d4b0      	bmi.n	800a75a <_dtoa_r+0xa82>
 800a7f8:	4633      	mov	r3, r6
 800a7fa:	461e      	mov	r6, r3
 800a7fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a800:	2a30      	cmp	r2, #48	@ 0x30
 800a802:	d0fa      	beq.n	800a7fa <_dtoa_r+0xb22>
 800a804:	e4b5      	b.n	800a172 <_dtoa_r+0x49a>
 800a806:	459a      	cmp	sl, r3
 800a808:	d1a8      	bne.n	800a75c <_dtoa_r+0xa84>
 800a80a:	2331      	movs	r3, #49	@ 0x31
 800a80c:	f108 0801 	add.w	r8, r8, #1
 800a810:	f88a 3000 	strb.w	r3, [sl]
 800a814:	e4ad      	b.n	800a172 <_dtoa_r+0x49a>
 800a816:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a818:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a874 <_dtoa_r+0xb9c>
 800a81c:	b11b      	cbz	r3, 800a826 <_dtoa_r+0xb4e>
 800a81e:	f10a 0308 	add.w	r3, sl, #8
 800a822:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a824:	6013      	str	r3, [r2, #0]
 800a826:	4650      	mov	r0, sl
 800a828:	b017      	add	sp, #92	@ 0x5c
 800a82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a82e:	9b07      	ldr	r3, [sp, #28]
 800a830:	2b01      	cmp	r3, #1
 800a832:	f77f ae2e 	ble.w	800a492 <_dtoa_r+0x7ba>
 800a836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a838:	9308      	str	r3, [sp, #32]
 800a83a:	2001      	movs	r0, #1
 800a83c:	e64d      	b.n	800a4da <_dtoa_r+0x802>
 800a83e:	f1bb 0f00 	cmp.w	fp, #0
 800a842:	f77f aed9 	ble.w	800a5f8 <_dtoa_r+0x920>
 800a846:	4656      	mov	r6, sl
 800a848:	9802      	ldr	r0, [sp, #8]
 800a84a:	4621      	mov	r1, r4
 800a84c:	f7ff f9bc 	bl	8009bc8 <quorem>
 800a850:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a854:	f806 3b01 	strb.w	r3, [r6], #1
 800a858:	eba6 020a 	sub.w	r2, r6, sl
 800a85c:	4593      	cmp	fp, r2
 800a85e:	ddb4      	ble.n	800a7ca <_dtoa_r+0xaf2>
 800a860:	9902      	ldr	r1, [sp, #8]
 800a862:	2300      	movs	r3, #0
 800a864:	220a      	movs	r2, #10
 800a866:	4648      	mov	r0, r9
 800a868:	f000 fcb4 	bl	800b1d4 <__multadd>
 800a86c:	9002      	str	r0, [sp, #8]
 800a86e:	e7eb      	b.n	800a848 <_dtoa_r+0xb70>
 800a870:	0800c6d2 	.word	0x0800c6d2
 800a874:	0800c656 	.word	0x0800c656

0800a878 <_free_r>:
 800a878:	b538      	push	{r3, r4, r5, lr}
 800a87a:	4605      	mov	r5, r0
 800a87c:	2900      	cmp	r1, #0
 800a87e:	d041      	beq.n	800a904 <_free_r+0x8c>
 800a880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a884:	1f0c      	subs	r4, r1, #4
 800a886:	2b00      	cmp	r3, #0
 800a888:	bfb8      	it	lt
 800a88a:	18e4      	addlt	r4, r4, r3
 800a88c:	f000 fc34 	bl	800b0f8 <__malloc_lock>
 800a890:	4a1d      	ldr	r2, [pc, #116]	@ (800a908 <_free_r+0x90>)
 800a892:	6813      	ldr	r3, [r2, #0]
 800a894:	b933      	cbnz	r3, 800a8a4 <_free_r+0x2c>
 800a896:	6063      	str	r3, [r4, #4]
 800a898:	6014      	str	r4, [r2, #0]
 800a89a:	4628      	mov	r0, r5
 800a89c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8a0:	f000 bc30 	b.w	800b104 <__malloc_unlock>
 800a8a4:	42a3      	cmp	r3, r4
 800a8a6:	d908      	bls.n	800a8ba <_free_r+0x42>
 800a8a8:	6820      	ldr	r0, [r4, #0]
 800a8aa:	1821      	adds	r1, r4, r0
 800a8ac:	428b      	cmp	r3, r1
 800a8ae:	bf01      	itttt	eq
 800a8b0:	6819      	ldreq	r1, [r3, #0]
 800a8b2:	685b      	ldreq	r3, [r3, #4]
 800a8b4:	1809      	addeq	r1, r1, r0
 800a8b6:	6021      	streq	r1, [r4, #0]
 800a8b8:	e7ed      	b.n	800a896 <_free_r+0x1e>
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	b10b      	cbz	r3, 800a8c4 <_free_r+0x4c>
 800a8c0:	42a3      	cmp	r3, r4
 800a8c2:	d9fa      	bls.n	800a8ba <_free_r+0x42>
 800a8c4:	6811      	ldr	r1, [r2, #0]
 800a8c6:	1850      	adds	r0, r2, r1
 800a8c8:	42a0      	cmp	r0, r4
 800a8ca:	d10b      	bne.n	800a8e4 <_free_r+0x6c>
 800a8cc:	6820      	ldr	r0, [r4, #0]
 800a8ce:	4401      	add	r1, r0
 800a8d0:	1850      	adds	r0, r2, r1
 800a8d2:	4283      	cmp	r3, r0
 800a8d4:	6011      	str	r1, [r2, #0]
 800a8d6:	d1e0      	bne.n	800a89a <_free_r+0x22>
 800a8d8:	6818      	ldr	r0, [r3, #0]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	6053      	str	r3, [r2, #4]
 800a8de:	4408      	add	r0, r1
 800a8e0:	6010      	str	r0, [r2, #0]
 800a8e2:	e7da      	b.n	800a89a <_free_r+0x22>
 800a8e4:	d902      	bls.n	800a8ec <_free_r+0x74>
 800a8e6:	230c      	movs	r3, #12
 800a8e8:	602b      	str	r3, [r5, #0]
 800a8ea:	e7d6      	b.n	800a89a <_free_r+0x22>
 800a8ec:	6820      	ldr	r0, [r4, #0]
 800a8ee:	1821      	adds	r1, r4, r0
 800a8f0:	428b      	cmp	r3, r1
 800a8f2:	bf04      	itt	eq
 800a8f4:	6819      	ldreq	r1, [r3, #0]
 800a8f6:	685b      	ldreq	r3, [r3, #4]
 800a8f8:	6063      	str	r3, [r4, #4]
 800a8fa:	bf04      	itt	eq
 800a8fc:	1809      	addeq	r1, r1, r0
 800a8fe:	6021      	streq	r1, [r4, #0]
 800a900:	6054      	str	r4, [r2, #4]
 800a902:	e7ca      	b.n	800a89a <_free_r+0x22>
 800a904:	bd38      	pop	{r3, r4, r5, pc}
 800a906:	bf00      	nop
 800a908:	20000aa0 	.word	0x20000aa0

0800a90c <rshift>:
 800a90c:	6903      	ldr	r3, [r0, #16]
 800a90e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a912:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a916:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a91a:	f100 0414 	add.w	r4, r0, #20
 800a91e:	dd45      	ble.n	800a9ac <rshift+0xa0>
 800a920:	f011 011f 	ands.w	r1, r1, #31
 800a924:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a928:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a92c:	d10c      	bne.n	800a948 <rshift+0x3c>
 800a92e:	f100 0710 	add.w	r7, r0, #16
 800a932:	4629      	mov	r1, r5
 800a934:	42b1      	cmp	r1, r6
 800a936:	d334      	bcc.n	800a9a2 <rshift+0x96>
 800a938:	1a9b      	subs	r3, r3, r2
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	1eea      	subs	r2, r5, #3
 800a93e:	4296      	cmp	r6, r2
 800a940:	bf38      	it	cc
 800a942:	2300      	movcc	r3, #0
 800a944:	4423      	add	r3, r4
 800a946:	e015      	b.n	800a974 <rshift+0x68>
 800a948:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a94c:	f1c1 0820 	rsb	r8, r1, #32
 800a950:	40cf      	lsrs	r7, r1
 800a952:	f105 0e04 	add.w	lr, r5, #4
 800a956:	46a1      	mov	r9, r4
 800a958:	4576      	cmp	r6, lr
 800a95a:	46f4      	mov	ip, lr
 800a95c:	d815      	bhi.n	800a98a <rshift+0x7e>
 800a95e:	1a9a      	subs	r2, r3, r2
 800a960:	0092      	lsls	r2, r2, #2
 800a962:	3a04      	subs	r2, #4
 800a964:	3501      	adds	r5, #1
 800a966:	42ae      	cmp	r6, r5
 800a968:	bf38      	it	cc
 800a96a:	2200      	movcc	r2, #0
 800a96c:	18a3      	adds	r3, r4, r2
 800a96e:	50a7      	str	r7, [r4, r2]
 800a970:	b107      	cbz	r7, 800a974 <rshift+0x68>
 800a972:	3304      	adds	r3, #4
 800a974:	1b1a      	subs	r2, r3, r4
 800a976:	42a3      	cmp	r3, r4
 800a978:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a97c:	bf08      	it	eq
 800a97e:	2300      	moveq	r3, #0
 800a980:	6102      	str	r2, [r0, #16]
 800a982:	bf08      	it	eq
 800a984:	6143      	streq	r3, [r0, #20]
 800a986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a98a:	f8dc c000 	ldr.w	ip, [ip]
 800a98e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a992:	ea4c 0707 	orr.w	r7, ip, r7
 800a996:	f849 7b04 	str.w	r7, [r9], #4
 800a99a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a99e:	40cf      	lsrs	r7, r1
 800a9a0:	e7da      	b.n	800a958 <rshift+0x4c>
 800a9a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a9a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a9aa:	e7c3      	b.n	800a934 <rshift+0x28>
 800a9ac:	4623      	mov	r3, r4
 800a9ae:	e7e1      	b.n	800a974 <rshift+0x68>

0800a9b0 <__hexdig_fun>:
 800a9b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a9b4:	2b09      	cmp	r3, #9
 800a9b6:	d802      	bhi.n	800a9be <__hexdig_fun+0xe>
 800a9b8:	3820      	subs	r0, #32
 800a9ba:	b2c0      	uxtb	r0, r0
 800a9bc:	4770      	bx	lr
 800a9be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a9c2:	2b05      	cmp	r3, #5
 800a9c4:	d801      	bhi.n	800a9ca <__hexdig_fun+0x1a>
 800a9c6:	3847      	subs	r0, #71	@ 0x47
 800a9c8:	e7f7      	b.n	800a9ba <__hexdig_fun+0xa>
 800a9ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a9ce:	2b05      	cmp	r3, #5
 800a9d0:	d801      	bhi.n	800a9d6 <__hexdig_fun+0x26>
 800a9d2:	3827      	subs	r0, #39	@ 0x27
 800a9d4:	e7f1      	b.n	800a9ba <__hexdig_fun+0xa>
 800a9d6:	2000      	movs	r0, #0
 800a9d8:	4770      	bx	lr
	...

0800a9dc <__gethex>:
 800a9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e0:	b085      	sub	sp, #20
 800a9e2:	468a      	mov	sl, r1
 800a9e4:	9302      	str	r3, [sp, #8]
 800a9e6:	680b      	ldr	r3, [r1, #0]
 800a9e8:	9001      	str	r0, [sp, #4]
 800a9ea:	4690      	mov	r8, r2
 800a9ec:	1c9c      	adds	r4, r3, #2
 800a9ee:	46a1      	mov	r9, r4
 800a9f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a9f4:	2830      	cmp	r0, #48	@ 0x30
 800a9f6:	d0fa      	beq.n	800a9ee <__gethex+0x12>
 800a9f8:	eba9 0303 	sub.w	r3, r9, r3
 800a9fc:	f1a3 0b02 	sub.w	fp, r3, #2
 800aa00:	f7ff ffd6 	bl	800a9b0 <__hexdig_fun>
 800aa04:	4605      	mov	r5, r0
 800aa06:	2800      	cmp	r0, #0
 800aa08:	d168      	bne.n	800aadc <__gethex+0x100>
 800aa0a:	49a0      	ldr	r1, [pc, #640]	@ (800ac8c <__gethex+0x2b0>)
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	4648      	mov	r0, r9
 800aa10:	f7ff f837 	bl	8009a82 <strncmp>
 800aa14:	4607      	mov	r7, r0
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d167      	bne.n	800aaea <__gethex+0x10e>
 800aa1a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800aa1e:	4626      	mov	r6, r4
 800aa20:	f7ff ffc6 	bl	800a9b0 <__hexdig_fun>
 800aa24:	2800      	cmp	r0, #0
 800aa26:	d062      	beq.n	800aaee <__gethex+0x112>
 800aa28:	4623      	mov	r3, r4
 800aa2a:	7818      	ldrb	r0, [r3, #0]
 800aa2c:	2830      	cmp	r0, #48	@ 0x30
 800aa2e:	4699      	mov	r9, r3
 800aa30:	f103 0301 	add.w	r3, r3, #1
 800aa34:	d0f9      	beq.n	800aa2a <__gethex+0x4e>
 800aa36:	f7ff ffbb 	bl	800a9b0 <__hexdig_fun>
 800aa3a:	fab0 f580 	clz	r5, r0
 800aa3e:	096d      	lsrs	r5, r5, #5
 800aa40:	f04f 0b01 	mov.w	fp, #1
 800aa44:	464a      	mov	r2, r9
 800aa46:	4616      	mov	r6, r2
 800aa48:	3201      	adds	r2, #1
 800aa4a:	7830      	ldrb	r0, [r6, #0]
 800aa4c:	f7ff ffb0 	bl	800a9b0 <__hexdig_fun>
 800aa50:	2800      	cmp	r0, #0
 800aa52:	d1f8      	bne.n	800aa46 <__gethex+0x6a>
 800aa54:	498d      	ldr	r1, [pc, #564]	@ (800ac8c <__gethex+0x2b0>)
 800aa56:	2201      	movs	r2, #1
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f7ff f812 	bl	8009a82 <strncmp>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d13f      	bne.n	800aae2 <__gethex+0x106>
 800aa62:	b944      	cbnz	r4, 800aa76 <__gethex+0x9a>
 800aa64:	1c74      	adds	r4, r6, #1
 800aa66:	4622      	mov	r2, r4
 800aa68:	4616      	mov	r6, r2
 800aa6a:	3201      	adds	r2, #1
 800aa6c:	7830      	ldrb	r0, [r6, #0]
 800aa6e:	f7ff ff9f 	bl	800a9b0 <__hexdig_fun>
 800aa72:	2800      	cmp	r0, #0
 800aa74:	d1f8      	bne.n	800aa68 <__gethex+0x8c>
 800aa76:	1ba4      	subs	r4, r4, r6
 800aa78:	00a7      	lsls	r7, r4, #2
 800aa7a:	7833      	ldrb	r3, [r6, #0]
 800aa7c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800aa80:	2b50      	cmp	r3, #80	@ 0x50
 800aa82:	d13e      	bne.n	800ab02 <__gethex+0x126>
 800aa84:	7873      	ldrb	r3, [r6, #1]
 800aa86:	2b2b      	cmp	r3, #43	@ 0x2b
 800aa88:	d033      	beq.n	800aaf2 <__gethex+0x116>
 800aa8a:	2b2d      	cmp	r3, #45	@ 0x2d
 800aa8c:	d034      	beq.n	800aaf8 <__gethex+0x11c>
 800aa8e:	1c71      	adds	r1, r6, #1
 800aa90:	2400      	movs	r4, #0
 800aa92:	7808      	ldrb	r0, [r1, #0]
 800aa94:	f7ff ff8c 	bl	800a9b0 <__hexdig_fun>
 800aa98:	1e43      	subs	r3, r0, #1
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	2b18      	cmp	r3, #24
 800aa9e:	d830      	bhi.n	800ab02 <__gethex+0x126>
 800aaa0:	f1a0 0210 	sub.w	r2, r0, #16
 800aaa4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aaa8:	f7ff ff82 	bl	800a9b0 <__hexdig_fun>
 800aaac:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800aab0:	fa5f fc8c 	uxtb.w	ip, ip
 800aab4:	f1bc 0f18 	cmp.w	ip, #24
 800aab8:	f04f 030a 	mov.w	r3, #10
 800aabc:	d91e      	bls.n	800aafc <__gethex+0x120>
 800aabe:	b104      	cbz	r4, 800aac2 <__gethex+0xe6>
 800aac0:	4252      	negs	r2, r2
 800aac2:	4417      	add	r7, r2
 800aac4:	f8ca 1000 	str.w	r1, [sl]
 800aac8:	b1ed      	cbz	r5, 800ab06 <__gethex+0x12a>
 800aaca:	f1bb 0f00 	cmp.w	fp, #0
 800aace:	bf0c      	ite	eq
 800aad0:	2506      	moveq	r5, #6
 800aad2:	2500      	movne	r5, #0
 800aad4:	4628      	mov	r0, r5
 800aad6:	b005      	add	sp, #20
 800aad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aadc:	2500      	movs	r5, #0
 800aade:	462c      	mov	r4, r5
 800aae0:	e7b0      	b.n	800aa44 <__gethex+0x68>
 800aae2:	2c00      	cmp	r4, #0
 800aae4:	d1c7      	bne.n	800aa76 <__gethex+0x9a>
 800aae6:	4627      	mov	r7, r4
 800aae8:	e7c7      	b.n	800aa7a <__gethex+0x9e>
 800aaea:	464e      	mov	r6, r9
 800aaec:	462f      	mov	r7, r5
 800aaee:	2501      	movs	r5, #1
 800aaf0:	e7c3      	b.n	800aa7a <__gethex+0x9e>
 800aaf2:	2400      	movs	r4, #0
 800aaf4:	1cb1      	adds	r1, r6, #2
 800aaf6:	e7cc      	b.n	800aa92 <__gethex+0xb6>
 800aaf8:	2401      	movs	r4, #1
 800aafa:	e7fb      	b.n	800aaf4 <__gethex+0x118>
 800aafc:	fb03 0002 	mla	r0, r3, r2, r0
 800ab00:	e7ce      	b.n	800aaa0 <__gethex+0xc4>
 800ab02:	4631      	mov	r1, r6
 800ab04:	e7de      	b.n	800aac4 <__gethex+0xe8>
 800ab06:	eba6 0309 	sub.w	r3, r6, r9
 800ab0a:	3b01      	subs	r3, #1
 800ab0c:	4629      	mov	r1, r5
 800ab0e:	2b07      	cmp	r3, #7
 800ab10:	dc0a      	bgt.n	800ab28 <__gethex+0x14c>
 800ab12:	9801      	ldr	r0, [sp, #4]
 800ab14:	f000 fafc 	bl	800b110 <_Balloc>
 800ab18:	4604      	mov	r4, r0
 800ab1a:	b940      	cbnz	r0, 800ab2e <__gethex+0x152>
 800ab1c:	4b5c      	ldr	r3, [pc, #368]	@ (800ac90 <__gethex+0x2b4>)
 800ab1e:	4602      	mov	r2, r0
 800ab20:	21e4      	movs	r1, #228	@ 0xe4
 800ab22:	485c      	ldr	r0, [pc, #368]	@ (800ac94 <__gethex+0x2b8>)
 800ab24:	f001 f9d8 	bl	800bed8 <__assert_func>
 800ab28:	3101      	adds	r1, #1
 800ab2a:	105b      	asrs	r3, r3, #1
 800ab2c:	e7ef      	b.n	800ab0e <__gethex+0x132>
 800ab2e:	f100 0a14 	add.w	sl, r0, #20
 800ab32:	2300      	movs	r3, #0
 800ab34:	4655      	mov	r5, sl
 800ab36:	469b      	mov	fp, r3
 800ab38:	45b1      	cmp	r9, r6
 800ab3a:	d337      	bcc.n	800abac <__gethex+0x1d0>
 800ab3c:	f845 bb04 	str.w	fp, [r5], #4
 800ab40:	eba5 050a 	sub.w	r5, r5, sl
 800ab44:	10ad      	asrs	r5, r5, #2
 800ab46:	6125      	str	r5, [r4, #16]
 800ab48:	4658      	mov	r0, fp
 800ab4a:	f000 fbd3 	bl	800b2f4 <__hi0bits>
 800ab4e:	016d      	lsls	r5, r5, #5
 800ab50:	f8d8 6000 	ldr.w	r6, [r8]
 800ab54:	1a2d      	subs	r5, r5, r0
 800ab56:	42b5      	cmp	r5, r6
 800ab58:	dd54      	ble.n	800ac04 <__gethex+0x228>
 800ab5a:	1bad      	subs	r5, r5, r6
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f000 ff5f 	bl	800ba22 <__any_on>
 800ab64:	4681      	mov	r9, r0
 800ab66:	b178      	cbz	r0, 800ab88 <__gethex+0x1ac>
 800ab68:	1e6b      	subs	r3, r5, #1
 800ab6a:	1159      	asrs	r1, r3, #5
 800ab6c:	f003 021f 	and.w	r2, r3, #31
 800ab70:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ab74:	f04f 0901 	mov.w	r9, #1
 800ab78:	fa09 f202 	lsl.w	r2, r9, r2
 800ab7c:	420a      	tst	r2, r1
 800ab7e:	d003      	beq.n	800ab88 <__gethex+0x1ac>
 800ab80:	454b      	cmp	r3, r9
 800ab82:	dc36      	bgt.n	800abf2 <__gethex+0x216>
 800ab84:	f04f 0902 	mov.w	r9, #2
 800ab88:	4629      	mov	r1, r5
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	f7ff febe 	bl	800a90c <rshift>
 800ab90:	442f      	add	r7, r5
 800ab92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab96:	42bb      	cmp	r3, r7
 800ab98:	da42      	bge.n	800ac20 <__gethex+0x244>
 800ab9a:	9801      	ldr	r0, [sp, #4]
 800ab9c:	4621      	mov	r1, r4
 800ab9e:	f000 faf7 	bl	800b190 <_Bfree>
 800aba2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aba4:	2300      	movs	r3, #0
 800aba6:	6013      	str	r3, [r2, #0]
 800aba8:	25a3      	movs	r5, #163	@ 0xa3
 800abaa:	e793      	b.n	800aad4 <__gethex+0xf8>
 800abac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800abb0:	2a2e      	cmp	r2, #46	@ 0x2e
 800abb2:	d012      	beq.n	800abda <__gethex+0x1fe>
 800abb4:	2b20      	cmp	r3, #32
 800abb6:	d104      	bne.n	800abc2 <__gethex+0x1e6>
 800abb8:	f845 bb04 	str.w	fp, [r5], #4
 800abbc:	f04f 0b00 	mov.w	fp, #0
 800abc0:	465b      	mov	r3, fp
 800abc2:	7830      	ldrb	r0, [r6, #0]
 800abc4:	9303      	str	r3, [sp, #12]
 800abc6:	f7ff fef3 	bl	800a9b0 <__hexdig_fun>
 800abca:	9b03      	ldr	r3, [sp, #12]
 800abcc:	f000 000f 	and.w	r0, r0, #15
 800abd0:	4098      	lsls	r0, r3
 800abd2:	ea4b 0b00 	orr.w	fp, fp, r0
 800abd6:	3304      	adds	r3, #4
 800abd8:	e7ae      	b.n	800ab38 <__gethex+0x15c>
 800abda:	45b1      	cmp	r9, r6
 800abdc:	d8ea      	bhi.n	800abb4 <__gethex+0x1d8>
 800abde:	492b      	ldr	r1, [pc, #172]	@ (800ac8c <__gethex+0x2b0>)
 800abe0:	9303      	str	r3, [sp, #12]
 800abe2:	2201      	movs	r2, #1
 800abe4:	4630      	mov	r0, r6
 800abe6:	f7fe ff4c 	bl	8009a82 <strncmp>
 800abea:	9b03      	ldr	r3, [sp, #12]
 800abec:	2800      	cmp	r0, #0
 800abee:	d1e1      	bne.n	800abb4 <__gethex+0x1d8>
 800abf0:	e7a2      	b.n	800ab38 <__gethex+0x15c>
 800abf2:	1ea9      	subs	r1, r5, #2
 800abf4:	4620      	mov	r0, r4
 800abf6:	f000 ff14 	bl	800ba22 <__any_on>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	d0c2      	beq.n	800ab84 <__gethex+0x1a8>
 800abfe:	f04f 0903 	mov.w	r9, #3
 800ac02:	e7c1      	b.n	800ab88 <__gethex+0x1ac>
 800ac04:	da09      	bge.n	800ac1a <__gethex+0x23e>
 800ac06:	1b75      	subs	r5, r6, r5
 800ac08:	4621      	mov	r1, r4
 800ac0a:	9801      	ldr	r0, [sp, #4]
 800ac0c:	462a      	mov	r2, r5
 800ac0e:	f000 fccf 	bl	800b5b0 <__lshift>
 800ac12:	1b7f      	subs	r7, r7, r5
 800ac14:	4604      	mov	r4, r0
 800ac16:	f100 0a14 	add.w	sl, r0, #20
 800ac1a:	f04f 0900 	mov.w	r9, #0
 800ac1e:	e7b8      	b.n	800ab92 <__gethex+0x1b6>
 800ac20:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac24:	42bd      	cmp	r5, r7
 800ac26:	dd6f      	ble.n	800ad08 <__gethex+0x32c>
 800ac28:	1bed      	subs	r5, r5, r7
 800ac2a:	42ae      	cmp	r6, r5
 800ac2c:	dc34      	bgt.n	800ac98 <__gethex+0x2bc>
 800ac2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d022      	beq.n	800ac7c <__gethex+0x2a0>
 800ac36:	2b03      	cmp	r3, #3
 800ac38:	d024      	beq.n	800ac84 <__gethex+0x2a8>
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d115      	bne.n	800ac6a <__gethex+0x28e>
 800ac3e:	42ae      	cmp	r6, r5
 800ac40:	d113      	bne.n	800ac6a <__gethex+0x28e>
 800ac42:	2e01      	cmp	r6, #1
 800ac44:	d10b      	bne.n	800ac5e <__gethex+0x282>
 800ac46:	9a02      	ldr	r2, [sp, #8]
 800ac48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ac4c:	6013      	str	r3, [r2, #0]
 800ac4e:	2301      	movs	r3, #1
 800ac50:	6123      	str	r3, [r4, #16]
 800ac52:	f8ca 3000 	str.w	r3, [sl]
 800ac56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac58:	2562      	movs	r5, #98	@ 0x62
 800ac5a:	601c      	str	r4, [r3, #0]
 800ac5c:	e73a      	b.n	800aad4 <__gethex+0xf8>
 800ac5e:	1e71      	subs	r1, r6, #1
 800ac60:	4620      	mov	r0, r4
 800ac62:	f000 fede 	bl	800ba22 <__any_on>
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d1ed      	bne.n	800ac46 <__gethex+0x26a>
 800ac6a:	9801      	ldr	r0, [sp, #4]
 800ac6c:	4621      	mov	r1, r4
 800ac6e:	f000 fa8f 	bl	800b190 <_Bfree>
 800ac72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac74:	2300      	movs	r3, #0
 800ac76:	6013      	str	r3, [r2, #0]
 800ac78:	2550      	movs	r5, #80	@ 0x50
 800ac7a:	e72b      	b.n	800aad4 <__gethex+0xf8>
 800ac7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d1f3      	bne.n	800ac6a <__gethex+0x28e>
 800ac82:	e7e0      	b.n	800ac46 <__gethex+0x26a>
 800ac84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d1dd      	bne.n	800ac46 <__gethex+0x26a>
 800ac8a:	e7ee      	b.n	800ac6a <__gethex+0x28e>
 800ac8c:	0800c618 	.word	0x0800c618
 800ac90:	0800c6d2 	.word	0x0800c6d2
 800ac94:	0800c6e3 	.word	0x0800c6e3
 800ac98:	1e6f      	subs	r7, r5, #1
 800ac9a:	f1b9 0f00 	cmp.w	r9, #0
 800ac9e:	d130      	bne.n	800ad02 <__gethex+0x326>
 800aca0:	b127      	cbz	r7, 800acac <__gethex+0x2d0>
 800aca2:	4639      	mov	r1, r7
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 febc 	bl	800ba22 <__any_on>
 800acaa:	4681      	mov	r9, r0
 800acac:	117a      	asrs	r2, r7, #5
 800acae:	2301      	movs	r3, #1
 800acb0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800acb4:	f007 071f 	and.w	r7, r7, #31
 800acb8:	40bb      	lsls	r3, r7
 800acba:	4213      	tst	r3, r2
 800acbc:	4629      	mov	r1, r5
 800acbe:	4620      	mov	r0, r4
 800acc0:	bf18      	it	ne
 800acc2:	f049 0902 	orrne.w	r9, r9, #2
 800acc6:	f7ff fe21 	bl	800a90c <rshift>
 800acca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800acce:	1b76      	subs	r6, r6, r5
 800acd0:	2502      	movs	r5, #2
 800acd2:	f1b9 0f00 	cmp.w	r9, #0
 800acd6:	d047      	beq.n	800ad68 <__gethex+0x38c>
 800acd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800acdc:	2b02      	cmp	r3, #2
 800acde:	d015      	beq.n	800ad0c <__gethex+0x330>
 800ace0:	2b03      	cmp	r3, #3
 800ace2:	d017      	beq.n	800ad14 <__gethex+0x338>
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	d109      	bne.n	800acfc <__gethex+0x320>
 800ace8:	f019 0f02 	tst.w	r9, #2
 800acec:	d006      	beq.n	800acfc <__gethex+0x320>
 800acee:	f8da 3000 	ldr.w	r3, [sl]
 800acf2:	ea49 0903 	orr.w	r9, r9, r3
 800acf6:	f019 0f01 	tst.w	r9, #1
 800acfa:	d10e      	bne.n	800ad1a <__gethex+0x33e>
 800acfc:	f045 0510 	orr.w	r5, r5, #16
 800ad00:	e032      	b.n	800ad68 <__gethex+0x38c>
 800ad02:	f04f 0901 	mov.w	r9, #1
 800ad06:	e7d1      	b.n	800acac <__gethex+0x2d0>
 800ad08:	2501      	movs	r5, #1
 800ad0a:	e7e2      	b.n	800acd2 <__gethex+0x2f6>
 800ad0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad0e:	f1c3 0301 	rsb	r3, r3, #1
 800ad12:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d0f0      	beq.n	800acfc <__gethex+0x320>
 800ad1a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad1e:	f104 0314 	add.w	r3, r4, #20
 800ad22:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ad26:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ad2a:	f04f 0c00 	mov.w	ip, #0
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad34:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800ad38:	d01b      	beq.n	800ad72 <__gethex+0x396>
 800ad3a:	3201      	adds	r2, #1
 800ad3c:	6002      	str	r2, [r0, #0]
 800ad3e:	2d02      	cmp	r5, #2
 800ad40:	f104 0314 	add.w	r3, r4, #20
 800ad44:	d13c      	bne.n	800adc0 <__gethex+0x3e4>
 800ad46:	f8d8 2000 	ldr.w	r2, [r8]
 800ad4a:	3a01      	subs	r2, #1
 800ad4c:	42b2      	cmp	r2, r6
 800ad4e:	d109      	bne.n	800ad64 <__gethex+0x388>
 800ad50:	1171      	asrs	r1, r6, #5
 800ad52:	2201      	movs	r2, #1
 800ad54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ad58:	f006 061f 	and.w	r6, r6, #31
 800ad5c:	fa02 f606 	lsl.w	r6, r2, r6
 800ad60:	421e      	tst	r6, r3
 800ad62:	d13a      	bne.n	800adda <__gethex+0x3fe>
 800ad64:	f045 0520 	orr.w	r5, r5, #32
 800ad68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad6a:	601c      	str	r4, [r3, #0]
 800ad6c:	9b02      	ldr	r3, [sp, #8]
 800ad6e:	601f      	str	r7, [r3, #0]
 800ad70:	e6b0      	b.n	800aad4 <__gethex+0xf8>
 800ad72:	4299      	cmp	r1, r3
 800ad74:	f843 cc04 	str.w	ip, [r3, #-4]
 800ad78:	d8d9      	bhi.n	800ad2e <__gethex+0x352>
 800ad7a:	68a3      	ldr	r3, [r4, #8]
 800ad7c:	459b      	cmp	fp, r3
 800ad7e:	db17      	blt.n	800adb0 <__gethex+0x3d4>
 800ad80:	6861      	ldr	r1, [r4, #4]
 800ad82:	9801      	ldr	r0, [sp, #4]
 800ad84:	3101      	adds	r1, #1
 800ad86:	f000 f9c3 	bl	800b110 <_Balloc>
 800ad8a:	4681      	mov	r9, r0
 800ad8c:	b918      	cbnz	r0, 800ad96 <__gethex+0x3ba>
 800ad8e:	4b1a      	ldr	r3, [pc, #104]	@ (800adf8 <__gethex+0x41c>)
 800ad90:	4602      	mov	r2, r0
 800ad92:	2184      	movs	r1, #132	@ 0x84
 800ad94:	e6c5      	b.n	800ab22 <__gethex+0x146>
 800ad96:	6922      	ldr	r2, [r4, #16]
 800ad98:	3202      	adds	r2, #2
 800ad9a:	f104 010c 	add.w	r1, r4, #12
 800ad9e:	0092      	lsls	r2, r2, #2
 800ada0:	300c      	adds	r0, #12
 800ada2:	f7fe fef8 	bl	8009b96 <memcpy>
 800ada6:	4621      	mov	r1, r4
 800ada8:	9801      	ldr	r0, [sp, #4]
 800adaa:	f000 f9f1 	bl	800b190 <_Bfree>
 800adae:	464c      	mov	r4, r9
 800adb0:	6923      	ldr	r3, [r4, #16]
 800adb2:	1c5a      	adds	r2, r3, #1
 800adb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800adb8:	6122      	str	r2, [r4, #16]
 800adba:	2201      	movs	r2, #1
 800adbc:	615a      	str	r2, [r3, #20]
 800adbe:	e7be      	b.n	800ad3e <__gethex+0x362>
 800adc0:	6922      	ldr	r2, [r4, #16]
 800adc2:	455a      	cmp	r2, fp
 800adc4:	dd0b      	ble.n	800adde <__gethex+0x402>
 800adc6:	2101      	movs	r1, #1
 800adc8:	4620      	mov	r0, r4
 800adca:	f7ff fd9f 	bl	800a90c <rshift>
 800adce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800add2:	3701      	adds	r7, #1
 800add4:	42bb      	cmp	r3, r7
 800add6:	f6ff aee0 	blt.w	800ab9a <__gethex+0x1be>
 800adda:	2501      	movs	r5, #1
 800addc:	e7c2      	b.n	800ad64 <__gethex+0x388>
 800adde:	f016 061f 	ands.w	r6, r6, #31
 800ade2:	d0fa      	beq.n	800adda <__gethex+0x3fe>
 800ade4:	4453      	add	r3, sl
 800ade6:	f1c6 0620 	rsb	r6, r6, #32
 800adea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800adee:	f000 fa81 	bl	800b2f4 <__hi0bits>
 800adf2:	42b0      	cmp	r0, r6
 800adf4:	dbe7      	blt.n	800adc6 <__gethex+0x3ea>
 800adf6:	e7f0      	b.n	800adda <__gethex+0x3fe>
 800adf8:	0800c6d2 	.word	0x0800c6d2

0800adfc <L_shift>:
 800adfc:	f1c2 0208 	rsb	r2, r2, #8
 800ae00:	0092      	lsls	r2, r2, #2
 800ae02:	b570      	push	{r4, r5, r6, lr}
 800ae04:	f1c2 0620 	rsb	r6, r2, #32
 800ae08:	6843      	ldr	r3, [r0, #4]
 800ae0a:	6804      	ldr	r4, [r0, #0]
 800ae0c:	fa03 f506 	lsl.w	r5, r3, r6
 800ae10:	432c      	orrs	r4, r5
 800ae12:	40d3      	lsrs	r3, r2
 800ae14:	6004      	str	r4, [r0, #0]
 800ae16:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae1a:	4288      	cmp	r0, r1
 800ae1c:	d3f4      	bcc.n	800ae08 <L_shift+0xc>
 800ae1e:	bd70      	pop	{r4, r5, r6, pc}

0800ae20 <__match>:
 800ae20:	b530      	push	{r4, r5, lr}
 800ae22:	6803      	ldr	r3, [r0, #0]
 800ae24:	3301      	adds	r3, #1
 800ae26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae2a:	b914      	cbnz	r4, 800ae32 <__match+0x12>
 800ae2c:	6003      	str	r3, [r0, #0]
 800ae2e:	2001      	movs	r0, #1
 800ae30:	bd30      	pop	{r4, r5, pc}
 800ae32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae36:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ae3a:	2d19      	cmp	r5, #25
 800ae3c:	bf98      	it	ls
 800ae3e:	3220      	addls	r2, #32
 800ae40:	42a2      	cmp	r2, r4
 800ae42:	d0f0      	beq.n	800ae26 <__match+0x6>
 800ae44:	2000      	movs	r0, #0
 800ae46:	e7f3      	b.n	800ae30 <__match+0x10>

0800ae48 <__hexnan>:
 800ae48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4c:	680b      	ldr	r3, [r1, #0]
 800ae4e:	6801      	ldr	r1, [r0, #0]
 800ae50:	115e      	asrs	r6, r3, #5
 800ae52:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ae56:	f013 031f 	ands.w	r3, r3, #31
 800ae5a:	b087      	sub	sp, #28
 800ae5c:	bf18      	it	ne
 800ae5e:	3604      	addne	r6, #4
 800ae60:	2500      	movs	r5, #0
 800ae62:	1f37      	subs	r7, r6, #4
 800ae64:	4682      	mov	sl, r0
 800ae66:	4690      	mov	r8, r2
 800ae68:	9301      	str	r3, [sp, #4]
 800ae6a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ae6e:	46b9      	mov	r9, r7
 800ae70:	463c      	mov	r4, r7
 800ae72:	9502      	str	r5, [sp, #8]
 800ae74:	46ab      	mov	fp, r5
 800ae76:	784a      	ldrb	r2, [r1, #1]
 800ae78:	1c4b      	adds	r3, r1, #1
 800ae7a:	9303      	str	r3, [sp, #12]
 800ae7c:	b342      	cbz	r2, 800aed0 <__hexnan+0x88>
 800ae7e:	4610      	mov	r0, r2
 800ae80:	9105      	str	r1, [sp, #20]
 800ae82:	9204      	str	r2, [sp, #16]
 800ae84:	f7ff fd94 	bl	800a9b0 <__hexdig_fun>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	d151      	bne.n	800af30 <__hexnan+0xe8>
 800ae8c:	9a04      	ldr	r2, [sp, #16]
 800ae8e:	9905      	ldr	r1, [sp, #20]
 800ae90:	2a20      	cmp	r2, #32
 800ae92:	d818      	bhi.n	800aec6 <__hexnan+0x7e>
 800ae94:	9b02      	ldr	r3, [sp, #8]
 800ae96:	459b      	cmp	fp, r3
 800ae98:	dd13      	ble.n	800aec2 <__hexnan+0x7a>
 800ae9a:	454c      	cmp	r4, r9
 800ae9c:	d206      	bcs.n	800aeac <__hexnan+0x64>
 800ae9e:	2d07      	cmp	r5, #7
 800aea0:	dc04      	bgt.n	800aeac <__hexnan+0x64>
 800aea2:	462a      	mov	r2, r5
 800aea4:	4649      	mov	r1, r9
 800aea6:	4620      	mov	r0, r4
 800aea8:	f7ff ffa8 	bl	800adfc <L_shift>
 800aeac:	4544      	cmp	r4, r8
 800aeae:	d952      	bls.n	800af56 <__hexnan+0x10e>
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	f1a4 0904 	sub.w	r9, r4, #4
 800aeb6:	f844 3c04 	str.w	r3, [r4, #-4]
 800aeba:	f8cd b008 	str.w	fp, [sp, #8]
 800aebe:	464c      	mov	r4, r9
 800aec0:	461d      	mov	r5, r3
 800aec2:	9903      	ldr	r1, [sp, #12]
 800aec4:	e7d7      	b.n	800ae76 <__hexnan+0x2e>
 800aec6:	2a29      	cmp	r2, #41	@ 0x29
 800aec8:	d157      	bne.n	800af7a <__hexnan+0x132>
 800aeca:	3102      	adds	r1, #2
 800aecc:	f8ca 1000 	str.w	r1, [sl]
 800aed0:	f1bb 0f00 	cmp.w	fp, #0
 800aed4:	d051      	beq.n	800af7a <__hexnan+0x132>
 800aed6:	454c      	cmp	r4, r9
 800aed8:	d206      	bcs.n	800aee8 <__hexnan+0xa0>
 800aeda:	2d07      	cmp	r5, #7
 800aedc:	dc04      	bgt.n	800aee8 <__hexnan+0xa0>
 800aede:	462a      	mov	r2, r5
 800aee0:	4649      	mov	r1, r9
 800aee2:	4620      	mov	r0, r4
 800aee4:	f7ff ff8a 	bl	800adfc <L_shift>
 800aee8:	4544      	cmp	r4, r8
 800aeea:	d936      	bls.n	800af5a <__hexnan+0x112>
 800aeec:	f1a8 0204 	sub.w	r2, r8, #4
 800aef0:	4623      	mov	r3, r4
 800aef2:	f853 1b04 	ldr.w	r1, [r3], #4
 800aef6:	f842 1f04 	str.w	r1, [r2, #4]!
 800aefa:	429f      	cmp	r7, r3
 800aefc:	d2f9      	bcs.n	800aef2 <__hexnan+0xaa>
 800aefe:	1b3b      	subs	r3, r7, r4
 800af00:	f023 0303 	bic.w	r3, r3, #3
 800af04:	3304      	adds	r3, #4
 800af06:	3401      	adds	r4, #1
 800af08:	3e03      	subs	r6, #3
 800af0a:	42b4      	cmp	r4, r6
 800af0c:	bf88      	it	hi
 800af0e:	2304      	movhi	r3, #4
 800af10:	4443      	add	r3, r8
 800af12:	2200      	movs	r2, #0
 800af14:	f843 2b04 	str.w	r2, [r3], #4
 800af18:	429f      	cmp	r7, r3
 800af1a:	d2fb      	bcs.n	800af14 <__hexnan+0xcc>
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	b91b      	cbnz	r3, 800af28 <__hexnan+0xe0>
 800af20:	4547      	cmp	r7, r8
 800af22:	d128      	bne.n	800af76 <__hexnan+0x12e>
 800af24:	2301      	movs	r3, #1
 800af26:	603b      	str	r3, [r7, #0]
 800af28:	2005      	movs	r0, #5
 800af2a:	b007      	add	sp, #28
 800af2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af30:	3501      	adds	r5, #1
 800af32:	2d08      	cmp	r5, #8
 800af34:	f10b 0b01 	add.w	fp, fp, #1
 800af38:	dd06      	ble.n	800af48 <__hexnan+0x100>
 800af3a:	4544      	cmp	r4, r8
 800af3c:	d9c1      	bls.n	800aec2 <__hexnan+0x7a>
 800af3e:	2300      	movs	r3, #0
 800af40:	f844 3c04 	str.w	r3, [r4, #-4]
 800af44:	2501      	movs	r5, #1
 800af46:	3c04      	subs	r4, #4
 800af48:	6822      	ldr	r2, [r4, #0]
 800af4a:	f000 000f 	and.w	r0, r0, #15
 800af4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800af52:	6020      	str	r0, [r4, #0]
 800af54:	e7b5      	b.n	800aec2 <__hexnan+0x7a>
 800af56:	2508      	movs	r5, #8
 800af58:	e7b3      	b.n	800aec2 <__hexnan+0x7a>
 800af5a:	9b01      	ldr	r3, [sp, #4]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d0dd      	beq.n	800af1c <__hexnan+0xd4>
 800af60:	f1c3 0320 	rsb	r3, r3, #32
 800af64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af68:	40da      	lsrs	r2, r3
 800af6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800af6e:	4013      	ands	r3, r2
 800af70:	f846 3c04 	str.w	r3, [r6, #-4]
 800af74:	e7d2      	b.n	800af1c <__hexnan+0xd4>
 800af76:	3f04      	subs	r7, #4
 800af78:	e7d0      	b.n	800af1c <__hexnan+0xd4>
 800af7a:	2004      	movs	r0, #4
 800af7c:	e7d5      	b.n	800af2a <__hexnan+0xe2>
	...

0800af80 <malloc>:
 800af80:	4b02      	ldr	r3, [pc, #8]	@ (800af8c <malloc+0xc>)
 800af82:	4601      	mov	r1, r0
 800af84:	6818      	ldr	r0, [r3, #0]
 800af86:	f000 b825 	b.w	800afd4 <_malloc_r>
 800af8a:	bf00      	nop
 800af8c:	20000194 	.word	0x20000194

0800af90 <sbrk_aligned>:
 800af90:	b570      	push	{r4, r5, r6, lr}
 800af92:	4e0f      	ldr	r6, [pc, #60]	@ (800afd0 <sbrk_aligned+0x40>)
 800af94:	460c      	mov	r4, r1
 800af96:	6831      	ldr	r1, [r6, #0]
 800af98:	4605      	mov	r5, r0
 800af9a:	b911      	cbnz	r1, 800afa2 <sbrk_aligned+0x12>
 800af9c:	f000 ff8c 	bl	800beb8 <_sbrk_r>
 800afa0:	6030      	str	r0, [r6, #0]
 800afa2:	4621      	mov	r1, r4
 800afa4:	4628      	mov	r0, r5
 800afa6:	f000 ff87 	bl	800beb8 <_sbrk_r>
 800afaa:	1c43      	adds	r3, r0, #1
 800afac:	d103      	bne.n	800afb6 <sbrk_aligned+0x26>
 800afae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800afb2:	4620      	mov	r0, r4
 800afb4:	bd70      	pop	{r4, r5, r6, pc}
 800afb6:	1cc4      	adds	r4, r0, #3
 800afb8:	f024 0403 	bic.w	r4, r4, #3
 800afbc:	42a0      	cmp	r0, r4
 800afbe:	d0f8      	beq.n	800afb2 <sbrk_aligned+0x22>
 800afc0:	1a21      	subs	r1, r4, r0
 800afc2:	4628      	mov	r0, r5
 800afc4:	f000 ff78 	bl	800beb8 <_sbrk_r>
 800afc8:	3001      	adds	r0, #1
 800afca:	d1f2      	bne.n	800afb2 <sbrk_aligned+0x22>
 800afcc:	e7ef      	b.n	800afae <sbrk_aligned+0x1e>
 800afce:	bf00      	nop
 800afd0:	20000a9c 	.word	0x20000a9c

0800afd4 <_malloc_r>:
 800afd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afd8:	1ccd      	adds	r5, r1, #3
 800afda:	f025 0503 	bic.w	r5, r5, #3
 800afde:	3508      	adds	r5, #8
 800afe0:	2d0c      	cmp	r5, #12
 800afe2:	bf38      	it	cc
 800afe4:	250c      	movcc	r5, #12
 800afe6:	2d00      	cmp	r5, #0
 800afe8:	4606      	mov	r6, r0
 800afea:	db01      	blt.n	800aff0 <_malloc_r+0x1c>
 800afec:	42a9      	cmp	r1, r5
 800afee:	d904      	bls.n	800affa <_malloc_r+0x26>
 800aff0:	230c      	movs	r3, #12
 800aff2:	6033      	str	r3, [r6, #0]
 800aff4:	2000      	movs	r0, #0
 800aff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800affa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b0d0 <_malloc_r+0xfc>
 800affe:	f000 f87b 	bl	800b0f8 <__malloc_lock>
 800b002:	f8d8 3000 	ldr.w	r3, [r8]
 800b006:	461c      	mov	r4, r3
 800b008:	bb44      	cbnz	r4, 800b05c <_malloc_r+0x88>
 800b00a:	4629      	mov	r1, r5
 800b00c:	4630      	mov	r0, r6
 800b00e:	f7ff ffbf 	bl	800af90 <sbrk_aligned>
 800b012:	1c43      	adds	r3, r0, #1
 800b014:	4604      	mov	r4, r0
 800b016:	d158      	bne.n	800b0ca <_malloc_r+0xf6>
 800b018:	f8d8 4000 	ldr.w	r4, [r8]
 800b01c:	4627      	mov	r7, r4
 800b01e:	2f00      	cmp	r7, #0
 800b020:	d143      	bne.n	800b0aa <_malloc_r+0xd6>
 800b022:	2c00      	cmp	r4, #0
 800b024:	d04b      	beq.n	800b0be <_malloc_r+0xea>
 800b026:	6823      	ldr	r3, [r4, #0]
 800b028:	4639      	mov	r1, r7
 800b02a:	4630      	mov	r0, r6
 800b02c:	eb04 0903 	add.w	r9, r4, r3
 800b030:	f000 ff42 	bl	800beb8 <_sbrk_r>
 800b034:	4581      	cmp	r9, r0
 800b036:	d142      	bne.n	800b0be <_malloc_r+0xea>
 800b038:	6821      	ldr	r1, [r4, #0]
 800b03a:	1a6d      	subs	r5, r5, r1
 800b03c:	4629      	mov	r1, r5
 800b03e:	4630      	mov	r0, r6
 800b040:	f7ff ffa6 	bl	800af90 <sbrk_aligned>
 800b044:	3001      	adds	r0, #1
 800b046:	d03a      	beq.n	800b0be <_malloc_r+0xea>
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	442b      	add	r3, r5
 800b04c:	6023      	str	r3, [r4, #0]
 800b04e:	f8d8 3000 	ldr.w	r3, [r8]
 800b052:	685a      	ldr	r2, [r3, #4]
 800b054:	bb62      	cbnz	r2, 800b0b0 <_malloc_r+0xdc>
 800b056:	f8c8 7000 	str.w	r7, [r8]
 800b05a:	e00f      	b.n	800b07c <_malloc_r+0xa8>
 800b05c:	6822      	ldr	r2, [r4, #0]
 800b05e:	1b52      	subs	r2, r2, r5
 800b060:	d420      	bmi.n	800b0a4 <_malloc_r+0xd0>
 800b062:	2a0b      	cmp	r2, #11
 800b064:	d917      	bls.n	800b096 <_malloc_r+0xc2>
 800b066:	1961      	adds	r1, r4, r5
 800b068:	42a3      	cmp	r3, r4
 800b06a:	6025      	str	r5, [r4, #0]
 800b06c:	bf18      	it	ne
 800b06e:	6059      	strne	r1, [r3, #4]
 800b070:	6863      	ldr	r3, [r4, #4]
 800b072:	bf08      	it	eq
 800b074:	f8c8 1000 	streq.w	r1, [r8]
 800b078:	5162      	str	r2, [r4, r5]
 800b07a:	604b      	str	r3, [r1, #4]
 800b07c:	4630      	mov	r0, r6
 800b07e:	f000 f841 	bl	800b104 <__malloc_unlock>
 800b082:	f104 000b 	add.w	r0, r4, #11
 800b086:	1d23      	adds	r3, r4, #4
 800b088:	f020 0007 	bic.w	r0, r0, #7
 800b08c:	1ac2      	subs	r2, r0, r3
 800b08e:	bf1c      	itt	ne
 800b090:	1a1b      	subne	r3, r3, r0
 800b092:	50a3      	strne	r3, [r4, r2]
 800b094:	e7af      	b.n	800aff6 <_malloc_r+0x22>
 800b096:	6862      	ldr	r2, [r4, #4]
 800b098:	42a3      	cmp	r3, r4
 800b09a:	bf0c      	ite	eq
 800b09c:	f8c8 2000 	streq.w	r2, [r8]
 800b0a0:	605a      	strne	r2, [r3, #4]
 800b0a2:	e7eb      	b.n	800b07c <_malloc_r+0xa8>
 800b0a4:	4623      	mov	r3, r4
 800b0a6:	6864      	ldr	r4, [r4, #4]
 800b0a8:	e7ae      	b.n	800b008 <_malloc_r+0x34>
 800b0aa:	463c      	mov	r4, r7
 800b0ac:	687f      	ldr	r7, [r7, #4]
 800b0ae:	e7b6      	b.n	800b01e <_malloc_r+0x4a>
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	42a3      	cmp	r3, r4
 800b0b6:	d1fb      	bne.n	800b0b0 <_malloc_r+0xdc>
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	6053      	str	r3, [r2, #4]
 800b0bc:	e7de      	b.n	800b07c <_malloc_r+0xa8>
 800b0be:	230c      	movs	r3, #12
 800b0c0:	6033      	str	r3, [r6, #0]
 800b0c2:	4630      	mov	r0, r6
 800b0c4:	f000 f81e 	bl	800b104 <__malloc_unlock>
 800b0c8:	e794      	b.n	800aff4 <_malloc_r+0x20>
 800b0ca:	6005      	str	r5, [r0, #0]
 800b0cc:	e7d6      	b.n	800b07c <_malloc_r+0xa8>
 800b0ce:	bf00      	nop
 800b0d0:	20000aa0 	.word	0x20000aa0

0800b0d4 <__ascii_mbtowc>:
 800b0d4:	b082      	sub	sp, #8
 800b0d6:	b901      	cbnz	r1, 800b0da <__ascii_mbtowc+0x6>
 800b0d8:	a901      	add	r1, sp, #4
 800b0da:	b142      	cbz	r2, 800b0ee <__ascii_mbtowc+0x1a>
 800b0dc:	b14b      	cbz	r3, 800b0f2 <__ascii_mbtowc+0x1e>
 800b0de:	7813      	ldrb	r3, [r2, #0]
 800b0e0:	600b      	str	r3, [r1, #0]
 800b0e2:	7812      	ldrb	r2, [r2, #0]
 800b0e4:	1e10      	subs	r0, r2, #0
 800b0e6:	bf18      	it	ne
 800b0e8:	2001      	movne	r0, #1
 800b0ea:	b002      	add	sp, #8
 800b0ec:	4770      	bx	lr
 800b0ee:	4610      	mov	r0, r2
 800b0f0:	e7fb      	b.n	800b0ea <__ascii_mbtowc+0x16>
 800b0f2:	f06f 0001 	mvn.w	r0, #1
 800b0f6:	e7f8      	b.n	800b0ea <__ascii_mbtowc+0x16>

0800b0f8 <__malloc_lock>:
 800b0f8:	4801      	ldr	r0, [pc, #4]	@ (800b100 <__malloc_lock+0x8>)
 800b0fa:	f7fe bd4a 	b.w	8009b92 <__retarget_lock_acquire_recursive>
 800b0fe:	bf00      	nop
 800b100:	20000a98 	.word	0x20000a98

0800b104 <__malloc_unlock>:
 800b104:	4801      	ldr	r0, [pc, #4]	@ (800b10c <__malloc_unlock+0x8>)
 800b106:	f7fe bd45 	b.w	8009b94 <__retarget_lock_release_recursive>
 800b10a:	bf00      	nop
 800b10c:	20000a98 	.word	0x20000a98

0800b110 <_Balloc>:
 800b110:	b570      	push	{r4, r5, r6, lr}
 800b112:	69c6      	ldr	r6, [r0, #28]
 800b114:	4604      	mov	r4, r0
 800b116:	460d      	mov	r5, r1
 800b118:	b976      	cbnz	r6, 800b138 <_Balloc+0x28>
 800b11a:	2010      	movs	r0, #16
 800b11c:	f7ff ff30 	bl	800af80 <malloc>
 800b120:	4602      	mov	r2, r0
 800b122:	61e0      	str	r0, [r4, #28]
 800b124:	b920      	cbnz	r0, 800b130 <_Balloc+0x20>
 800b126:	4b18      	ldr	r3, [pc, #96]	@ (800b188 <_Balloc+0x78>)
 800b128:	4818      	ldr	r0, [pc, #96]	@ (800b18c <_Balloc+0x7c>)
 800b12a:	216b      	movs	r1, #107	@ 0x6b
 800b12c:	f000 fed4 	bl	800bed8 <__assert_func>
 800b130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b134:	6006      	str	r6, [r0, #0]
 800b136:	60c6      	str	r6, [r0, #12]
 800b138:	69e6      	ldr	r6, [r4, #28]
 800b13a:	68f3      	ldr	r3, [r6, #12]
 800b13c:	b183      	cbz	r3, 800b160 <_Balloc+0x50>
 800b13e:	69e3      	ldr	r3, [r4, #28]
 800b140:	68db      	ldr	r3, [r3, #12]
 800b142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b146:	b9b8      	cbnz	r0, 800b178 <_Balloc+0x68>
 800b148:	2101      	movs	r1, #1
 800b14a:	fa01 f605 	lsl.w	r6, r1, r5
 800b14e:	1d72      	adds	r2, r6, #5
 800b150:	0092      	lsls	r2, r2, #2
 800b152:	4620      	mov	r0, r4
 800b154:	f000 fede 	bl	800bf14 <_calloc_r>
 800b158:	b160      	cbz	r0, 800b174 <_Balloc+0x64>
 800b15a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b15e:	e00e      	b.n	800b17e <_Balloc+0x6e>
 800b160:	2221      	movs	r2, #33	@ 0x21
 800b162:	2104      	movs	r1, #4
 800b164:	4620      	mov	r0, r4
 800b166:	f000 fed5 	bl	800bf14 <_calloc_r>
 800b16a:	69e3      	ldr	r3, [r4, #28]
 800b16c:	60f0      	str	r0, [r6, #12]
 800b16e:	68db      	ldr	r3, [r3, #12]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1e4      	bne.n	800b13e <_Balloc+0x2e>
 800b174:	2000      	movs	r0, #0
 800b176:	bd70      	pop	{r4, r5, r6, pc}
 800b178:	6802      	ldr	r2, [r0, #0]
 800b17a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b17e:	2300      	movs	r3, #0
 800b180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b184:	e7f7      	b.n	800b176 <_Balloc+0x66>
 800b186:	bf00      	nop
 800b188:	0800c663 	.word	0x0800c663
 800b18c:	0800c743 	.word	0x0800c743

0800b190 <_Bfree>:
 800b190:	b570      	push	{r4, r5, r6, lr}
 800b192:	69c6      	ldr	r6, [r0, #28]
 800b194:	4605      	mov	r5, r0
 800b196:	460c      	mov	r4, r1
 800b198:	b976      	cbnz	r6, 800b1b8 <_Bfree+0x28>
 800b19a:	2010      	movs	r0, #16
 800b19c:	f7ff fef0 	bl	800af80 <malloc>
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	61e8      	str	r0, [r5, #28]
 800b1a4:	b920      	cbnz	r0, 800b1b0 <_Bfree+0x20>
 800b1a6:	4b09      	ldr	r3, [pc, #36]	@ (800b1cc <_Bfree+0x3c>)
 800b1a8:	4809      	ldr	r0, [pc, #36]	@ (800b1d0 <_Bfree+0x40>)
 800b1aa:	218f      	movs	r1, #143	@ 0x8f
 800b1ac:	f000 fe94 	bl	800bed8 <__assert_func>
 800b1b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b1b4:	6006      	str	r6, [r0, #0]
 800b1b6:	60c6      	str	r6, [r0, #12]
 800b1b8:	b13c      	cbz	r4, 800b1ca <_Bfree+0x3a>
 800b1ba:	69eb      	ldr	r3, [r5, #28]
 800b1bc:	6862      	ldr	r2, [r4, #4]
 800b1be:	68db      	ldr	r3, [r3, #12]
 800b1c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b1c4:	6021      	str	r1, [r4, #0]
 800b1c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b1ca:	bd70      	pop	{r4, r5, r6, pc}
 800b1cc:	0800c663 	.word	0x0800c663
 800b1d0:	0800c743 	.word	0x0800c743

0800b1d4 <__multadd>:
 800b1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1d8:	690d      	ldr	r5, [r1, #16]
 800b1da:	4607      	mov	r7, r0
 800b1dc:	460c      	mov	r4, r1
 800b1de:	461e      	mov	r6, r3
 800b1e0:	f101 0c14 	add.w	ip, r1, #20
 800b1e4:	2000      	movs	r0, #0
 800b1e6:	f8dc 3000 	ldr.w	r3, [ip]
 800b1ea:	b299      	uxth	r1, r3
 800b1ec:	fb02 6101 	mla	r1, r2, r1, r6
 800b1f0:	0c1e      	lsrs	r6, r3, #16
 800b1f2:	0c0b      	lsrs	r3, r1, #16
 800b1f4:	fb02 3306 	mla	r3, r2, r6, r3
 800b1f8:	b289      	uxth	r1, r1
 800b1fa:	3001      	adds	r0, #1
 800b1fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b200:	4285      	cmp	r5, r0
 800b202:	f84c 1b04 	str.w	r1, [ip], #4
 800b206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b20a:	dcec      	bgt.n	800b1e6 <__multadd+0x12>
 800b20c:	b30e      	cbz	r6, 800b252 <__multadd+0x7e>
 800b20e:	68a3      	ldr	r3, [r4, #8]
 800b210:	42ab      	cmp	r3, r5
 800b212:	dc19      	bgt.n	800b248 <__multadd+0x74>
 800b214:	6861      	ldr	r1, [r4, #4]
 800b216:	4638      	mov	r0, r7
 800b218:	3101      	adds	r1, #1
 800b21a:	f7ff ff79 	bl	800b110 <_Balloc>
 800b21e:	4680      	mov	r8, r0
 800b220:	b928      	cbnz	r0, 800b22e <__multadd+0x5a>
 800b222:	4602      	mov	r2, r0
 800b224:	4b0c      	ldr	r3, [pc, #48]	@ (800b258 <__multadd+0x84>)
 800b226:	480d      	ldr	r0, [pc, #52]	@ (800b25c <__multadd+0x88>)
 800b228:	21ba      	movs	r1, #186	@ 0xba
 800b22a:	f000 fe55 	bl	800bed8 <__assert_func>
 800b22e:	6922      	ldr	r2, [r4, #16]
 800b230:	3202      	adds	r2, #2
 800b232:	f104 010c 	add.w	r1, r4, #12
 800b236:	0092      	lsls	r2, r2, #2
 800b238:	300c      	adds	r0, #12
 800b23a:	f7fe fcac 	bl	8009b96 <memcpy>
 800b23e:	4621      	mov	r1, r4
 800b240:	4638      	mov	r0, r7
 800b242:	f7ff ffa5 	bl	800b190 <_Bfree>
 800b246:	4644      	mov	r4, r8
 800b248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b24c:	3501      	adds	r5, #1
 800b24e:	615e      	str	r6, [r3, #20]
 800b250:	6125      	str	r5, [r4, #16]
 800b252:	4620      	mov	r0, r4
 800b254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b258:	0800c6d2 	.word	0x0800c6d2
 800b25c:	0800c743 	.word	0x0800c743

0800b260 <__s2b>:
 800b260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b264:	460c      	mov	r4, r1
 800b266:	4615      	mov	r5, r2
 800b268:	461f      	mov	r7, r3
 800b26a:	2209      	movs	r2, #9
 800b26c:	3308      	adds	r3, #8
 800b26e:	4606      	mov	r6, r0
 800b270:	fb93 f3f2 	sdiv	r3, r3, r2
 800b274:	2100      	movs	r1, #0
 800b276:	2201      	movs	r2, #1
 800b278:	429a      	cmp	r2, r3
 800b27a:	db09      	blt.n	800b290 <__s2b+0x30>
 800b27c:	4630      	mov	r0, r6
 800b27e:	f7ff ff47 	bl	800b110 <_Balloc>
 800b282:	b940      	cbnz	r0, 800b296 <__s2b+0x36>
 800b284:	4602      	mov	r2, r0
 800b286:	4b19      	ldr	r3, [pc, #100]	@ (800b2ec <__s2b+0x8c>)
 800b288:	4819      	ldr	r0, [pc, #100]	@ (800b2f0 <__s2b+0x90>)
 800b28a:	21d3      	movs	r1, #211	@ 0xd3
 800b28c:	f000 fe24 	bl	800bed8 <__assert_func>
 800b290:	0052      	lsls	r2, r2, #1
 800b292:	3101      	adds	r1, #1
 800b294:	e7f0      	b.n	800b278 <__s2b+0x18>
 800b296:	9b08      	ldr	r3, [sp, #32]
 800b298:	6143      	str	r3, [r0, #20]
 800b29a:	2d09      	cmp	r5, #9
 800b29c:	f04f 0301 	mov.w	r3, #1
 800b2a0:	6103      	str	r3, [r0, #16]
 800b2a2:	dd16      	ble.n	800b2d2 <__s2b+0x72>
 800b2a4:	f104 0909 	add.w	r9, r4, #9
 800b2a8:	46c8      	mov	r8, r9
 800b2aa:	442c      	add	r4, r5
 800b2ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b2b0:	4601      	mov	r1, r0
 800b2b2:	3b30      	subs	r3, #48	@ 0x30
 800b2b4:	220a      	movs	r2, #10
 800b2b6:	4630      	mov	r0, r6
 800b2b8:	f7ff ff8c 	bl	800b1d4 <__multadd>
 800b2bc:	45a0      	cmp	r8, r4
 800b2be:	d1f5      	bne.n	800b2ac <__s2b+0x4c>
 800b2c0:	f1a5 0408 	sub.w	r4, r5, #8
 800b2c4:	444c      	add	r4, r9
 800b2c6:	1b2d      	subs	r5, r5, r4
 800b2c8:	1963      	adds	r3, r4, r5
 800b2ca:	42bb      	cmp	r3, r7
 800b2cc:	db04      	blt.n	800b2d8 <__s2b+0x78>
 800b2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2d2:	340a      	adds	r4, #10
 800b2d4:	2509      	movs	r5, #9
 800b2d6:	e7f6      	b.n	800b2c6 <__s2b+0x66>
 800b2d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b2dc:	4601      	mov	r1, r0
 800b2de:	3b30      	subs	r3, #48	@ 0x30
 800b2e0:	220a      	movs	r2, #10
 800b2e2:	4630      	mov	r0, r6
 800b2e4:	f7ff ff76 	bl	800b1d4 <__multadd>
 800b2e8:	e7ee      	b.n	800b2c8 <__s2b+0x68>
 800b2ea:	bf00      	nop
 800b2ec:	0800c6d2 	.word	0x0800c6d2
 800b2f0:	0800c743 	.word	0x0800c743

0800b2f4 <__hi0bits>:
 800b2f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	bf36      	itet	cc
 800b2fc:	0403      	lslcc	r3, r0, #16
 800b2fe:	2000      	movcs	r0, #0
 800b300:	2010      	movcc	r0, #16
 800b302:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b306:	bf3c      	itt	cc
 800b308:	021b      	lslcc	r3, r3, #8
 800b30a:	3008      	addcc	r0, #8
 800b30c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b310:	bf3c      	itt	cc
 800b312:	011b      	lslcc	r3, r3, #4
 800b314:	3004      	addcc	r0, #4
 800b316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b31a:	bf3c      	itt	cc
 800b31c:	009b      	lslcc	r3, r3, #2
 800b31e:	3002      	addcc	r0, #2
 800b320:	2b00      	cmp	r3, #0
 800b322:	db05      	blt.n	800b330 <__hi0bits+0x3c>
 800b324:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b328:	f100 0001 	add.w	r0, r0, #1
 800b32c:	bf08      	it	eq
 800b32e:	2020      	moveq	r0, #32
 800b330:	4770      	bx	lr

0800b332 <__lo0bits>:
 800b332:	6803      	ldr	r3, [r0, #0]
 800b334:	4602      	mov	r2, r0
 800b336:	f013 0007 	ands.w	r0, r3, #7
 800b33a:	d00b      	beq.n	800b354 <__lo0bits+0x22>
 800b33c:	07d9      	lsls	r1, r3, #31
 800b33e:	d421      	bmi.n	800b384 <__lo0bits+0x52>
 800b340:	0798      	lsls	r0, r3, #30
 800b342:	bf49      	itett	mi
 800b344:	085b      	lsrmi	r3, r3, #1
 800b346:	089b      	lsrpl	r3, r3, #2
 800b348:	2001      	movmi	r0, #1
 800b34a:	6013      	strmi	r3, [r2, #0]
 800b34c:	bf5c      	itt	pl
 800b34e:	6013      	strpl	r3, [r2, #0]
 800b350:	2002      	movpl	r0, #2
 800b352:	4770      	bx	lr
 800b354:	b299      	uxth	r1, r3
 800b356:	b909      	cbnz	r1, 800b35c <__lo0bits+0x2a>
 800b358:	0c1b      	lsrs	r3, r3, #16
 800b35a:	2010      	movs	r0, #16
 800b35c:	b2d9      	uxtb	r1, r3
 800b35e:	b909      	cbnz	r1, 800b364 <__lo0bits+0x32>
 800b360:	3008      	adds	r0, #8
 800b362:	0a1b      	lsrs	r3, r3, #8
 800b364:	0719      	lsls	r1, r3, #28
 800b366:	bf04      	itt	eq
 800b368:	091b      	lsreq	r3, r3, #4
 800b36a:	3004      	addeq	r0, #4
 800b36c:	0799      	lsls	r1, r3, #30
 800b36e:	bf04      	itt	eq
 800b370:	089b      	lsreq	r3, r3, #2
 800b372:	3002      	addeq	r0, #2
 800b374:	07d9      	lsls	r1, r3, #31
 800b376:	d403      	bmi.n	800b380 <__lo0bits+0x4e>
 800b378:	085b      	lsrs	r3, r3, #1
 800b37a:	f100 0001 	add.w	r0, r0, #1
 800b37e:	d003      	beq.n	800b388 <__lo0bits+0x56>
 800b380:	6013      	str	r3, [r2, #0]
 800b382:	4770      	bx	lr
 800b384:	2000      	movs	r0, #0
 800b386:	4770      	bx	lr
 800b388:	2020      	movs	r0, #32
 800b38a:	4770      	bx	lr

0800b38c <__i2b>:
 800b38c:	b510      	push	{r4, lr}
 800b38e:	460c      	mov	r4, r1
 800b390:	2101      	movs	r1, #1
 800b392:	f7ff febd 	bl	800b110 <_Balloc>
 800b396:	4602      	mov	r2, r0
 800b398:	b928      	cbnz	r0, 800b3a6 <__i2b+0x1a>
 800b39a:	4b05      	ldr	r3, [pc, #20]	@ (800b3b0 <__i2b+0x24>)
 800b39c:	4805      	ldr	r0, [pc, #20]	@ (800b3b4 <__i2b+0x28>)
 800b39e:	f240 1145 	movw	r1, #325	@ 0x145
 800b3a2:	f000 fd99 	bl	800bed8 <__assert_func>
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	6144      	str	r4, [r0, #20]
 800b3aa:	6103      	str	r3, [r0, #16]
 800b3ac:	bd10      	pop	{r4, pc}
 800b3ae:	bf00      	nop
 800b3b0:	0800c6d2 	.word	0x0800c6d2
 800b3b4:	0800c743 	.word	0x0800c743

0800b3b8 <__multiply>:
 800b3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3bc:	4617      	mov	r7, r2
 800b3be:	690a      	ldr	r2, [r1, #16]
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	bfa8      	it	ge
 800b3c6:	463b      	movge	r3, r7
 800b3c8:	4689      	mov	r9, r1
 800b3ca:	bfa4      	itt	ge
 800b3cc:	460f      	movge	r7, r1
 800b3ce:	4699      	movge	r9, r3
 800b3d0:	693d      	ldr	r5, [r7, #16]
 800b3d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	6879      	ldr	r1, [r7, #4]
 800b3da:	eb05 060a 	add.w	r6, r5, sl
 800b3de:	42b3      	cmp	r3, r6
 800b3e0:	b085      	sub	sp, #20
 800b3e2:	bfb8      	it	lt
 800b3e4:	3101      	addlt	r1, #1
 800b3e6:	f7ff fe93 	bl	800b110 <_Balloc>
 800b3ea:	b930      	cbnz	r0, 800b3fa <__multiply+0x42>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	4b41      	ldr	r3, [pc, #260]	@ (800b4f4 <__multiply+0x13c>)
 800b3f0:	4841      	ldr	r0, [pc, #260]	@ (800b4f8 <__multiply+0x140>)
 800b3f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b3f6:	f000 fd6f 	bl	800bed8 <__assert_func>
 800b3fa:	f100 0414 	add.w	r4, r0, #20
 800b3fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b402:	4623      	mov	r3, r4
 800b404:	2200      	movs	r2, #0
 800b406:	4573      	cmp	r3, lr
 800b408:	d320      	bcc.n	800b44c <__multiply+0x94>
 800b40a:	f107 0814 	add.w	r8, r7, #20
 800b40e:	f109 0114 	add.w	r1, r9, #20
 800b412:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b416:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b41a:	9302      	str	r3, [sp, #8]
 800b41c:	1beb      	subs	r3, r5, r7
 800b41e:	3b15      	subs	r3, #21
 800b420:	f023 0303 	bic.w	r3, r3, #3
 800b424:	3304      	adds	r3, #4
 800b426:	3715      	adds	r7, #21
 800b428:	42bd      	cmp	r5, r7
 800b42a:	bf38      	it	cc
 800b42c:	2304      	movcc	r3, #4
 800b42e:	9301      	str	r3, [sp, #4]
 800b430:	9b02      	ldr	r3, [sp, #8]
 800b432:	9103      	str	r1, [sp, #12]
 800b434:	428b      	cmp	r3, r1
 800b436:	d80c      	bhi.n	800b452 <__multiply+0x9a>
 800b438:	2e00      	cmp	r6, #0
 800b43a:	dd03      	ble.n	800b444 <__multiply+0x8c>
 800b43c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b440:	2b00      	cmp	r3, #0
 800b442:	d055      	beq.n	800b4f0 <__multiply+0x138>
 800b444:	6106      	str	r6, [r0, #16]
 800b446:	b005      	add	sp, #20
 800b448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b44c:	f843 2b04 	str.w	r2, [r3], #4
 800b450:	e7d9      	b.n	800b406 <__multiply+0x4e>
 800b452:	f8b1 a000 	ldrh.w	sl, [r1]
 800b456:	f1ba 0f00 	cmp.w	sl, #0
 800b45a:	d01f      	beq.n	800b49c <__multiply+0xe4>
 800b45c:	46c4      	mov	ip, r8
 800b45e:	46a1      	mov	r9, r4
 800b460:	2700      	movs	r7, #0
 800b462:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b466:	f8d9 3000 	ldr.w	r3, [r9]
 800b46a:	fa1f fb82 	uxth.w	fp, r2
 800b46e:	b29b      	uxth	r3, r3
 800b470:	fb0a 330b 	mla	r3, sl, fp, r3
 800b474:	443b      	add	r3, r7
 800b476:	f8d9 7000 	ldr.w	r7, [r9]
 800b47a:	0c12      	lsrs	r2, r2, #16
 800b47c:	0c3f      	lsrs	r7, r7, #16
 800b47e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b482:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b486:	b29b      	uxth	r3, r3
 800b488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b48c:	4565      	cmp	r5, ip
 800b48e:	f849 3b04 	str.w	r3, [r9], #4
 800b492:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b496:	d8e4      	bhi.n	800b462 <__multiply+0xaa>
 800b498:	9b01      	ldr	r3, [sp, #4]
 800b49a:	50e7      	str	r7, [r4, r3]
 800b49c:	9b03      	ldr	r3, [sp, #12]
 800b49e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b4a2:	3104      	adds	r1, #4
 800b4a4:	f1b9 0f00 	cmp.w	r9, #0
 800b4a8:	d020      	beq.n	800b4ec <__multiply+0x134>
 800b4aa:	6823      	ldr	r3, [r4, #0]
 800b4ac:	4647      	mov	r7, r8
 800b4ae:	46a4      	mov	ip, r4
 800b4b0:	f04f 0a00 	mov.w	sl, #0
 800b4b4:	f8b7 b000 	ldrh.w	fp, [r7]
 800b4b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b4bc:	fb09 220b 	mla	r2, r9, fp, r2
 800b4c0:	4452      	add	r2, sl
 800b4c2:	b29b      	uxth	r3, r3
 800b4c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b4c8:	f84c 3b04 	str.w	r3, [ip], #4
 800b4cc:	f857 3b04 	ldr.w	r3, [r7], #4
 800b4d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4d4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b4d8:	fb09 330a 	mla	r3, r9, sl, r3
 800b4dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b4e0:	42bd      	cmp	r5, r7
 800b4e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4e6:	d8e5      	bhi.n	800b4b4 <__multiply+0xfc>
 800b4e8:	9a01      	ldr	r2, [sp, #4]
 800b4ea:	50a3      	str	r3, [r4, r2]
 800b4ec:	3404      	adds	r4, #4
 800b4ee:	e79f      	b.n	800b430 <__multiply+0x78>
 800b4f0:	3e01      	subs	r6, #1
 800b4f2:	e7a1      	b.n	800b438 <__multiply+0x80>
 800b4f4:	0800c6d2 	.word	0x0800c6d2
 800b4f8:	0800c743 	.word	0x0800c743

0800b4fc <__pow5mult>:
 800b4fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b500:	4615      	mov	r5, r2
 800b502:	f012 0203 	ands.w	r2, r2, #3
 800b506:	4607      	mov	r7, r0
 800b508:	460e      	mov	r6, r1
 800b50a:	d007      	beq.n	800b51c <__pow5mult+0x20>
 800b50c:	4c25      	ldr	r4, [pc, #148]	@ (800b5a4 <__pow5mult+0xa8>)
 800b50e:	3a01      	subs	r2, #1
 800b510:	2300      	movs	r3, #0
 800b512:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b516:	f7ff fe5d 	bl	800b1d4 <__multadd>
 800b51a:	4606      	mov	r6, r0
 800b51c:	10ad      	asrs	r5, r5, #2
 800b51e:	d03d      	beq.n	800b59c <__pow5mult+0xa0>
 800b520:	69fc      	ldr	r4, [r7, #28]
 800b522:	b97c      	cbnz	r4, 800b544 <__pow5mult+0x48>
 800b524:	2010      	movs	r0, #16
 800b526:	f7ff fd2b 	bl	800af80 <malloc>
 800b52a:	4602      	mov	r2, r0
 800b52c:	61f8      	str	r0, [r7, #28]
 800b52e:	b928      	cbnz	r0, 800b53c <__pow5mult+0x40>
 800b530:	4b1d      	ldr	r3, [pc, #116]	@ (800b5a8 <__pow5mult+0xac>)
 800b532:	481e      	ldr	r0, [pc, #120]	@ (800b5ac <__pow5mult+0xb0>)
 800b534:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b538:	f000 fcce 	bl	800bed8 <__assert_func>
 800b53c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b540:	6004      	str	r4, [r0, #0]
 800b542:	60c4      	str	r4, [r0, #12]
 800b544:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b548:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b54c:	b94c      	cbnz	r4, 800b562 <__pow5mult+0x66>
 800b54e:	f240 2171 	movw	r1, #625	@ 0x271
 800b552:	4638      	mov	r0, r7
 800b554:	f7ff ff1a 	bl	800b38c <__i2b>
 800b558:	2300      	movs	r3, #0
 800b55a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b55e:	4604      	mov	r4, r0
 800b560:	6003      	str	r3, [r0, #0]
 800b562:	f04f 0900 	mov.w	r9, #0
 800b566:	07eb      	lsls	r3, r5, #31
 800b568:	d50a      	bpl.n	800b580 <__pow5mult+0x84>
 800b56a:	4631      	mov	r1, r6
 800b56c:	4622      	mov	r2, r4
 800b56e:	4638      	mov	r0, r7
 800b570:	f7ff ff22 	bl	800b3b8 <__multiply>
 800b574:	4631      	mov	r1, r6
 800b576:	4680      	mov	r8, r0
 800b578:	4638      	mov	r0, r7
 800b57a:	f7ff fe09 	bl	800b190 <_Bfree>
 800b57e:	4646      	mov	r6, r8
 800b580:	106d      	asrs	r5, r5, #1
 800b582:	d00b      	beq.n	800b59c <__pow5mult+0xa0>
 800b584:	6820      	ldr	r0, [r4, #0]
 800b586:	b938      	cbnz	r0, 800b598 <__pow5mult+0x9c>
 800b588:	4622      	mov	r2, r4
 800b58a:	4621      	mov	r1, r4
 800b58c:	4638      	mov	r0, r7
 800b58e:	f7ff ff13 	bl	800b3b8 <__multiply>
 800b592:	6020      	str	r0, [r4, #0]
 800b594:	f8c0 9000 	str.w	r9, [r0]
 800b598:	4604      	mov	r4, r0
 800b59a:	e7e4      	b.n	800b566 <__pow5mult+0x6a>
 800b59c:	4630      	mov	r0, r6
 800b59e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5a2:	bf00      	nop
 800b5a4:	0800c840 	.word	0x0800c840
 800b5a8:	0800c663 	.word	0x0800c663
 800b5ac:	0800c743 	.word	0x0800c743

0800b5b0 <__lshift>:
 800b5b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5b4:	460c      	mov	r4, r1
 800b5b6:	6849      	ldr	r1, [r1, #4]
 800b5b8:	6923      	ldr	r3, [r4, #16]
 800b5ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b5be:	68a3      	ldr	r3, [r4, #8]
 800b5c0:	4607      	mov	r7, r0
 800b5c2:	4691      	mov	r9, r2
 800b5c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b5c8:	f108 0601 	add.w	r6, r8, #1
 800b5cc:	42b3      	cmp	r3, r6
 800b5ce:	db0b      	blt.n	800b5e8 <__lshift+0x38>
 800b5d0:	4638      	mov	r0, r7
 800b5d2:	f7ff fd9d 	bl	800b110 <_Balloc>
 800b5d6:	4605      	mov	r5, r0
 800b5d8:	b948      	cbnz	r0, 800b5ee <__lshift+0x3e>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	4b28      	ldr	r3, [pc, #160]	@ (800b680 <__lshift+0xd0>)
 800b5de:	4829      	ldr	r0, [pc, #164]	@ (800b684 <__lshift+0xd4>)
 800b5e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b5e4:	f000 fc78 	bl	800bed8 <__assert_func>
 800b5e8:	3101      	adds	r1, #1
 800b5ea:	005b      	lsls	r3, r3, #1
 800b5ec:	e7ee      	b.n	800b5cc <__lshift+0x1c>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	f100 0114 	add.w	r1, r0, #20
 800b5f4:	f100 0210 	add.w	r2, r0, #16
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	4553      	cmp	r3, sl
 800b5fc:	db33      	blt.n	800b666 <__lshift+0xb6>
 800b5fe:	6920      	ldr	r0, [r4, #16]
 800b600:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b604:	f104 0314 	add.w	r3, r4, #20
 800b608:	f019 091f 	ands.w	r9, r9, #31
 800b60c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b610:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b614:	d02b      	beq.n	800b66e <__lshift+0xbe>
 800b616:	f1c9 0e20 	rsb	lr, r9, #32
 800b61a:	468a      	mov	sl, r1
 800b61c:	2200      	movs	r2, #0
 800b61e:	6818      	ldr	r0, [r3, #0]
 800b620:	fa00 f009 	lsl.w	r0, r0, r9
 800b624:	4310      	orrs	r0, r2
 800b626:	f84a 0b04 	str.w	r0, [sl], #4
 800b62a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b62e:	459c      	cmp	ip, r3
 800b630:	fa22 f20e 	lsr.w	r2, r2, lr
 800b634:	d8f3      	bhi.n	800b61e <__lshift+0x6e>
 800b636:	ebac 0304 	sub.w	r3, ip, r4
 800b63a:	3b15      	subs	r3, #21
 800b63c:	f023 0303 	bic.w	r3, r3, #3
 800b640:	3304      	adds	r3, #4
 800b642:	f104 0015 	add.w	r0, r4, #21
 800b646:	4560      	cmp	r0, ip
 800b648:	bf88      	it	hi
 800b64a:	2304      	movhi	r3, #4
 800b64c:	50ca      	str	r2, [r1, r3]
 800b64e:	b10a      	cbz	r2, 800b654 <__lshift+0xa4>
 800b650:	f108 0602 	add.w	r6, r8, #2
 800b654:	3e01      	subs	r6, #1
 800b656:	4638      	mov	r0, r7
 800b658:	612e      	str	r6, [r5, #16]
 800b65a:	4621      	mov	r1, r4
 800b65c:	f7ff fd98 	bl	800b190 <_Bfree>
 800b660:	4628      	mov	r0, r5
 800b662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b666:	f842 0f04 	str.w	r0, [r2, #4]!
 800b66a:	3301      	adds	r3, #1
 800b66c:	e7c5      	b.n	800b5fa <__lshift+0x4a>
 800b66e:	3904      	subs	r1, #4
 800b670:	f853 2b04 	ldr.w	r2, [r3], #4
 800b674:	f841 2f04 	str.w	r2, [r1, #4]!
 800b678:	459c      	cmp	ip, r3
 800b67a:	d8f9      	bhi.n	800b670 <__lshift+0xc0>
 800b67c:	e7ea      	b.n	800b654 <__lshift+0xa4>
 800b67e:	bf00      	nop
 800b680:	0800c6d2 	.word	0x0800c6d2
 800b684:	0800c743 	.word	0x0800c743

0800b688 <__mcmp>:
 800b688:	690a      	ldr	r2, [r1, #16]
 800b68a:	4603      	mov	r3, r0
 800b68c:	6900      	ldr	r0, [r0, #16]
 800b68e:	1a80      	subs	r0, r0, r2
 800b690:	b530      	push	{r4, r5, lr}
 800b692:	d10e      	bne.n	800b6b2 <__mcmp+0x2a>
 800b694:	3314      	adds	r3, #20
 800b696:	3114      	adds	r1, #20
 800b698:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b69c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b6a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b6a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b6a8:	4295      	cmp	r5, r2
 800b6aa:	d003      	beq.n	800b6b4 <__mcmp+0x2c>
 800b6ac:	d205      	bcs.n	800b6ba <__mcmp+0x32>
 800b6ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6b2:	bd30      	pop	{r4, r5, pc}
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	d3f3      	bcc.n	800b6a0 <__mcmp+0x18>
 800b6b8:	e7fb      	b.n	800b6b2 <__mcmp+0x2a>
 800b6ba:	2001      	movs	r0, #1
 800b6bc:	e7f9      	b.n	800b6b2 <__mcmp+0x2a>
	...

0800b6c0 <__mdiff>:
 800b6c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	4689      	mov	r9, r1
 800b6c6:	4606      	mov	r6, r0
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4648      	mov	r0, r9
 800b6cc:	4614      	mov	r4, r2
 800b6ce:	f7ff ffdb 	bl	800b688 <__mcmp>
 800b6d2:	1e05      	subs	r5, r0, #0
 800b6d4:	d112      	bne.n	800b6fc <__mdiff+0x3c>
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f7ff fd19 	bl	800b110 <_Balloc>
 800b6de:	4602      	mov	r2, r0
 800b6e0:	b928      	cbnz	r0, 800b6ee <__mdiff+0x2e>
 800b6e2:	4b3f      	ldr	r3, [pc, #252]	@ (800b7e0 <__mdiff+0x120>)
 800b6e4:	f240 2137 	movw	r1, #567	@ 0x237
 800b6e8:	483e      	ldr	r0, [pc, #248]	@ (800b7e4 <__mdiff+0x124>)
 800b6ea:	f000 fbf5 	bl	800bed8 <__assert_func>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6f4:	4610      	mov	r0, r2
 800b6f6:	b003      	add	sp, #12
 800b6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6fc:	bfbc      	itt	lt
 800b6fe:	464b      	movlt	r3, r9
 800b700:	46a1      	movlt	r9, r4
 800b702:	4630      	mov	r0, r6
 800b704:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b708:	bfba      	itte	lt
 800b70a:	461c      	movlt	r4, r3
 800b70c:	2501      	movlt	r5, #1
 800b70e:	2500      	movge	r5, #0
 800b710:	f7ff fcfe 	bl	800b110 <_Balloc>
 800b714:	4602      	mov	r2, r0
 800b716:	b918      	cbnz	r0, 800b720 <__mdiff+0x60>
 800b718:	4b31      	ldr	r3, [pc, #196]	@ (800b7e0 <__mdiff+0x120>)
 800b71a:	f240 2145 	movw	r1, #581	@ 0x245
 800b71e:	e7e3      	b.n	800b6e8 <__mdiff+0x28>
 800b720:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b724:	6926      	ldr	r6, [r4, #16]
 800b726:	60c5      	str	r5, [r0, #12]
 800b728:	f109 0310 	add.w	r3, r9, #16
 800b72c:	f109 0514 	add.w	r5, r9, #20
 800b730:	f104 0e14 	add.w	lr, r4, #20
 800b734:	f100 0b14 	add.w	fp, r0, #20
 800b738:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b73c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b740:	9301      	str	r3, [sp, #4]
 800b742:	46d9      	mov	r9, fp
 800b744:	f04f 0c00 	mov.w	ip, #0
 800b748:	9b01      	ldr	r3, [sp, #4]
 800b74a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b74e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b752:	9301      	str	r3, [sp, #4]
 800b754:	fa1f f38a 	uxth.w	r3, sl
 800b758:	4619      	mov	r1, r3
 800b75a:	b283      	uxth	r3, r0
 800b75c:	1acb      	subs	r3, r1, r3
 800b75e:	0c00      	lsrs	r0, r0, #16
 800b760:	4463      	add	r3, ip
 800b762:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b766:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b770:	4576      	cmp	r6, lr
 800b772:	f849 3b04 	str.w	r3, [r9], #4
 800b776:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b77a:	d8e5      	bhi.n	800b748 <__mdiff+0x88>
 800b77c:	1b33      	subs	r3, r6, r4
 800b77e:	3b15      	subs	r3, #21
 800b780:	f023 0303 	bic.w	r3, r3, #3
 800b784:	3415      	adds	r4, #21
 800b786:	3304      	adds	r3, #4
 800b788:	42a6      	cmp	r6, r4
 800b78a:	bf38      	it	cc
 800b78c:	2304      	movcc	r3, #4
 800b78e:	441d      	add	r5, r3
 800b790:	445b      	add	r3, fp
 800b792:	461e      	mov	r6, r3
 800b794:	462c      	mov	r4, r5
 800b796:	4544      	cmp	r4, r8
 800b798:	d30e      	bcc.n	800b7b8 <__mdiff+0xf8>
 800b79a:	f108 0103 	add.w	r1, r8, #3
 800b79e:	1b49      	subs	r1, r1, r5
 800b7a0:	f021 0103 	bic.w	r1, r1, #3
 800b7a4:	3d03      	subs	r5, #3
 800b7a6:	45a8      	cmp	r8, r5
 800b7a8:	bf38      	it	cc
 800b7aa:	2100      	movcc	r1, #0
 800b7ac:	440b      	add	r3, r1
 800b7ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7b2:	b191      	cbz	r1, 800b7da <__mdiff+0x11a>
 800b7b4:	6117      	str	r7, [r2, #16]
 800b7b6:	e79d      	b.n	800b6f4 <__mdiff+0x34>
 800b7b8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b7bc:	46e6      	mov	lr, ip
 800b7be:	0c08      	lsrs	r0, r1, #16
 800b7c0:	fa1c fc81 	uxtah	ip, ip, r1
 800b7c4:	4471      	add	r1, lr
 800b7c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b7ca:	b289      	uxth	r1, r1
 800b7cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b7d0:	f846 1b04 	str.w	r1, [r6], #4
 800b7d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b7d8:	e7dd      	b.n	800b796 <__mdiff+0xd6>
 800b7da:	3f01      	subs	r7, #1
 800b7dc:	e7e7      	b.n	800b7ae <__mdiff+0xee>
 800b7de:	bf00      	nop
 800b7e0:	0800c6d2 	.word	0x0800c6d2
 800b7e4:	0800c743 	.word	0x0800c743

0800b7e8 <__ulp>:
 800b7e8:	b082      	sub	sp, #8
 800b7ea:	ed8d 0b00 	vstr	d0, [sp]
 800b7ee:	9a01      	ldr	r2, [sp, #4]
 800b7f0:	4b0f      	ldr	r3, [pc, #60]	@ (800b830 <__ulp+0x48>)
 800b7f2:	4013      	ands	r3, r2
 800b7f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	dc08      	bgt.n	800b80e <__ulp+0x26>
 800b7fc:	425b      	negs	r3, r3
 800b7fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b802:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b806:	da04      	bge.n	800b812 <__ulp+0x2a>
 800b808:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b80c:	4113      	asrs	r3, r2
 800b80e:	2200      	movs	r2, #0
 800b810:	e008      	b.n	800b824 <__ulp+0x3c>
 800b812:	f1a2 0314 	sub.w	r3, r2, #20
 800b816:	2b1e      	cmp	r3, #30
 800b818:	bfda      	itte	le
 800b81a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b81e:	40da      	lsrle	r2, r3
 800b820:	2201      	movgt	r2, #1
 800b822:	2300      	movs	r3, #0
 800b824:	4619      	mov	r1, r3
 800b826:	4610      	mov	r0, r2
 800b828:	ec41 0b10 	vmov	d0, r0, r1
 800b82c:	b002      	add	sp, #8
 800b82e:	4770      	bx	lr
 800b830:	7ff00000 	.word	0x7ff00000

0800b834 <__b2d>:
 800b834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b838:	6906      	ldr	r6, [r0, #16]
 800b83a:	f100 0814 	add.w	r8, r0, #20
 800b83e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b842:	1f37      	subs	r7, r6, #4
 800b844:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b848:	4610      	mov	r0, r2
 800b84a:	f7ff fd53 	bl	800b2f4 <__hi0bits>
 800b84e:	f1c0 0320 	rsb	r3, r0, #32
 800b852:	280a      	cmp	r0, #10
 800b854:	600b      	str	r3, [r1, #0]
 800b856:	491b      	ldr	r1, [pc, #108]	@ (800b8c4 <__b2d+0x90>)
 800b858:	dc15      	bgt.n	800b886 <__b2d+0x52>
 800b85a:	f1c0 0c0b 	rsb	ip, r0, #11
 800b85e:	fa22 f30c 	lsr.w	r3, r2, ip
 800b862:	45b8      	cmp	r8, r7
 800b864:	ea43 0501 	orr.w	r5, r3, r1
 800b868:	bf34      	ite	cc
 800b86a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b86e:	2300      	movcs	r3, #0
 800b870:	3015      	adds	r0, #21
 800b872:	fa02 f000 	lsl.w	r0, r2, r0
 800b876:	fa23 f30c 	lsr.w	r3, r3, ip
 800b87a:	4303      	orrs	r3, r0
 800b87c:	461c      	mov	r4, r3
 800b87e:	ec45 4b10 	vmov	d0, r4, r5
 800b882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b886:	45b8      	cmp	r8, r7
 800b888:	bf3a      	itte	cc
 800b88a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b88e:	f1a6 0708 	subcc.w	r7, r6, #8
 800b892:	2300      	movcs	r3, #0
 800b894:	380b      	subs	r0, #11
 800b896:	d012      	beq.n	800b8be <__b2d+0x8a>
 800b898:	f1c0 0120 	rsb	r1, r0, #32
 800b89c:	fa23 f401 	lsr.w	r4, r3, r1
 800b8a0:	4082      	lsls	r2, r0
 800b8a2:	4322      	orrs	r2, r4
 800b8a4:	4547      	cmp	r7, r8
 800b8a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b8aa:	bf8c      	ite	hi
 800b8ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b8b0:	2200      	movls	r2, #0
 800b8b2:	4083      	lsls	r3, r0
 800b8b4:	40ca      	lsrs	r2, r1
 800b8b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	e7de      	b.n	800b87c <__b2d+0x48>
 800b8be:	ea42 0501 	orr.w	r5, r2, r1
 800b8c2:	e7db      	b.n	800b87c <__b2d+0x48>
 800b8c4:	3ff00000 	.word	0x3ff00000

0800b8c8 <__d2b>:
 800b8c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8cc:	460f      	mov	r7, r1
 800b8ce:	2101      	movs	r1, #1
 800b8d0:	ec59 8b10 	vmov	r8, r9, d0
 800b8d4:	4616      	mov	r6, r2
 800b8d6:	f7ff fc1b 	bl	800b110 <_Balloc>
 800b8da:	4604      	mov	r4, r0
 800b8dc:	b930      	cbnz	r0, 800b8ec <__d2b+0x24>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	4b23      	ldr	r3, [pc, #140]	@ (800b970 <__d2b+0xa8>)
 800b8e2:	4824      	ldr	r0, [pc, #144]	@ (800b974 <__d2b+0xac>)
 800b8e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b8e8:	f000 faf6 	bl	800bed8 <__assert_func>
 800b8ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b8f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b8f4:	b10d      	cbz	r5, 800b8fa <__d2b+0x32>
 800b8f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b8fa:	9301      	str	r3, [sp, #4]
 800b8fc:	f1b8 0300 	subs.w	r3, r8, #0
 800b900:	d023      	beq.n	800b94a <__d2b+0x82>
 800b902:	4668      	mov	r0, sp
 800b904:	9300      	str	r3, [sp, #0]
 800b906:	f7ff fd14 	bl	800b332 <__lo0bits>
 800b90a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b90e:	b1d0      	cbz	r0, 800b946 <__d2b+0x7e>
 800b910:	f1c0 0320 	rsb	r3, r0, #32
 800b914:	fa02 f303 	lsl.w	r3, r2, r3
 800b918:	430b      	orrs	r3, r1
 800b91a:	40c2      	lsrs	r2, r0
 800b91c:	6163      	str	r3, [r4, #20]
 800b91e:	9201      	str	r2, [sp, #4]
 800b920:	9b01      	ldr	r3, [sp, #4]
 800b922:	61a3      	str	r3, [r4, #24]
 800b924:	2b00      	cmp	r3, #0
 800b926:	bf0c      	ite	eq
 800b928:	2201      	moveq	r2, #1
 800b92a:	2202      	movne	r2, #2
 800b92c:	6122      	str	r2, [r4, #16]
 800b92e:	b1a5      	cbz	r5, 800b95a <__d2b+0x92>
 800b930:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b934:	4405      	add	r5, r0
 800b936:	603d      	str	r5, [r7, #0]
 800b938:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b93c:	6030      	str	r0, [r6, #0]
 800b93e:	4620      	mov	r0, r4
 800b940:	b003      	add	sp, #12
 800b942:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b946:	6161      	str	r1, [r4, #20]
 800b948:	e7ea      	b.n	800b920 <__d2b+0x58>
 800b94a:	a801      	add	r0, sp, #4
 800b94c:	f7ff fcf1 	bl	800b332 <__lo0bits>
 800b950:	9b01      	ldr	r3, [sp, #4]
 800b952:	6163      	str	r3, [r4, #20]
 800b954:	3020      	adds	r0, #32
 800b956:	2201      	movs	r2, #1
 800b958:	e7e8      	b.n	800b92c <__d2b+0x64>
 800b95a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b95e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b962:	6038      	str	r0, [r7, #0]
 800b964:	6918      	ldr	r0, [r3, #16]
 800b966:	f7ff fcc5 	bl	800b2f4 <__hi0bits>
 800b96a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b96e:	e7e5      	b.n	800b93c <__d2b+0x74>
 800b970:	0800c6d2 	.word	0x0800c6d2
 800b974:	0800c743 	.word	0x0800c743

0800b978 <__ratio>:
 800b978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b97c:	b085      	sub	sp, #20
 800b97e:	e9cd 1000 	strd	r1, r0, [sp]
 800b982:	a902      	add	r1, sp, #8
 800b984:	f7ff ff56 	bl	800b834 <__b2d>
 800b988:	9800      	ldr	r0, [sp, #0]
 800b98a:	a903      	add	r1, sp, #12
 800b98c:	ec55 4b10 	vmov	r4, r5, d0
 800b990:	f7ff ff50 	bl	800b834 <__b2d>
 800b994:	9b01      	ldr	r3, [sp, #4]
 800b996:	6919      	ldr	r1, [r3, #16]
 800b998:	9b00      	ldr	r3, [sp, #0]
 800b99a:	691b      	ldr	r3, [r3, #16]
 800b99c:	1ac9      	subs	r1, r1, r3
 800b99e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b9a2:	1a9b      	subs	r3, r3, r2
 800b9a4:	ec5b ab10 	vmov	sl, fp, d0
 800b9a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	bfce      	itee	gt
 800b9b0:	462a      	movgt	r2, r5
 800b9b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b9b6:	465a      	movle	r2, fp
 800b9b8:	462f      	mov	r7, r5
 800b9ba:	46d9      	mov	r9, fp
 800b9bc:	bfcc      	ite	gt
 800b9be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b9c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b9c6:	464b      	mov	r3, r9
 800b9c8:	4652      	mov	r2, sl
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	4639      	mov	r1, r7
 800b9ce:	f7f4 ff4d 	bl	800086c <__aeabi_ddiv>
 800b9d2:	ec41 0b10 	vmov	d0, r0, r1
 800b9d6:	b005      	add	sp, #20
 800b9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b9dc <__copybits>:
 800b9dc:	3901      	subs	r1, #1
 800b9de:	b570      	push	{r4, r5, r6, lr}
 800b9e0:	1149      	asrs	r1, r1, #5
 800b9e2:	6914      	ldr	r4, [r2, #16]
 800b9e4:	3101      	adds	r1, #1
 800b9e6:	f102 0314 	add.w	r3, r2, #20
 800b9ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b9ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b9f2:	1f05      	subs	r5, r0, #4
 800b9f4:	42a3      	cmp	r3, r4
 800b9f6:	d30c      	bcc.n	800ba12 <__copybits+0x36>
 800b9f8:	1aa3      	subs	r3, r4, r2
 800b9fa:	3b11      	subs	r3, #17
 800b9fc:	f023 0303 	bic.w	r3, r3, #3
 800ba00:	3211      	adds	r2, #17
 800ba02:	42a2      	cmp	r2, r4
 800ba04:	bf88      	it	hi
 800ba06:	2300      	movhi	r3, #0
 800ba08:	4418      	add	r0, r3
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	4288      	cmp	r0, r1
 800ba0e:	d305      	bcc.n	800ba1c <__copybits+0x40>
 800ba10:	bd70      	pop	{r4, r5, r6, pc}
 800ba12:	f853 6b04 	ldr.w	r6, [r3], #4
 800ba16:	f845 6f04 	str.w	r6, [r5, #4]!
 800ba1a:	e7eb      	b.n	800b9f4 <__copybits+0x18>
 800ba1c:	f840 3b04 	str.w	r3, [r0], #4
 800ba20:	e7f4      	b.n	800ba0c <__copybits+0x30>

0800ba22 <__any_on>:
 800ba22:	f100 0214 	add.w	r2, r0, #20
 800ba26:	6900      	ldr	r0, [r0, #16]
 800ba28:	114b      	asrs	r3, r1, #5
 800ba2a:	4298      	cmp	r0, r3
 800ba2c:	b510      	push	{r4, lr}
 800ba2e:	db11      	blt.n	800ba54 <__any_on+0x32>
 800ba30:	dd0a      	ble.n	800ba48 <__any_on+0x26>
 800ba32:	f011 011f 	ands.w	r1, r1, #31
 800ba36:	d007      	beq.n	800ba48 <__any_on+0x26>
 800ba38:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ba3c:	fa24 f001 	lsr.w	r0, r4, r1
 800ba40:	fa00 f101 	lsl.w	r1, r0, r1
 800ba44:	428c      	cmp	r4, r1
 800ba46:	d10b      	bne.n	800ba60 <__any_on+0x3e>
 800ba48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d803      	bhi.n	800ba58 <__any_on+0x36>
 800ba50:	2000      	movs	r0, #0
 800ba52:	bd10      	pop	{r4, pc}
 800ba54:	4603      	mov	r3, r0
 800ba56:	e7f7      	b.n	800ba48 <__any_on+0x26>
 800ba58:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba5c:	2900      	cmp	r1, #0
 800ba5e:	d0f5      	beq.n	800ba4c <__any_on+0x2a>
 800ba60:	2001      	movs	r0, #1
 800ba62:	e7f6      	b.n	800ba52 <__any_on+0x30>

0800ba64 <__ascii_wctomb>:
 800ba64:	4603      	mov	r3, r0
 800ba66:	4608      	mov	r0, r1
 800ba68:	b141      	cbz	r1, 800ba7c <__ascii_wctomb+0x18>
 800ba6a:	2aff      	cmp	r2, #255	@ 0xff
 800ba6c:	d904      	bls.n	800ba78 <__ascii_wctomb+0x14>
 800ba6e:	228a      	movs	r2, #138	@ 0x8a
 800ba70:	601a      	str	r2, [r3, #0]
 800ba72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba76:	4770      	bx	lr
 800ba78:	700a      	strb	r2, [r1, #0]
 800ba7a:	2001      	movs	r0, #1
 800ba7c:	4770      	bx	lr

0800ba7e <__ssputs_r>:
 800ba7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba82:	688e      	ldr	r6, [r1, #8]
 800ba84:	461f      	mov	r7, r3
 800ba86:	42be      	cmp	r6, r7
 800ba88:	680b      	ldr	r3, [r1, #0]
 800ba8a:	4682      	mov	sl, r0
 800ba8c:	460c      	mov	r4, r1
 800ba8e:	4690      	mov	r8, r2
 800ba90:	d82d      	bhi.n	800baee <__ssputs_r+0x70>
 800ba92:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba96:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ba9a:	d026      	beq.n	800baea <__ssputs_r+0x6c>
 800ba9c:	6965      	ldr	r5, [r4, #20]
 800ba9e:	6909      	ldr	r1, [r1, #16]
 800baa0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800baa4:	eba3 0901 	sub.w	r9, r3, r1
 800baa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800baac:	1c7b      	adds	r3, r7, #1
 800baae:	444b      	add	r3, r9
 800bab0:	106d      	asrs	r5, r5, #1
 800bab2:	429d      	cmp	r5, r3
 800bab4:	bf38      	it	cc
 800bab6:	461d      	movcc	r5, r3
 800bab8:	0553      	lsls	r3, r2, #21
 800baba:	d527      	bpl.n	800bb0c <__ssputs_r+0x8e>
 800babc:	4629      	mov	r1, r5
 800babe:	f7ff fa89 	bl	800afd4 <_malloc_r>
 800bac2:	4606      	mov	r6, r0
 800bac4:	b360      	cbz	r0, 800bb20 <__ssputs_r+0xa2>
 800bac6:	6921      	ldr	r1, [r4, #16]
 800bac8:	464a      	mov	r2, r9
 800baca:	f7fe f864 	bl	8009b96 <memcpy>
 800bace:	89a3      	ldrh	r3, [r4, #12]
 800bad0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bad4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bad8:	81a3      	strh	r3, [r4, #12]
 800bada:	6126      	str	r6, [r4, #16]
 800badc:	6165      	str	r5, [r4, #20]
 800bade:	444e      	add	r6, r9
 800bae0:	eba5 0509 	sub.w	r5, r5, r9
 800bae4:	6026      	str	r6, [r4, #0]
 800bae6:	60a5      	str	r5, [r4, #8]
 800bae8:	463e      	mov	r6, r7
 800baea:	42be      	cmp	r6, r7
 800baec:	d900      	bls.n	800baf0 <__ssputs_r+0x72>
 800baee:	463e      	mov	r6, r7
 800baf0:	6820      	ldr	r0, [r4, #0]
 800baf2:	4632      	mov	r2, r6
 800baf4:	4641      	mov	r1, r8
 800baf6:	f000 f9c5 	bl	800be84 <memmove>
 800bafa:	68a3      	ldr	r3, [r4, #8]
 800bafc:	1b9b      	subs	r3, r3, r6
 800bafe:	60a3      	str	r3, [r4, #8]
 800bb00:	6823      	ldr	r3, [r4, #0]
 800bb02:	4433      	add	r3, r6
 800bb04:	6023      	str	r3, [r4, #0]
 800bb06:	2000      	movs	r0, #0
 800bb08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb0c:	462a      	mov	r2, r5
 800bb0e:	f000 fa15 	bl	800bf3c <_realloc_r>
 800bb12:	4606      	mov	r6, r0
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d1e0      	bne.n	800bada <__ssputs_r+0x5c>
 800bb18:	6921      	ldr	r1, [r4, #16]
 800bb1a:	4650      	mov	r0, sl
 800bb1c:	f7fe feac 	bl	800a878 <_free_r>
 800bb20:	230c      	movs	r3, #12
 800bb22:	f8ca 3000 	str.w	r3, [sl]
 800bb26:	89a3      	ldrh	r3, [r4, #12]
 800bb28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb2c:	81a3      	strh	r3, [r4, #12]
 800bb2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb32:	e7e9      	b.n	800bb08 <__ssputs_r+0x8a>

0800bb34 <_svfiprintf_r>:
 800bb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb38:	4698      	mov	r8, r3
 800bb3a:	898b      	ldrh	r3, [r1, #12]
 800bb3c:	061b      	lsls	r3, r3, #24
 800bb3e:	b09d      	sub	sp, #116	@ 0x74
 800bb40:	4607      	mov	r7, r0
 800bb42:	460d      	mov	r5, r1
 800bb44:	4614      	mov	r4, r2
 800bb46:	d510      	bpl.n	800bb6a <_svfiprintf_r+0x36>
 800bb48:	690b      	ldr	r3, [r1, #16]
 800bb4a:	b973      	cbnz	r3, 800bb6a <_svfiprintf_r+0x36>
 800bb4c:	2140      	movs	r1, #64	@ 0x40
 800bb4e:	f7ff fa41 	bl	800afd4 <_malloc_r>
 800bb52:	6028      	str	r0, [r5, #0]
 800bb54:	6128      	str	r0, [r5, #16]
 800bb56:	b930      	cbnz	r0, 800bb66 <_svfiprintf_r+0x32>
 800bb58:	230c      	movs	r3, #12
 800bb5a:	603b      	str	r3, [r7, #0]
 800bb5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb60:	b01d      	add	sp, #116	@ 0x74
 800bb62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb66:	2340      	movs	r3, #64	@ 0x40
 800bb68:	616b      	str	r3, [r5, #20]
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb6e:	2320      	movs	r3, #32
 800bb70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb74:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb78:	2330      	movs	r3, #48	@ 0x30
 800bb7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bd18 <_svfiprintf_r+0x1e4>
 800bb7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb82:	f04f 0901 	mov.w	r9, #1
 800bb86:	4623      	mov	r3, r4
 800bb88:	469a      	mov	sl, r3
 800bb8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb8e:	b10a      	cbz	r2, 800bb94 <_svfiprintf_r+0x60>
 800bb90:	2a25      	cmp	r2, #37	@ 0x25
 800bb92:	d1f9      	bne.n	800bb88 <_svfiprintf_r+0x54>
 800bb94:	ebba 0b04 	subs.w	fp, sl, r4
 800bb98:	d00b      	beq.n	800bbb2 <_svfiprintf_r+0x7e>
 800bb9a:	465b      	mov	r3, fp
 800bb9c:	4622      	mov	r2, r4
 800bb9e:	4629      	mov	r1, r5
 800bba0:	4638      	mov	r0, r7
 800bba2:	f7ff ff6c 	bl	800ba7e <__ssputs_r>
 800bba6:	3001      	adds	r0, #1
 800bba8:	f000 80a7 	beq.w	800bcfa <_svfiprintf_r+0x1c6>
 800bbac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbae:	445a      	add	r2, fp
 800bbb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbb2:	f89a 3000 	ldrb.w	r3, [sl]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	f000 809f 	beq.w	800bcfa <_svfiprintf_r+0x1c6>
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bbc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbc6:	f10a 0a01 	add.w	sl, sl, #1
 800bbca:	9304      	str	r3, [sp, #16]
 800bbcc:	9307      	str	r3, [sp, #28]
 800bbce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bbd2:	931a      	str	r3, [sp, #104]	@ 0x68
 800bbd4:	4654      	mov	r4, sl
 800bbd6:	2205      	movs	r2, #5
 800bbd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbdc:	484e      	ldr	r0, [pc, #312]	@ (800bd18 <_svfiprintf_r+0x1e4>)
 800bbde:	f7f4 fb07 	bl	80001f0 <memchr>
 800bbe2:	9a04      	ldr	r2, [sp, #16]
 800bbe4:	b9d8      	cbnz	r0, 800bc1e <_svfiprintf_r+0xea>
 800bbe6:	06d0      	lsls	r0, r2, #27
 800bbe8:	bf44      	itt	mi
 800bbea:	2320      	movmi	r3, #32
 800bbec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbf0:	0711      	lsls	r1, r2, #28
 800bbf2:	bf44      	itt	mi
 800bbf4:	232b      	movmi	r3, #43	@ 0x2b
 800bbf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbfa:	f89a 3000 	ldrb.w	r3, [sl]
 800bbfe:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc00:	d015      	beq.n	800bc2e <_svfiprintf_r+0xfa>
 800bc02:	9a07      	ldr	r2, [sp, #28]
 800bc04:	4654      	mov	r4, sl
 800bc06:	2000      	movs	r0, #0
 800bc08:	f04f 0c0a 	mov.w	ip, #10
 800bc0c:	4621      	mov	r1, r4
 800bc0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc12:	3b30      	subs	r3, #48	@ 0x30
 800bc14:	2b09      	cmp	r3, #9
 800bc16:	d94b      	bls.n	800bcb0 <_svfiprintf_r+0x17c>
 800bc18:	b1b0      	cbz	r0, 800bc48 <_svfiprintf_r+0x114>
 800bc1a:	9207      	str	r2, [sp, #28]
 800bc1c:	e014      	b.n	800bc48 <_svfiprintf_r+0x114>
 800bc1e:	eba0 0308 	sub.w	r3, r0, r8
 800bc22:	fa09 f303 	lsl.w	r3, r9, r3
 800bc26:	4313      	orrs	r3, r2
 800bc28:	9304      	str	r3, [sp, #16]
 800bc2a:	46a2      	mov	sl, r4
 800bc2c:	e7d2      	b.n	800bbd4 <_svfiprintf_r+0xa0>
 800bc2e:	9b03      	ldr	r3, [sp, #12]
 800bc30:	1d19      	adds	r1, r3, #4
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	9103      	str	r1, [sp, #12]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	bfbb      	ittet	lt
 800bc3a:	425b      	neglt	r3, r3
 800bc3c:	f042 0202 	orrlt.w	r2, r2, #2
 800bc40:	9307      	strge	r3, [sp, #28]
 800bc42:	9307      	strlt	r3, [sp, #28]
 800bc44:	bfb8      	it	lt
 800bc46:	9204      	strlt	r2, [sp, #16]
 800bc48:	7823      	ldrb	r3, [r4, #0]
 800bc4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc4c:	d10a      	bne.n	800bc64 <_svfiprintf_r+0x130>
 800bc4e:	7863      	ldrb	r3, [r4, #1]
 800bc50:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc52:	d132      	bne.n	800bcba <_svfiprintf_r+0x186>
 800bc54:	9b03      	ldr	r3, [sp, #12]
 800bc56:	1d1a      	adds	r2, r3, #4
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	9203      	str	r2, [sp, #12]
 800bc5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc60:	3402      	adds	r4, #2
 800bc62:	9305      	str	r3, [sp, #20]
 800bc64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bd28 <_svfiprintf_r+0x1f4>
 800bc68:	7821      	ldrb	r1, [r4, #0]
 800bc6a:	2203      	movs	r2, #3
 800bc6c:	4650      	mov	r0, sl
 800bc6e:	f7f4 fabf 	bl	80001f0 <memchr>
 800bc72:	b138      	cbz	r0, 800bc84 <_svfiprintf_r+0x150>
 800bc74:	9b04      	ldr	r3, [sp, #16]
 800bc76:	eba0 000a 	sub.w	r0, r0, sl
 800bc7a:	2240      	movs	r2, #64	@ 0x40
 800bc7c:	4082      	lsls	r2, r0
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	3401      	adds	r4, #1
 800bc82:	9304      	str	r3, [sp, #16]
 800bc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc88:	4824      	ldr	r0, [pc, #144]	@ (800bd1c <_svfiprintf_r+0x1e8>)
 800bc8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc8e:	2206      	movs	r2, #6
 800bc90:	f7f4 faae 	bl	80001f0 <memchr>
 800bc94:	2800      	cmp	r0, #0
 800bc96:	d036      	beq.n	800bd06 <_svfiprintf_r+0x1d2>
 800bc98:	4b21      	ldr	r3, [pc, #132]	@ (800bd20 <_svfiprintf_r+0x1ec>)
 800bc9a:	bb1b      	cbnz	r3, 800bce4 <_svfiprintf_r+0x1b0>
 800bc9c:	9b03      	ldr	r3, [sp, #12]
 800bc9e:	3307      	adds	r3, #7
 800bca0:	f023 0307 	bic.w	r3, r3, #7
 800bca4:	3308      	adds	r3, #8
 800bca6:	9303      	str	r3, [sp, #12]
 800bca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcaa:	4433      	add	r3, r6
 800bcac:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcae:	e76a      	b.n	800bb86 <_svfiprintf_r+0x52>
 800bcb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	2001      	movs	r0, #1
 800bcb8:	e7a8      	b.n	800bc0c <_svfiprintf_r+0xd8>
 800bcba:	2300      	movs	r3, #0
 800bcbc:	3401      	adds	r4, #1
 800bcbe:	9305      	str	r3, [sp, #20]
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	f04f 0c0a 	mov.w	ip, #10
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bccc:	3a30      	subs	r2, #48	@ 0x30
 800bcce:	2a09      	cmp	r2, #9
 800bcd0:	d903      	bls.n	800bcda <_svfiprintf_r+0x1a6>
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d0c6      	beq.n	800bc64 <_svfiprintf_r+0x130>
 800bcd6:	9105      	str	r1, [sp, #20]
 800bcd8:	e7c4      	b.n	800bc64 <_svfiprintf_r+0x130>
 800bcda:	fb0c 2101 	mla	r1, ip, r1, r2
 800bcde:	4604      	mov	r4, r0
 800bce0:	2301      	movs	r3, #1
 800bce2:	e7f0      	b.n	800bcc6 <_svfiprintf_r+0x192>
 800bce4:	ab03      	add	r3, sp, #12
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	462a      	mov	r2, r5
 800bcea:	4b0e      	ldr	r3, [pc, #56]	@ (800bd24 <_svfiprintf_r+0x1f0>)
 800bcec:	a904      	add	r1, sp, #16
 800bcee:	4638      	mov	r0, r7
 800bcf0:	f7fd f9e2 	bl	80090b8 <_printf_float>
 800bcf4:	1c42      	adds	r2, r0, #1
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	d1d6      	bne.n	800bca8 <_svfiprintf_r+0x174>
 800bcfa:	89ab      	ldrh	r3, [r5, #12]
 800bcfc:	065b      	lsls	r3, r3, #25
 800bcfe:	f53f af2d 	bmi.w	800bb5c <_svfiprintf_r+0x28>
 800bd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd04:	e72c      	b.n	800bb60 <_svfiprintf_r+0x2c>
 800bd06:	ab03      	add	r3, sp, #12
 800bd08:	9300      	str	r3, [sp, #0]
 800bd0a:	462a      	mov	r2, r5
 800bd0c:	4b05      	ldr	r3, [pc, #20]	@ (800bd24 <_svfiprintf_r+0x1f0>)
 800bd0e:	a904      	add	r1, sp, #16
 800bd10:	4638      	mov	r0, r7
 800bd12:	f7fd fc69 	bl	80095e8 <_printf_i>
 800bd16:	e7ed      	b.n	800bcf4 <_svfiprintf_r+0x1c0>
 800bd18:	0800c79c 	.word	0x0800c79c
 800bd1c:	0800c7a6 	.word	0x0800c7a6
 800bd20:	080090b9 	.word	0x080090b9
 800bd24:	0800ba7f 	.word	0x0800ba7f
 800bd28:	0800c7a2 	.word	0x0800c7a2

0800bd2c <__sflush_r>:
 800bd2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd34:	0716      	lsls	r6, r2, #28
 800bd36:	4605      	mov	r5, r0
 800bd38:	460c      	mov	r4, r1
 800bd3a:	d454      	bmi.n	800bde6 <__sflush_r+0xba>
 800bd3c:	684b      	ldr	r3, [r1, #4]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	dc02      	bgt.n	800bd48 <__sflush_r+0x1c>
 800bd42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	dd48      	ble.n	800bdda <__sflush_r+0xae>
 800bd48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd4a:	2e00      	cmp	r6, #0
 800bd4c:	d045      	beq.n	800bdda <__sflush_r+0xae>
 800bd4e:	2300      	movs	r3, #0
 800bd50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bd54:	682f      	ldr	r7, [r5, #0]
 800bd56:	6a21      	ldr	r1, [r4, #32]
 800bd58:	602b      	str	r3, [r5, #0]
 800bd5a:	d030      	beq.n	800bdbe <__sflush_r+0x92>
 800bd5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bd5e:	89a3      	ldrh	r3, [r4, #12]
 800bd60:	0759      	lsls	r1, r3, #29
 800bd62:	d505      	bpl.n	800bd70 <__sflush_r+0x44>
 800bd64:	6863      	ldr	r3, [r4, #4]
 800bd66:	1ad2      	subs	r2, r2, r3
 800bd68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd6a:	b10b      	cbz	r3, 800bd70 <__sflush_r+0x44>
 800bd6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bd6e:	1ad2      	subs	r2, r2, r3
 800bd70:	2300      	movs	r3, #0
 800bd72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd74:	6a21      	ldr	r1, [r4, #32]
 800bd76:	4628      	mov	r0, r5
 800bd78:	47b0      	blx	r6
 800bd7a:	1c43      	adds	r3, r0, #1
 800bd7c:	89a3      	ldrh	r3, [r4, #12]
 800bd7e:	d106      	bne.n	800bd8e <__sflush_r+0x62>
 800bd80:	6829      	ldr	r1, [r5, #0]
 800bd82:	291d      	cmp	r1, #29
 800bd84:	d82b      	bhi.n	800bdde <__sflush_r+0xb2>
 800bd86:	4a2a      	ldr	r2, [pc, #168]	@ (800be30 <__sflush_r+0x104>)
 800bd88:	40ca      	lsrs	r2, r1
 800bd8a:	07d6      	lsls	r6, r2, #31
 800bd8c:	d527      	bpl.n	800bdde <__sflush_r+0xb2>
 800bd8e:	2200      	movs	r2, #0
 800bd90:	6062      	str	r2, [r4, #4]
 800bd92:	04d9      	lsls	r1, r3, #19
 800bd94:	6922      	ldr	r2, [r4, #16]
 800bd96:	6022      	str	r2, [r4, #0]
 800bd98:	d504      	bpl.n	800bda4 <__sflush_r+0x78>
 800bd9a:	1c42      	adds	r2, r0, #1
 800bd9c:	d101      	bne.n	800bda2 <__sflush_r+0x76>
 800bd9e:	682b      	ldr	r3, [r5, #0]
 800bda0:	b903      	cbnz	r3, 800bda4 <__sflush_r+0x78>
 800bda2:	6560      	str	r0, [r4, #84]	@ 0x54
 800bda4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bda6:	602f      	str	r7, [r5, #0]
 800bda8:	b1b9      	cbz	r1, 800bdda <__sflush_r+0xae>
 800bdaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdae:	4299      	cmp	r1, r3
 800bdb0:	d002      	beq.n	800bdb8 <__sflush_r+0x8c>
 800bdb2:	4628      	mov	r0, r5
 800bdb4:	f7fe fd60 	bl	800a878 <_free_r>
 800bdb8:	2300      	movs	r3, #0
 800bdba:	6363      	str	r3, [r4, #52]	@ 0x34
 800bdbc:	e00d      	b.n	800bdda <__sflush_r+0xae>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	4628      	mov	r0, r5
 800bdc2:	47b0      	blx	r6
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	1c50      	adds	r0, r2, #1
 800bdc8:	d1c9      	bne.n	800bd5e <__sflush_r+0x32>
 800bdca:	682b      	ldr	r3, [r5, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d0c6      	beq.n	800bd5e <__sflush_r+0x32>
 800bdd0:	2b1d      	cmp	r3, #29
 800bdd2:	d001      	beq.n	800bdd8 <__sflush_r+0xac>
 800bdd4:	2b16      	cmp	r3, #22
 800bdd6:	d11e      	bne.n	800be16 <__sflush_r+0xea>
 800bdd8:	602f      	str	r7, [r5, #0]
 800bdda:	2000      	movs	r0, #0
 800bddc:	e022      	b.n	800be24 <__sflush_r+0xf8>
 800bdde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bde2:	b21b      	sxth	r3, r3
 800bde4:	e01b      	b.n	800be1e <__sflush_r+0xf2>
 800bde6:	690f      	ldr	r7, [r1, #16]
 800bde8:	2f00      	cmp	r7, #0
 800bdea:	d0f6      	beq.n	800bdda <__sflush_r+0xae>
 800bdec:	0793      	lsls	r3, r2, #30
 800bdee:	680e      	ldr	r6, [r1, #0]
 800bdf0:	bf08      	it	eq
 800bdf2:	694b      	ldreq	r3, [r1, #20]
 800bdf4:	600f      	str	r7, [r1, #0]
 800bdf6:	bf18      	it	ne
 800bdf8:	2300      	movne	r3, #0
 800bdfa:	eba6 0807 	sub.w	r8, r6, r7
 800bdfe:	608b      	str	r3, [r1, #8]
 800be00:	f1b8 0f00 	cmp.w	r8, #0
 800be04:	dde9      	ble.n	800bdda <__sflush_r+0xae>
 800be06:	6a21      	ldr	r1, [r4, #32]
 800be08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800be0a:	4643      	mov	r3, r8
 800be0c:	463a      	mov	r2, r7
 800be0e:	4628      	mov	r0, r5
 800be10:	47b0      	blx	r6
 800be12:	2800      	cmp	r0, #0
 800be14:	dc08      	bgt.n	800be28 <__sflush_r+0xfc>
 800be16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be1e:	81a3      	strh	r3, [r4, #12]
 800be20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be28:	4407      	add	r7, r0
 800be2a:	eba8 0800 	sub.w	r8, r8, r0
 800be2e:	e7e7      	b.n	800be00 <__sflush_r+0xd4>
 800be30:	20400001 	.word	0x20400001

0800be34 <_fflush_r>:
 800be34:	b538      	push	{r3, r4, r5, lr}
 800be36:	690b      	ldr	r3, [r1, #16]
 800be38:	4605      	mov	r5, r0
 800be3a:	460c      	mov	r4, r1
 800be3c:	b913      	cbnz	r3, 800be44 <_fflush_r+0x10>
 800be3e:	2500      	movs	r5, #0
 800be40:	4628      	mov	r0, r5
 800be42:	bd38      	pop	{r3, r4, r5, pc}
 800be44:	b118      	cbz	r0, 800be4e <_fflush_r+0x1a>
 800be46:	6a03      	ldr	r3, [r0, #32]
 800be48:	b90b      	cbnz	r3, 800be4e <_fflush_r+0x1a>
 800be4a:	f7fd fd77 	bl	800993c <__sinit>
 800be4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d0f3      	beq.n	800be3e <_fflush_r+0xa>
 800be56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800be58:	07d0      	lsls	r0, r2, #31
 800be5a:	d404      	bmi.n	800be66 <_fflush_r+0x32>
 800be5c:	0599      	lsls	r1, r3, #22
 800be5e:	d402      	bmi.n	800be66 <_fflush_r+0x32>
 800be60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be62:	f7fd fe96 	bl	8009b92 <__retarget_lock_acquire_recursive>
 800be66:	4628      	mov	r0, r5
 800be68:	4621      	mov	r1, r4
 800be6a:	f7ff ff5f 	bl	800bd2c <__sflush_r>
 800be6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be70:	07da      	lsls	r2, r3, #31
 800be72:	4605      	mov	r5, r0
 800be74:	d4e4      	bmi.n	800be40 <_fflush_r+0xc>
 800be76:	89a3      	ldrh	r3, [r4, #12]
 800be78:	059b      	lsls	r3, r3, #22
 800be7a:	d4e1      	bmi.n	800be40 <_fflush_r+0xc>
 800be7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be7e:	f7fd fe89 	bl	8009b94 <__retarget_lock_release_recursive>
 800be82:	e7dd      	b.n	800be40 <_fflush_r+0xc>

0800be84 <memmove>:
 800be84:	4288      	cmp	r0, r1
 800be86:	b510      	push	{r4, lr}
 800be88:	eb01 0402 	add.w	r4, r1, r2
 800be8c:	d902      	bls.n	800be94 <memmove+0x10>
 800be8e:	4284      	cmp	r4, r0
 800be90:	4623      	mov	r3, r4
 800be92:	d807      	bhi.n	800bea4 <memmove+0x20>
 800be94:	1e43      	subs	r3, r0, #1
 800be96:	42a1      	cmp	r1, r4
 800be98:	d008      	beq.n	800beac <memmove+0x28>
 800be9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bea2:	e7f8      	b.n	800be96 <memmove+0x12>
 800bea4:	4402      	add	r2, r0
 800bea6:	4601      	mov	r1, r0
 800bea8:	428a      	cmp	r2, r1
 800beaa:	d100      	bne.n	800beae <memmove+0x2a>
 800beac:	bd10      	pop	{r4, pc}
 800beae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800beb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800beb6:	e7f7      	b.n	800bea8 <memmove+0x24>

0800beb8 <_sbrk_r>:
 800beb8:	b538      	push	{r3, r4, r5, lr}
 800beba:	4d06      	ldr	r5, [pc, #24]	@ (800bed4 <_sbrk_r+0x1c>)
 800bebc:	2300      	movs	r3, #0
 800bebe:	4604      	mov	r4, r0
 800bec0:	4608      	mov	r0, r1
 800bec2:	602b      	str	r3, [r5, #0]
 800bec4:	f7f6 fa7e 	bl	80023c4 <_sbrk>
 800bec8:	1c43      	adds	r3, r0, #1
 800beca:	d102      	bne.n	800bed2 <_sbrk_r+0x1a>
 800becc:	682b      	ldr	r3, [r5, #0]
 800bece:	b103      	cbz	r3, 800bed2 <_sbrk_r+0x1a>
 800bed0:	6023      	str	r3, [r4, #0]
 800bed2:	bd38      	pop	{r3, r4, r5, pc}
 800bed4:	20000a94 	.word	0x20000a94

0800bed8 <__assert_func>:
 800bed8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800beda:	4614      	mov	r4, r2
 800bedc:	461a      	mov	r2, r3
 800bede:	4b09      	ldr	r3, [pc, #36]	@ (800bf04 <__assert_func+0x2c>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	4605      	mov	r5, r0
 800bee4:	68d8      	ldr	r0, [r3, #12]
 800bee6:	b14c      	cbz	r4, 800befc <__assert_func+0x24>
 800bee8:	4b07      	ldr	r3, [pc, #28]	@ (800bf08 <__assert_func+0x30>)
 800beea:	9100      	str	r1, [sp, #0]
 800beec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bef0:	4906      	ldr	r1, [pc, #24]	@ (800bf0c <__assert_func+0x34>)
 800bef2:	462b      	mov	r3, r5
 800bef4:	f000 f850 	bl	800bf98 <fiprintf>
 800bef8:	f000 f860 	bl	800bfbc <abort>
 800befc:	4b04      	ldr	r3, [pc, #16]	@ (800bf10 <__assert_func+0x38>)
 800befe:	461c      	mov	r4, r3
 800bf00:	e7f3      	b.n	800beea <__assert_func+0x12>
 800bf02:	bf00      	nop
 800bf04:	20000194 	.word	0x20000194
 800bf08:	0800c7ad 	.word	0x0800c7ad
 800bf0c:	0800c7ba 	.word	0x0800c7ba
 800bf10:	0800c7e8 	.word	0x0800c7e8

0800bf14 <_calloc_r>:
 800bf14:	b570      	push	{r4, r5, r6, lr}
 800bf16:	fba1 5402 	umull	r5, r4, r1, r2
 800bf1a:	b934      	cbnz	r4, 800bf2a <_calloc_r+0x16>
 800bf1c:	4629      	mov	r1, r5
 800bf1e:	f7ff f859 	bl	800afd4 <_malloc_r>
 800bf22:	4606      	mov	r6, r0
 800bf24:	b928      	cbnz	r0, 800bf32 <_calloc_r+0x1e>
 800bf26:	4630      	mov	r0, r6
 800bf28:	bd70      	pop	{r4, r5, r6, pc}
 800bf2a:	220c      	movs	r2, #12
 800bf2c:	6002      	str	r2, [r0, #0]
 800bf2e:	2600      	movs	r6, #0
 800bf30:	e7f9      	b.n	800bf26 <_calloc_r+0x12>
 800bf32:	462a      	mov	r2, r5
 800bf34:	4621      	mov	r1, r4
 800bf36:	f7fd fd9c 	bl	8009a72 <memset>
 800bf3a:	e7f4      	b.n	800bf26 <_calloc_r+0x12>

0800bf3c <_realloc_r>:
 800bf3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf40:	4607      	mov	r7, r0
 800bf42:	4614      	mov	r4, r2
 800bf44:	460d      	mov	r5, r1
 800bf46:	b921      	cbnz	r1, 800bf52 <_realloc_r+0x16>
 800bf48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf4c:	4611      	mov	r1, r2
 800bf4e:	f7ff b841 	b.w	800afd4 <_malloc_r>
 800bf52:	b92a      	cbnz	r2, 800bf60 <_realloc_r+0x24>
 800bf54:	f7fe fc90 	bl	800a878 <_free_r>
 800bf58:	4625      	mov	r5, r4
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf60:	f000 f833 	bl	800bfca <_malloc_usable_size_r>
 800bf64:	4284      	cmp	r4, r0
 800bf66:	4606      	mov	r6, r0
 800bf68:	d802      	bhi.n	800bf70 <_realloc_r+0x34>
 800bf6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf6e:	d8f4      	bhi.n	800bf5a <_realloc_r+0x1e>
 800bf70:	4621      	mov	r1, r4
 800bf72:	4638      	mov	r0, r7
 800bf74:	f7ff f82e 	bl	800afd4 <_malloc_r>
 800bf78:	4680      	mov	r8, r0
 800bf7a:	b908      	cbnz	r0, 800bf80 <_realloc_r+0x44>
 800bf7c:	4645      	mov	r5, r8
 800bf7e:	e7ec      	b.n	800bf5a <_realloc_r+0x1e>
 800bf80:	42b4      	cmp	r4, r6
 800bf82:	4622      	mov	r2, r4
 800bf84:	4629      	mov	r1, r5
 800bf86:	bf28      	it	cs
 800bf88:	4632      	movcs	r2, r6
 800bf8a:	f7fd fe04 	bl	8009b96 <memcpy>
 800bf8e:	4629      	mov	r1, r5
 800bf90:	4638      	mov	r0, r7
 800bf92:	f7fe fc71 	bl	800a878 <_free_r>
 800bf96:	e7f1      	b.n	800bf7c <_realloc_r+0x40>

0800bf98 <fiprintf>:
 800bf98:	b40e      	push	{r1, r2, r3}
 800bf9a:	b503      	push	{r0, r1, lr}
 800bf9c:	4601      	mov	r1, r0
 800bf9e:	ab03      	add	r3, sp, #12
 800bfa0:	4805      	ldr	r0, [pc, #20]	@ (800bfb8 <fiprintf+0x20>)
 800bfa2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfa6:	6800      	ldr	r0, [r0, #0]
 800bfa8:	9301      	str	r3, [sp, #4]
 800bfaa:	f000 f83f 	bl	800c02c <_vfiprintf_r>
 800bfae:	b002      	add	sp, #8
 800bfb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfb4:	b003      	add	sp, #12
 800bfb6:	4770      	bx	lr
 800bfb8:	20000194 	.word	0x20000194

0800bfbc <abort>:
 800bfbc:	b508      	push	{r3, lr}
 800bfbe:	2006      	movs	r0, #6
 800bfc0:	f000 fa08 	bl	800c3d4 <raise>
 800bfc4:	2001      	movs	r0, #1
 800bfc6:	f7f6 f985 	bl	80022d4 <_exit>

0800bfca <_malloc_usable_size_r>:
 800bfca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfce:	1f18      	subs	r0, r3, #4
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	bfbc      	itt	lt
 800bfd4:	580b      	ldrlt	r3, [r1, r0]
 800bfd6:	18c0      	addlt	r0, r0, r3
 800bfd8:	4770      	bx	lr

0800bfda <__sfputc_r>:
 800bfda:	6893      	ldr	r3, [r2, #8]
 800bfdc:	3b01      	subs	r3, #1
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	b410      	push	{r4}
 800bfe2:	6093      	str	r3, [r2, #8]
 800bfe4:	da08      	bge.n	800bff8 <__sfputc_r+0x1e>
 800bfe6:	6994      	ldr	r4, [r2, #24]
 800bfe8:	42a3      	cmp	r3, r4
 800bfea:	db01      	blt.n	800bff0 <__sfputc_r+0x16>
 800bfec:	290a      	cmp	r1, #10
 800bfee:	d103      	bne.n	800bff8 <__sfputc_r+0x1e>
 800bff0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bff4:	f000 b932 	b.w	800c25c <__swbuf_r>
 800bff8:	6813      	ldr	r3, [r2, #0]
 800bffa:	1c58      	adds	r0, r3, #1
 800bffc:	6010      	str	r0, [r2, #0]
 800bffe:	7019      	strb	r1, [r3, #0]
 800c000:	4608      	mov	r0, r1
 800c002:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c006:	4770      	bx	lr

0800c008 <__sfputs_r>:
 800c008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c00a:	4606      	mov	r6, r0
 800c00c:	460f      	mov	r7, r1
 800c00e:	4614      	mov	r4, r2
 800c010:	18d5      	adds	r5, r2, r3
 800c012:	42ac      	cmp	r4, r5
 800c014:	d101      	bne.n	800c01a <__sfputs_r+0x12>
 800c016:	2000      	movs	r0, #0
 800c018:	e007      	b.n	800c02a <__sfputs_r+0x22>
 800c01a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c01e:	463a      	mov	r2, r7
 800c020:	4630      	mov	r0, r6
 800c022:	f7ff ffda 	bl	800bfda <__sfputc_r>
 800c026:	1c43      	adds	r3, r0, #1
 800c028:	d1f3      	bne.n	800c012 <__sfputs_r+0xa>
 800c02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c02c <_vfiprintf_r>:
 800c02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c030:	460d      	mov	r5, r1
 800c032:	b09d      	sub	sp, #116	@ 0x74
 800c034:	4614      	mov	r4, r2
 800c036:	4698      	mov	r8, r3
 800c038:	4606      	mov	r6, r0
 800c03a:	b118      	cbz	r0, 800c044 <_vfiprintf_r+0x18>
 800c03c:	6a03      	ldr	r3, [r0, #32]
 800c03e:	b90b      	cbnz	r3, 800c044 <_vfiprintf_r+0x18>
 800c040:	f7fd fc7c 	bl	800993c <__sinit>
 800c044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c046:	07d9      	lsls	r1, r3, #31
 800c048:	d405      	bmi.n	800c056 <_vfiprintf_r+0x2a>
 800c04a:	89ab      	ldrh	r3, [r5, #12]
 800c04c:	059a      	lsls	r2, r3, #22
 800c04e:	d402      	bmi.n	800c056 <_vfiprintf_r+0x2a>
 800c050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c052:	f7fd fd9e 	bl	8009b92 <__retarget_lock_acquire_recursive>
 800c056:	89ab      	ldrh	r3, [r5, #12]
 800c058:	071b      	lsls	r3, r3, #28
 800c05a:	d501      	bpl.n	800c060 <_vfiprintf_r+0x34>
 800c05c:	692b      	ldr	r3, [r5, #16]
 800c05e:	b99b      	cbnz	r3, 800c088 <_vfiprintf_r+0x5c>
 800c060:	4629      	mov	r1, r5
 800c062:	4630      	mov	r0, r6
 800c064:	f000 f938 	bl	800c2d8 <__swsetup_r>
 800c068:	b170      	cbz	r0, 800c088 <_vfiprintf_r+0x5c>
 800c06a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c06c:	07dc      	lsls	r4, r3, #31
 800c06e:	d504      	bpl.n	800c07a <_vfiprintf_r+0x4e>
 800c070:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c074:	b01d      	add	sp, #116	@ 0x74
 800c076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c07a:	89ab      	ldrh	r3, [r5, #12]
 800c07c:	0598      	lsls	r0, r3, #22
 800c07e:	d4f7      	bmi.n	800c070 <_vfiprintf_r+0x44>
 800c080:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c082:	f7fd fd87 	bl	8009b94 <__retarget_lock_release_recursive>
 800c086:	e7f3      	b.n	800c070 <_vfiprintf_r+0x44>
 800c088:	2300      	movs	r3, #0
 800c08a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c08c:	2320      	movs	r3, #32
 800c08e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c092:	f8cd 800c 	str.w	r8, [sp, #12]
 800c096:	2330      	movs	r3, #48	@ 0x30
 800c098:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c248 <_vfiprintf_r+0x21c>
 800c09c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0a0:	f04f 0901 	mov.w	r9, #1
 800c0a4:	4623      	mov	r3, r4
 800c0a6:	469a      	mov	sl, r3
 800c0a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0ac:	b10a      	cbz	r2, 800c0b2 <_vfiprintf_r+0x86>
 800c0ae:	2a25      	cmp	r2, #37	@ 0x25
 800c0b0:	d1f9      	bne.n	800c0a6 <_vfiprintf_r+0x7a>
 800c0b2:	ebba 0b04 	subs.w	fp, sl, r4
 800c0b6:	d00b      	beq.n	800c0d0 <_vfiprintf_r+0xa4>
 800c0b8:	465b      	mov	r3, fp
 800c0ba:	4622      	mov	r2, r4
 800c0bc:	4629      	mov	r1, r5
 800c0be:	4630      	mov	r0, r6
 800c0c0:	f7ff ffa2 	bl	800c008 <__sfputs_r>
 800c0c4:	3001      	adds	r0, #1
 800c0c6:	f000 80a7 	beq.w	800c218 <_vfiprintf_r+0x1ec>
 800c0ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0cc:	445a      	add	r2, fp
 800c0ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0d0:	f89a 3000 	ldrb.w	r3, [sl]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f000 809f 	beq.w	800c218 <_vfiprintf_r+0x1ec>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c0e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0e4:	f10a 0a01 	add.w	sl, sl, #1
 800c0e8:	9304      	str	r3, [sp, #16]
 800c0ea:	9307      	str	r3, [sp, #28]
 800c0ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0f2:	4654      	mov	r4, sl
 800c0f4:	2205      	movs	r2, #5
 800c0f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0fa:	4853      	ldr	r0, [pc, #332]	@ (800c248 <_vfiprintf_r+0x21c>)
 800c0fc:	f7f4 f878 	bl	80001f0 <memchr>
 800c100:	9a04      	ldr	r2, [sp, #16]
 800c102:	b9d8      	cbnz	r0, 800c13c <_vfiprintf_r+0x110>
 800c104:	06d1      	lsls	r1, r2, #27
 800c106:	bf44      	itt	mi
 800c108:	2320      	movmi	r3, #32
 800c10a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c10e:	0713      	lsls	r3, r2, #28
 800c110:	bf44      	itt	mi
 800c112:	232b      	movmi	r3, #43	@ 0x2b
 800c114:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c118:	f89a 3000 	ldrb.w	r3, [sl]
 800c11c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c11e:	d015      	beq.n	800c14c <_vfiprintf_r+0x120>
 800c120:	9a07      	ldr	r2, [sp, #28]
 800c122:	4654      	mov	r4, sl
 800c124:	2000      	movs	r0, #0
 800c126:	f04f 0c0a 	mov.w	ip, #10
 800c12a:	4621      	mov	r1, r4
 800c12c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c130:	3b30      	subs	r3, #48	@ 0x30
 800c132:	2b09      	cmp	r3, #9
 800c134:	d94b      	bls.n	800c1ce <_vfiprintf_r+0x1a2>
 800c136:	b1b0      	cbz	r0, 800c166 <_vfiprintf_r+0x13a>
 800c138:	9207      	str	r2, [sp, #28]
 800c13a:	e014      	b.n	800c166 <_vfiprintf_r+0x13a>
 800c13c:	eba0 0308 	sub.w	r3, r0, r8
 800c140:	fa09 f303 	lsl.w	r3, r9, r3
 800c144:	4313      	orrs	r3, r2
 800c146:	9304      	str	r3, [sp, #16]
 800c148:	46a2      	mov	sl, r4
 800c14a:	e7d2      	b.n	800c0f2 <_vfiprintf_r+0xc6>
 800c14c:	9b03      	ldr	r3, [sp, #12]
 800c14e:	1d19      	adds	r1, r3, #4
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	9103      	str	r1, [sp, #12]
 800c154:	2b00      	cmp	r3, #0
 800c156:	bfbb      	ittet	lt
 800c158:	425b      	neglt	r3, r3
 800c15a:	f042 0202 	orrlt.w	r2, r2, #2
 800c15e:	9307      	strge	r3, [sp, #28]
 800c160:	9307      	strlt	r3, [sp, #28]
 800c162:	bfb8      	it	lt
 800c164:	9204      	strlt	r2, [sp, #16]
 800c166:	7823      	ldrb	r3, [r4, #0]
 800c168:	2b2e      	cmp	r3, #46	@ 0x2e
 800c16a:	d10a      	bne.n	800c182 <_vfiprintf_r+0x156>
 800c16c:	7863      	ldrb	r3, [r4, #1]
 800c16e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c170:	d132      	bne.n	800c1d8 <_vfiprintf_r+0x1ac>
 800c172:	9b03      	ldr	r3, [sp, #12]
 800c174:	1d1a      	adds	r2, r3, #4
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	9203      	str	r2, [sp, #12]
 800c17a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c17e:	3402      	adds	r4, #2
 800c180:	9305      	str	r3, [sp, #20]
 800c182:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c258 <_vfiprintf_r+0x22c>
 800c186:	7821      	ldrb	r1, [r4, #0]
 800c188:	2203      	movs	r2, #3
 800c18a:	4650      	mov	r0, sl
 800c18c:	f7f4 f830 	bl	80001f0 <memchr>
 800c190:	b138      	cbz	r0, 800c1a2 <_vfiprintf_r+0x176>
 800c192:	9b04      	ldr	r3, [sp, #16]
 800c194:	eba0 000a 	sub.w	r0, r0, sl
 800c198:	2240      	movs	r2, #64	@ 0x40
 800c19a:	4082      	lsls	r2, r0
 800c19c:	4313      	orrs	r3, r2
 800c19e:	3401      	adds	r4, #1
 800c1a0:	9304      	str	r3, [sp, #16]
 800c1a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1a6:	4829      	ldr	r0, [pc, #164]	@ (800c24c <_vfiprintf_r+0x220>)
 800c1a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1ac:	2206      	movs	r2, #6
 800c1ae:	f7f4 f81f 	bl	80001f0 <memchr>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	d03f      	beq.n	800c236 <_vfiprintf_r+0x20a>
 800c1b6:	4b26      	ldr	r3, [pc, #152]	@ (800c250 <_vfiprintf_r+0x224>)
 800c1b8:	bb1b      	cbnz	r3, 800c202 <_vfiprintf_r+0x1d6>
 800c1ba:	9b03      	ldr	r3, [sp, #12]
 800c1bc:	3307      	adds	r3, #7
 800c1be:	f023 0307 	bic.w	r3, r3, #7
 800c1c2:	3308      	adds	r3, #8
 800c1c4:	9303      	str	r3, [sp, #12]
 800c1c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1c8:	443b      	add	r3, r7
 800c1ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1cc:	e76a      	b.n	800c0a4 <_vfiprintf_r+0x78>
 800c1ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	2001      	movs	r0, #1
 800c1d6:	e7a8      	b.n	800c12a <_vfiprintf_r+0xfe>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	3401      	adds	r4, #1
 800c1dc:	9305      	str	r3, [sp, #20]
 800c1de:	4619      	mov	r1, r3
 800c1e0:	f04f 0c0a 	mov.w	ip, #10
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1ea:	3a30      	subs	r2, #48	@ 0x30
 800c1ec:	2a09      	cmp	r2, #9
 800c1ee:	d903      	bls.n	800c1f8 <_vfiprintf_r+0x1cc>
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d0c6      	beq.n	800c182 <_vfiprintf_r+0x156>
 800c1f4:	9105      	str	r1, [sp, #20]
 800c1f6:	e7c4      	b.n	800c182 <_vfiprintf_r+0x156>
 800c1f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1fc:	4604      	mov	r4, r0
 800c1fe:	2301      	movs	r3, #1
 800c200:	e7f0      	b.n	800c1e4 <_vfiprintf_r+0x1b8>
 800c202:	ab03      	add	r3, sp, #12
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	462a      	mov	r2, r5
 800c208:	4b12      	ldr	r3, [pc, #72]	@ (800c254 <_vfiprintf_r+0x228>)
 800c20a:	a904      	add	r1, sp, #16
 800c20c:	4630      	mov	r0, r6
 800c20e:	f7fc ff53 	bl	80090b8 <_printf_float>
 800c212:	4607      	mov	r7, r0
 800c214:	1c78      	adds	r0, r7, #1
 800c216:	d1d6      	bne.n	800c1c6 <_vfiprintf_r+0x19a>
 800c218:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c21a:	07d9      	lsls	r1, r3, #31
 800c21c:	d405      	bmi.n	800c22a <_vfiprintf_r+0x1fe>
 800c21e:	89ab      	ldrh	r3, [r5, #12]
 800c220:	059a      	lsls	r2, r3, #22
 800c222:	d402      	bmi.n	800c22a <_vfiprintf_r+0x1fe>
 800c224:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c226:	f7fd fcb5 	bl	8009b94 <__retarget_lock_release_recursive>
 800c22a:	89ab      	ldrh	r3, [r5, #12]
 800c22c:	065b      	lsls	r3, r3, #25
 800c22e:	f53f af1f 	bmi.w	800c070 <_vfiprintf_r+0x44>
 800c232:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c234:	e71e      	b.n	800c074 <_vfiprintf_r+0x48>
 800c236:	ab03      	add	r3, sp, #12
 800c238:	9300      	str	r3, [sp, #0]
 800c23a:	462a      	mov	r2, r5
 800c23c:	4b05      	ldr	r3, [pc, #20]	@ (800c254 <_vfiprintf_r+0x228>)
 800c23e:	a904      	add	r1, sp, #16
 800c240:	4630      	mov	r0, r6
 800c242:	f7fd f9d1 	bl	80095e8 <_printf_i>
 800c246:	e7e4      	b.n	800c212 <_vfiprintf_r+0x1e6>
 800c248:	0800c79c 	.word	0x0800c79c
 800c24c:	0800c7a6 	.word	0x0800c7a6
 800c250:	080090b9 	.word	0x080090b9
 800c254:	0800c009 	.word	0x0800c009
 800c258:	0800c7a2 	.word	0x0800c7a2

0800c25c <__swbuf_r>:
 800c25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c25e:	460e      	mov	r6, r1
 800c260:	4614      	mov	r4, r2
 800c262:	4605      	mov	r5, r0
 800c264:	b118      	cbz	r0, 800c26e <__swbuf_r+0x12>
 800c266:	6a03      	ldr	r3, [r0, #32]
 800c268:	b90b      	cbnz	r3, 800c26e <__swbuf_r+0x12>
 800c26a:	f7fd fb67 	bl	800993c <__sinit>
 800c26e:	69a3      	ldr	r3, [r4, #24]
 800c270:	60a3      	str	r3, [r4, #8]
 800c272:	89a3      	ldrh	r3, [r4, #12]
 800c274:	071a      	lsls	r2, r3, #28
 800c276:	d501      	bpl.n	800c27c <__swbuf_r+0x20>
 800c278:	6923      	ldr	r3, [r4, #16]
 800c27a:	b943      	cbnz	r3, 800c28e <__swbuf_r+0x32>
 800c27c:	4621      	mov	r1, r4
 800c27e:	4628      	mov	r0, r5
 800c280:	f000 f82a 	bl	800c2d8 <__swsetup_r>
 800c284:	b118      	cbz	r0, 800c28e <__swbuf_r+0x32>
 800c286:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c28a:	4638      	mov	r0, r7
 800c28c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c28e:	6823      	ldr	r3, [r4, #0]
 800c290:	6922      	ldr	r2, [r4, #16]
 800c292:	1a98      	subs	r0, r3, r2
 800c294:	6963      	ldr	r3, [r4, #20]
 800c296:	b2f6      	uxtb	r6, r6
 800c298:	4283      	cmp	r3, r0
 800c29a:	4637      	mov	r7, r6
 800c29c:	dc05      	bgt.n	800c2aa <__swbuf_r+0x4e>
 800c29e:	4621      	mov	r1, r4
 800c2a0:	4628      	mov	r0, r5
 800c2a2:	f7ff fdc7 	bl	800be34 <_fflush_r>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d1ed      	bne.n	800c286 <__swbuf_r+0x2a>
 800c2aa:	68a3      	ldr	r3, [r4, #8]
 800c2ac:	3b01      	subs	r3, #1
 800c2ae:	60a3      	str	r3, [r4, #8]
 800c2b0:	6823      	ldr	r3, [r4, #0]
 800c2b2:	1c5a      	adds	r2, r3, #1
 800c2b4:	6022      	str	r2, [r4, #0]
 800c2b6:	701e      	strb	r6, [r3, #0]
 800c2b8:	6962      	ldr	r2, [r4, #20]
 800c2ba:	1c43      	adds	r3, r0, #1
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d004      	beq.n	800c2ca <__swbuf_r+0x6e>
 800c2c0:	89a3      	ldrh	r3, [r4, #12]
 800c2c2:	07db      	lsls	r3, r3, #31
 800c2c4:	d5e1      	bpl.n	800c28a <__swbuf_r+0x2e>
 800c2c6:	2e0a      	cmp	r6, #10
 800c2c8:	d1df      	bne.n	800c28a <__swbuf_r+0x2e>
 800c2ca:	4621      	mov	r1, r4
 800c2cc:	4628      	mov	r0, r5
 800c2ce:	f7ff fdb1 	bl	800be34 <_fflush_r>
 800c2d2:	2800      	cmp	r0, #0
 800c2d4:	d0d9      	beq.n	800c28a <__swbuf_r+0x2e>
 800c2d6:	e7d6      	b.n	800c286 <__swbuf_r+0x2a>

0800c2d8 <__swsetup_r>:
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	4b29      	ldr	r3, [pc, #164]	@ (800c380 <__swsetup_r+0xa8>)
 800c2dc:	4605      	mov	r5, r0
 800c2de:	6818      	ldr	r0, [r3, #0]
 800c2e0:	460c      	mov	r4, r1
 800c2e2:	b118      	cbz	r0, 800c2ec <__swsetup_r+0x14>
 800c2e4:	6a03      	ldr	r3, [r0, #32]
 800c2e6:	b90b      	cbnz	r3, 800c2ec <__swsetup_r+0x14>
 800c2e8:	f7fd fb28 	bl	800993c <__sinit>
 800c2ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2f0:	0719      	lsls	r1, r3, #28
 800c2f2:	d422      	bmi.n	800c33a <__swsetup_r+0x62>
 800c2f4:	06da      	lsls	r2, r3, #27
 800c2f6:	d407      	bmi.n	800c308 <__swsetup_r+0x30>
 800c2f8:	2209      	movs	r2, #9
 800c2fa:	602a      	str	r2, [r5, #0]
 800c2fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c300:	81a3      	strh	r3, [r4, #12]
 800c302:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c306:	e033      	b.n	800c370 <__swsetup_r+0x98>
 800c308:	0758      	lsls	r0, r3, #29
 800c30a:	d512      	bpl.n	800c332 <__swsetup_r+0x5a>
 800c30c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c30e:	b141      	cbz	r1, 800c322 <__swsetup_r+0x4a>
 800c310:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c314:	4299      	cmp	r1, r3
 800c316:	d002      	beq.n	800c31e <__swsetup_r+0x46>
 800c318:	4628      	mov	r0, r5
 800c31a:	f7fe faad 	bl	800a878 <_free_r>
 800c31e:	2300      	movs	r3, #0
 800c320:	6363      	str	r3, [r4, #52]	@ 0x34
 800c322:	89a3      	ldrh	r3, [r4, #12]
 800c324:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c328:	81a3      	strh	r3, [r4, #12]
 800c32a:	2300      	movs	r3, #0
 800c32c:	6063      	str	r3, [r4, #4]
 800c32e:	6923      	ldr	r3, [r4, #16]
 800c330:	6023      	str	r3, [r4, #0]
 800c332:	89a3      	ldrh	r3, [r4, #12]
 800c334:	f043 0308 	orr.w	r3, r3, #8
 800c338:	81a3      	strh	r3, [r4, #12]
 800c33a:	6923      	ldr	r3, [r4, #16]
 800c33c:	b94b      	cbnz	r3, 800c352 <__swsetup_r+0x7a>
 800c33e:	89a3      	ldrh	r3, [r4, #12]
 800c340:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c348:	d003      	beq.n	800c352 <__swsetup_r+0x7a>
 800c34a:	4621      	mov	r1, r4
 800c34c:	4628      	mov	r0, r5
 800c34e:	f000 f883 	bl	800c458 <__smakebuf_r>
 800c352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c356:	f013 0201 	ands.w	r2, r3, #1
 800c35a:	d00a      	beq.n	800c372 <__swsetup_r+0x9a>
 800c35c:	2200      	movs	r2, #0
 800c35e:	60a2      	str	r2, [r4, #8]
 800c360:	6962      	ldr	r2, [r4, #20]
 800c362:	4252      	negs	r2, r2
 800c364:	61a2      	str	r2, [r4, #24]
 800c366:	6922      	ldr	r2, [r4, #16]
 800c368:	b942      	cbnz	r2, 800c37c <__swsetup_r+0xa4>
 800c36a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c36e:	d1c5      	bne.n	800c2fc <__swsetup_r+0x24>
 800c370:	bd38      	pop	{r3, r4, r5, pc}
 800c372:	0799      	lsls	r1, r3, #30
 800c374:	bf58      	it	pl
 800c376:	6962      	ldrpl	r2, [r4, #20]
 800c378:	60a2      	str	r2, [r4, #8]
 800c37a:	e7f4      	b.n	800c366 <__swsetup_r+0x8e>
 800c37c:	2000      	movs	r0, #0
 800c37e:	e7f7      	b.n	800c370 <__swsetup_r+0x98>
 800c380:	20000194 	.word	0x20000194

0800c384 <_raise_r>:
 800c384:	291f      	cmp	r1, #31
 800c386:	b538      	push	{r3, r4, r5, lr}
 800c388:	4605      	mov	r5, r0
 800c38a:	460c      	mov	r4, r1
 800c38c:	d904      	bls.n	800c398 <_raise_r+0x14>
 800c38e:	2316      	movs	r3, #22
 800c390:	6003      	str	r3, [r0, #0]
 800c392:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c396:	bd38      	pop	{r3, r4, r5, pc}
 800c398:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c39a:	b112      	cbz	r2, 800c3a2 <_raise_r+0x1e>
 800c39c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c3a0:	b94b      	cbnz	r3, 800c3b6 <_raise_r+0x32>
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	f000 f830 	bl	800c408 <_getpid_r>
 800c3a8:	4622      	mov	r2, r4
 800c3aa:	4601      	mov	r1, r0
 800c3ac:	4628      	mov	r0, r5
 800c3ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3b2:	f000 b817 	b.w	800c3e4 <_kill_r>
 800c3b6:	2b01      	cmp	r3, #1
 800c3b8:	d00a      	beq.n	800c3d0 <_raise_r+0x4c>
 800c3ba:	1c59      	adds	r1, r3, #1
 800c3bc:	d103      	bne.n	800c3c6 <_raise_r+0x42>
 800c3be:	2316      	movs	r3, #22
 800c3c0:	6003      	str	r3, [r0, #0]
 800c3c2:	2001      	movs	r0, #1
 800c3c4:	e7e7      	b.n	800c396 <_raise_r+0x12>
 800c3c6:	2100      	movs	r1, #0
 800c3c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	4798      	blx	r3
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	e7e0      	b.n	800c396 <_raise_r+0x12>

0800c3d4 <raise>:
 800c3d4:	4b02      	ldr	r3, [pc, #8]	@ (800c3e0 <raise+0xc>)
 800c3d6:	4601      	mov	r1, r0
 800c3d8:	6818      	ldr	r0, [r3, #0]
 800c3da:	f7ff bfd3 	b.w	800c384 <_raise_r>
 800c3de:	bf00      	nop
 800c3e0:	20000194 	.word	0x20000194

0800c3e4 <_kill_r>:
 800c3e4:	b538      	push	{r3, r4, r5, lr}
 800c3e6:	4d07      	ldr	r5, [pc, #28]	@ (800c404 <_kill_r+0x20>)
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	4604      	mov	r4, r0
 800c3ec:	4608      	mov	r0, r1
 800c3ee:	4611      	mov	r1, r2
 800c3f0:	602b      	str	r3, [r5, #0]
 800c3f2:	f7f5 ff5f 	bl	80022b4 <_kill>
 800c3f6:	1c43      	adds	r3, r0, #1
 800c3f8:	d102      	bne.n	800c400 <_kill_r+0x1c>
 800c3fa:	682b      	ldr	r3, [r5, #0]
 800c3fc:	b103      	cbz	r3, 800c400 <_kill_r+0x1c>
 800c3fe:	6023      	str	r3, [r4, #0]
 800c400:	bd38      	pop	{r3, r4, r5, pc}
 800c402:	bf00      	nop
 800c404:	20000a94 	.word	0x20000a94

0800c408 <_getpid_r>:
 800c408:	f7f5 bf4c 	b.w	80022a4 <_getpid>

0800c40c <__swhatbuf_r>:
 800c40c:	b570      	push	{r4, r5, r6, lr}
 800c40e:	460c      	mov	r4, r1
 800c410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c414:	2900      	cmp	r1, #0
 800c416:	b096      	sub	sp, #88	@ 0x58
 800c418:	4615      	mov	r5, r2
 800c41a:	461e      	mov	r6, r3
 800c41c:	da0d      	bge.n	800c43a <__swhatbuf_r+0x2e>
 800c41e:	89a3      	ldrh	r3, [r4, #12]
 800c420:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c424:	f04f 0100 	mov.w	r1, #0
 800c428:	bf14      	ite	ne
 800c42a:	2340      	movne	r3, #64	@ 0x40
 800c42c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c430:	2000      	movs	r0, #0
 800c432:	6031      	str	r1, [r6, #0]
 800c434:	602b      	str	r3, [r5, #0]
 800c436:	b016      	add	sp, #88	@ 0x58
 800c438:	bd70      	pop	{r4, r5, r6, pc}
 800c43a:	466a      	mov	r2, sp
 800c43c:	f000 f848 	bl	800c4d0 <_fstat_r>
 800c440:	2800      	cmp	r0, #0
 800c442:	dbec      	blt.n	800c41e <__swhatbuf_r+0x12>
 800c444:	9901      	ldr	r1, [sp, #4]
 800c446:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c44a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c44e:	4259      	negs	r1, r3
 800c450:	4159      	adcs	r1, r3
 800c452:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c456:	e7eb      	b.n	800c430 <__swhatbuf_r+0x24>

0800c458 <__smakebuf_r>:
 800c458:	898b      	ldrh	r3, [r1, #12]
 800c45a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c45c:	079d      	lsls	r5, r3, #30
 800c45e:	4606      	mov	r6, r0
 800c460:	460c      	mov	r4, r1
 800c462:	d507      	bpl.n	800c474 <__smakebuf_r+0x1c>
 800c464:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	6123      	str	r3, [r4, #16]
 800c46c:	2301      	movs	r3, #1
 800c46e:	6163      	str	r3, [r4, #20]
 800c470:	b003      	add	sp, #12
 800c472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c474:	ab01      	add	r3, sp, #4
 800c476:	466a      	mov	r2, sp
 800c478:	f7ff ffc8 	bl	800c40c <__swhatbuf_r>
 800c47c:	9f00      	ldr	r7, [sp, #0]
 800c47e:	4605      	mov	r5, r0
 800c480:	4639      	mov	r1, r7
 800c482:	4630      	mov	r0, r6
 800c484:	f7fe fda6 	bl	800afd4 <_malloc_r>
 800c488:	b948      	cbnz	r0, 800c49e <__smakebuf_r+0x46>
 800c48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c48e:	059a      	lsls	r2, r3, #22
 800c490:	d4ee      	bmi.n	800c470 <__smakebuf_r+0x18>
 800c492:	f023 0303 	bic.w	r3, r3, #3
 800c496:	f043 0302 	orr.w	r3, r3, #2
 800c49a:	81a3      	strh	r3, [r4, #12]
 800c49c:	e7e2      	b.n	800c464 <__smakebuf_r+0xc>
 800c49e:	89a3      	ldrh	r3, [r4, #12]
 800c4a0:	6020      	str	r0, [r4, #0]
 800c4a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4a6:	81a3      	strh	r3, [r4, #12]
 800c4a8:	9b01      	ldr	r3, [sp, #4]
 800c4aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c4ae:	b15b      	cbz	r3, 800c4c8 <__smakebuf_r+0x70>
 800c4b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	f000 f81d 	bl	800c4f4 <_isatty_r>
 800c4ba:	b128      	cbz	r0, 800c4c8 <__smakebuf_r+0x70>
 800c4bc:	89a3      	ldrh	r3, [r4, #12]
 800c4be:	f023 0303 	bic.w	r3, r3, #3
 800c4c2:	f043 0301 	orr.w	r3, r3, #1
 800c4c6:	81a3      	strh	r3, [r4, #12]
 800c4c8:	89a3      	ldrh	r3, [r4, #12]
 800c4ca:	431d      	orrs	r5, r3
 800c4cc:	81a5      	strh	r5, [r4, #12]
 800c4ce:	e7cf      	b.n	800c470 <__smakebuf_r+0x18>

0800c4d0 <_fstat_r>:
 800c4d0:	b538      	push	{r3, r4, r5, lr}
 800c4d2:	4d07      	ldr	r5, [pc, #28]	@ (800c4f0 <_fstat_r+0x20>)
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	4608      	mov	r0, r1
 800c4da:	4611      	mov	r1, r2
 800c4dc:	602b      	str	r3, [r5, #0]
 800c4de:	f7f5 ff49 	bl	8002374 <_fstat>
 800c4e2:	1c43      	adds	r3, r0, #1
 800c4e4:	d102      	bne.n	800c4ec <_fstat_r+0x1c>
 800c4e6:	682b      	ldr	r3, [r5, #0]
 800c4e8:	b103      	cbz	r3, 800c4ec <_fstat_r+0x1c>
 800c4ea:	6023      	str	r3, [r4, #0]
 800c4ec:	bd38      	pop	{r3, r4, r5, pc}
 800c4ee:	bf00      	nop
 800c4f0:	20000a94 	.word	0x20000a94

0800c4f4 <_isatty_r>:
 800c4f4:	b538      	push	{r3, r4, r5, lr}
 800c4f6:	4d06      	ldr	r5, [pc, #24]	@ (800c510 <_isatty_r+0x1c>)
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	4604      	mov	r4, r0
 800c4fc:	4608      	mov	r0, r1
 800c4fe:	602b      	str	r3, [r5, #0]
 800c500:	f7f5 ff48 	bl	8002394 <_isatty>
 800c504:	1c43      	adds	r3, r0, #1
 800c506:	d102      	bne.n	800c50e <_isatty_r+0x1a>
 800c508:	682b      	ldr	r3, [r5, #0]
 800c50a:	b103      	cbz	r3, 800c50e <_isatty_r+0x1a>
 800c50c:	6023      	str	r3, [r4, #0]
 800c50e:	bd38      	pop	{r3, r4, r5, pc}
 800c510:	20000a94 	.word	0x20000a94

0800c514 <_init>:
 800c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c516:	bf00      	nop
 800c518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51a:	bc08      	pop	{r3}
 800c51c:	469e      	mov	lr, r3
 800c51e:	4770      	bx	lr

0800c520 <_fini>:
 800c520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c522:	bf00      	nop
 800c524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c526:	bc08      	pop	{r3}
 800c528:	469e      	mov	lr, r3
 800c52a:	4770      	bx	lr
