****************************************
Report : qor
Design : multi-scenario design
Version: O-2018.06
Date   : Sat May 27 23:23:18 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
-----------------------------------
End of Master/Slave Task Processing

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            8 (func_max)
  Critical Path Length:                    2.98 (func_max)
  Critical Path Slack:                     0.29 (func_max)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    1.05 (test_slowfast)
  Critical Path Slack:                     0.24 (test_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17 (func_max)
  Critical Path Length:                    7.49 (func_max)
  Critical Path Slack:                     0.32 (func_max)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4 (func_max)
  Critical Path Length:                    4.01 (func_max)
  Critical Path Slack:                     0.14 (func_max)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3 (func_max)
  Critical Path Length:                    2.71 (func_max)
  Critical Path Slack:                     0.18 (func_max)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6 (func_max)
  Critical Path Length:                    4.21 (func_max)
  Critical Path Slack:                     0.20 (func_max)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2 (test_slowfast)
  Critical Path Length:                    1.96 (test_slowfast)
  Critical Path Slack:                    13.72 (test_slowfast)
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            6 (func_fastslow)
  Critical Path Length:                  807.52 (func_fastslow)
  Critical Path Slack:                 -4988.93 (func_fastslow)
  Total Negative Slack:             -4372753.00
  No. of Violating Paths:                  2405
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                   78.26 (func_fastslow)
  Critical Path Slack:                    -7.70 (func_fastslow)
  Total Negative Slack:                  -47.69
  No. of Violating Paths:                     8
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            9 (func_fastslow)
  Critical Path Length:                 1760.59 (func_fastslow)
  Critical Path Slack:                 -4035.61 (func_fastslow)
  Total Negative Slack:              -719815.81
  No. of Violating Paths:                   687
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4 (func_fastslow)
  Critical Path Length:                  492.30 (func_fastslow)
  Critical Path Slack:                 -5226.57 (func_fastslow)
  Total Negative Slack:             -4637677.50
  No. of Violating Paths:                  5087
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            6 (func_fastslow)
  Critical Path Length:                    8.79 (func_fastslow)
  Critical Path Slack:                  -822.96 (func_fastslow)
  Total Negative Slack:               -38008.99
  No. of Violating Paths:                   297
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2 (func_fastslow)
  Critical Path Length:                  175.67 (func_fastslow)
  Critical Path Slack:                 -5316.65 (func_fastslow)
  Total Negative Slack:             -2563359.00
  No. of Violating Paths:                  3111
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1 (test_best)
  Critical Path Length:                  752.88 (test_best)
  Critical Path Slack:                 -4970.05 (test_best)
  Total Negative Slack:             -2867287.50
  No. of Violating Paths:                  5018
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63 (test_best, test_worst, test_fastslow, test_slowfast, func_fastslow, func_min, func_slowfast, func_max)
  Hierarchical Port Count:                 3308 (test_best, test_worst, test_fastslow, test_slowfast, func_fastslow, func_min, func_slowfast, func_max)
  Leaf Cell Count:                        46041 (test_best, test_worst, test_fastslow, test_slowfast, func_fastslow, func_min, func_slowfast, func_max)
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect Area:               67111.38 (test_best, test_worst, test_fastslow, test_slowfast, func_fastslow, func_min, func_slowfast, func_max)
  Total Cell Area:                    383668.06 (test_best, test_worst, test_fastslow, test_slowfast, func_fastslow, func_min, func_slowfast, func_max)
  Design Area:                        450779.44 (test_best, test_worst, test_fastslow, test_slowfast, func_fastslow, func_min, func_slowfast, func_max)
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185759
  max_capacitance Count:                     28
  min_capacitance Count:                     16
  clock_gating_hold Count:                    8
  sequential_clock_pulse_width Count:      6893
  max_capacitance Cost:                  554.93
  min_capacitance Cost:                    1.42
  clock_gating_hold Cost:                 47.69
  sequential_clock_pulse_width Cost:  127719.48
  Total DRC Cost:                     128323.52
  ---------------------------------------------
1
