<stg><name>qrf_givens<float></name>


<trans_list>

<trans id="1048" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_imag)

]]></Node>
<StgValue><ssdm name="b_M_imag_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %b_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_real)

]]></Node>
<StgValue><ssdm name="b_M_real_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %a_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_imag)

]]></Node>
<StgValue><ssdm name="a_M_imag_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %a_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_real)

]]></Node>
<StgValue><ssdm name="a_M_real_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %extra_pass_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %extra_pass)

]]></Node>
<StgValue><ssdm name="extra_pass_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %extra_pass_read, label %7, label %1

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="50" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:1  %p_Val2_72 = bitcast float %a_M_real_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_72"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
:2  %trunc_ln368_4 = trunc i32 %p_Val2_72 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln284 = trunc i32 %p_Val2_72 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln284"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:4  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln348 = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_72, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %icmp_ln284 = icmp ne i8 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %icmp_ln284_1 = icmp eq i23 %trunc_ln284, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="50" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
:1  %p_Val2_s = bitcast float %b_M_real_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="32">
<![CDATA[
:2  %trunc_ln368 = trunc i32 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln306 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:4  %p_Result_57 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln348_1 = bitcast i32 %p_Result_57 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %icmp_ln306 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %icmp_ln306_1 = icmp eq i23 %trunc_ln306, 0

]]></Node>
<StgValue><ssdm name="icmp_ln306_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="49" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_ln284 = or i1 %icmp_ln284_1, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln284 = and i1 %or_ln284, %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %and_ln284, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_69 = bitcast float %a_M_imag_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_69"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="32">
<![CDATA[
:1  %trunc_ln368_6 = trunc i32 %p_Val2_69 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln284_1 = trunc i32 %p_Val2_69 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln284_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:3  %p_Result_52 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln348_2 = bitcast i32 %p_Result_52 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_69, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln284_2 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln284_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln284_3 = icmp eq i23 %trunc_ln284_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="49" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_ln306 = or i1 %icmp_ln306_1, %icmp_ln306

]]></Node>
<StgValue><ssdm name="or_ln306"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln306 = and i1 %or_ln306, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln306"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %and_ln306, label %8, label %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_68 = bitcast float %b_M_imag_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_68"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="32">
<![CDATA[
:1  %trunc_ln368_5 = trunc i32 %p_Val2_68 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_5"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln306_1 = trunc i32 %p_Val2_68 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln306_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:3  %p_Result_58 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln348_3 = bitcast i32 %p_Result_58 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_68, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln306_2 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln306_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln306_3 = icmp eq i23 %trunc_ln306_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln306_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="131" st_id="3" stage="48" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln284_1 = or i1 %icmp_ln284_3, %icmp_ln284_2

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln284_1 = and i1 %or_ln284_1, %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln284_1, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_70 = bitcast float %b_M_real_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="32">
<![CDATA[
:1  %trunc_ln368_7 = trunc i32 %p_Val2_70 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_7"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln284_2 = trunc i32 %p_Val2_70 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln284_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:3  %p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln348_4 = bitcast i32 %p_Result_53 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348_4"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_70, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln284_4 = icmp ne i8 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln284_4"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln284_5 = icmp eq i23 %trunc_ln284_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_5"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="48" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln306_1 = or i1 %icmp_ln306_3, %icmp_ln306_2

]]></Node>
<StgValue><ssdm name="or_ln306_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln306_1 = and i1 %or_ln306_1, %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln306_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln306_1, label %9, label %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:1  %tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:6  %tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="47" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln284_2 = or i1 %icmp_ln284_5, %icmp_ln284_4

]]></Node>
<StgValue><ssdm name="or_ln284_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln284_2 = and i1 %or_ln284_2, %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln284_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln284_2, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_71 = bitcast float %b_M_imag_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_71"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="32">
<![CDATA[
:1  %trunc_ln368_8 = trunc i32 %p_Val2_71 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_8"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln284_3 = trunc i32 %p_Val2_71 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln284_3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:3  %p_Result_54 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_8)

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln348_5 = bitcast i32 %p_Result_54 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348_5"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_71, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln284_6 = icmp ne i8 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln284_6"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln284_7 = icmp eq i23 %trunc_ln284_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_7"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="47" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:1  %tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:6  %tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="169" st_id="5" stage="46" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln284_3 = or i1 %icmp_ln284_7, %icmp_ln284_6

]]></Node>
<StgValue><ssdm name="or_ln284_3"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln284_3 = and i1 %or_ln284_3, %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln284_3"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln284_3, label %5, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_61"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
<literal name="and_ln284_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_72, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="46" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:1  %tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:6  %tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="45" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_61"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="45" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:1  %tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:6  %tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="44" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_61"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="44" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="196" st_id="8" stage="43" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_i_i_61 = fmul float %a_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_61"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="43" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="42" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="42" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="204" st_id="10" stage="41" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="41" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="40" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="40" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="208" st_id="12" stage="39" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="39" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="38" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="38" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="212" st_id="14" stage="37" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="37" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="36" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="36" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="35" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="35" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="218" st_id="17" stage="34" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="34" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="33" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="33" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="32" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="32" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="224" st_id="20" stage="31" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="31" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="30" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="30" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="228" st_id="22" stage="29" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="29" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="230" st_id="23" stage="28" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="28" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="232" st_id="24" stage="27" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="27" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="234" st_id="25" stage="26" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="26" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="236" st_id="26" stage="25" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="25" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="238" st_id="27" stage="24" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="24" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="23" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="23" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="242" st_id="29" stage="22" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="22" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="244" st_id="30" stage="21" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="21" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="246" st_id="31" stage="20" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="20" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="248" st_id="32" stage="19" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="19" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="250" st_id="33" stage="18" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="18" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="252" st_id="34" stage="17" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="17" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="16" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="16" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="256" st_id="36" stage="15" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="15" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="258" st_id="37" stage="14" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="14" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="260" st_id="38" stage="13" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="13" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="262" st_id="39" stage="12" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="12" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="264" st_id="40" stage="11" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="11" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="266" st_id="41" stage="10" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="267" st_id="41" stage="10" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="268" st_id="42" stage="9" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="9" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="270" st_id="43" stage="8" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="8" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="272" st_id="44" stage="7" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="273" st_id="44" stage="7" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="274" st_id="45" stage="6" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="275" st_id="45" stage="6" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="276" st_id="46" stage="5" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="5" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="278" st_id="47" stage="4" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="279" st_id="47" stage="4" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="280" st_id="48" stage="3" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="281" st_id="48" stage="3" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="282" st_id="49" stage="2" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="283" st_id="49" stage="2" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="284" st_id="50" stage="1" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b"/></StgValue>
</operation>

<operation id="285" st_id="50" stage="1" lat="50">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)

]]></Node>
<StgValue><ssdm name="sqrt_mag_a_mag_b_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="286" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="290" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="291" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:0  %tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="292" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:3  %tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:5  %tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="294" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="295" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="296" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="297" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="298" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="299" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:0  %tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="300" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:3  %tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="301" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:5  %tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="302" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="303" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="304" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="305" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="306" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="307" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:0  %tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="308" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:3  %tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="309" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:5  %tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="310" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="313" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_i_i8 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="314" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="315" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:0  %tmp_i_i7 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="316" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:3  %tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="317" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:5  %tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="318" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="319" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="320" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="321" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="322" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>

<operation id="323" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:2  %tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="324" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="325" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="326" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="327" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="328" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="329" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>

<operation id="331" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:2  %tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="332" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="333" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="334" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="335" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="336" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="337" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="338" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>

<operation id="339" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:2  %tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="340" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="341" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="342" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="343" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="344" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="345" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="346" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>

<operation id="347" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:2  %tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="348" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="349" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="350" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_61

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="351" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="352" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="353" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_2_i_i5 = fadd float %tmp_i_i8, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="354" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>

<operation id="355" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:2  %tmp_2_i_i4 = fadd float %tmp_i_i7, %tmp_i_i4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="356" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:4  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="357" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:7  %tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="358" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="359" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="360" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="361" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="362" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="363" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="364" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="365" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="366" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="367" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="368" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="369" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="370" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="371" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="372" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="373" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="374" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="375" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="376" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="377" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="378" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="379" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="380" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="381" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="382" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="383" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="384" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="385" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="386" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="387" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="388" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="389" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="390" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="391" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="392" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="393" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="394" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="395" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="396" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="397" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="398" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="399" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="400" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="401" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="402" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="403" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="404" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="405" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="406" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="407" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="408" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="409" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="410" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="411" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="412" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="413" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="414" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="415" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="416" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="417" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="418" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="419" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="420" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="421" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="422" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="423" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="424" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="425" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="426" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="427" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="428" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="429" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="430" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="431" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="432" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="433" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="434" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="435" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="436" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="437" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="438" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="439" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="440" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="441" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="442" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="443" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="444" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="445" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="446" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="447" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="448" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_real"/></StgValue>
</operation>

<operation id="449" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="c_tmp_M_imag"/></StgValue>
</operation>

<operation id="450" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  %s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="s_tmp_M_real_1"/></StgValue>
</operation>

<operation id="451" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="452" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_3" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_2" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:18  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="453" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
<literal name="and_ln284_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:1  %p_Result_56 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_55, i31 1065353216)

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="454" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
<literal name="and_ln284_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
:2  %c_tmp_M_real_1 = bitcast i32 %p_Result_56 to float

]]></Node>
<StgValue><ssdm name="c_tmp_M_real_1"/></StgValue>
</operation>

<operation id="455" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
<literal name="and_ln284" val="1"/>
<literal name="and_ln284_1" val="1"/>
<literal name="and_ln284_2" val="1"/>
<literal name="and_ln284_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="456" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:8  %s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="s_tmp_M_real"/></StgValue>
</operation>

<operation id="457" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:9  %complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>

<operation id="458" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306_1" val="0"/>
</and_exp><and_exp><literal name="extra_pass_read" val="1"/>
<literal name="and_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="459" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %tmp_M_real_2 = phi float [ 0.000000e+00, %5 ], [ %s_tmp_M_real_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="tmp_M_real_2"/></StgValue>
</operation>

<operation id="460" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %tmp_M_imag_2 = phi float [ 0.000000e+00, %5 ], [ %c_tmp_M_imag, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="tmp_M_imag_2"/></StgValue>
</operation>

<operation id="461" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %tmp_M_real_1 = phi float [ %c_tmp_M_real_1, %5 ], [ %c_tmp_M_real, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="tmp_M_real_1"/></StgValue>
</operation>

<operation id="462" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %s_tmp_M_imag = phi float [ 0.000000e+00, %5 ], [ %complex_M_imag_writ, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="s_tmp_M_imag"/></StgValue>
</operation>

<operation id="463" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln155_2 = bitcast float %tmp_M_imag_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155_2"/></StgValue>
</operation>

<operation id="464" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %xor_ln155_1 = xor i32 %bitcast_ln155_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155_1"/></StgValue>
</operation>

<operation id="465" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_M_imag_3 = bitcast i32 %xor_ln155_1 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_3"/></StgValue>
</operation>

<operation id="466" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:7  %bitcast_ln155_4 = bitcast float %s_tmp_M_imag to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155_4"/></StgValue>
</operation>

<operation id="467" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %xor_ln155_2 = xor i32 %bitcast_ln155_4, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155_2"/></StgValue>
</operation>

<operation id="468" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_M_imag_5 = bitcast i32 %xor_ln155_2 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_5"/></StgValue>
</operation>

<operation id="469" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
:10  %bitcast_ln444 = bitcast float %tmp_M_real_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln444"/></StgValue>
</operation>

<operation id="470" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %xor_ln444 = xor i32 %bitcast_ln444, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln444"/></StgValue>
</operation>

<operation id="471" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
:12  %bitcast_ln444_1 = bitcast i32 %xor_ln444 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln444_1"/></StgValue>
</operation>

<operation id="472" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %10

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="473" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4 ], [ 1.000000e+00, %8 ]

]]></Node>
<StgValue><ssdm name="tmp_M_real"/></StgValue>
</operation>

<operation id="474" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4 ], [ 0.000000e+00, %8 ]

]]></Node>
<StgValue><ssdm name="s_tmp_M_imag_2"/></StgValue>
</operation>

<operation id="475" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155"/></StgValue>
</operation>

<operation id="476" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %xor_ln155 = xor i32 %bitcast_ln155, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155"/></StgValue>
</operation>

<operation id="477" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_M_imag_1 = bitcast i32 %xor_ln155 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_1"/></StgValue>
</operation>

<operation id="478" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="extra_pass_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="479" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %c_M_real_write_assi = phi float [ %tmp_M_real_1, %6 ], [ 1.000000e+00, %9 ]

]]></Node>
<StgValue><ssdm name="c_M_real_write_assi"/></StgValue>
</operation>

<operation id="480" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %c_M_imag_write_assi = phi float [ %tmp_M_imag_3, %6 ], [ 0.000000e+00, %9 ]

]]></Node>
<StgValue><ssdm name="c_M_imag_write_assi"/></StgValue>
</operation>

<operation id="481" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %s_M_real_write_assi = phi float [ %tmp_M_real_2, %6 ], [ 0.000000e+00, %9 ]

]]></Node>
<StgValue><ssdm name="s_M_real_write_assi"/></StgValue>
</operation>

<operation id="482" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %s_M_imag_write_assi = phi float [ %tmp_M_imag_5, %6 ], [ 0.000000e+00, %9 ]

]]></Node>
<StgValue><ssdm name="s_M_imag_write_assi"/></StgValue>
</operation>

<operation id="483" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %ss_M_real_write_ass = phi float [ %bitcast_ln444_1, %6 ], [ 0.000000e+00, %9 ]

]]></Node>
<StgValue><ssdm name="ss_M_real_write_ass"/></StgValue>
</operation>

<operation id="484" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %cc_M_real_write_ass = phi float [ %tmp_M_real_1, %6 ], [ %tmp_M_real, %9 ]

]]></Node>
<StgValue><ssdm name="cc_M_real_write_ass"/></StgValue>
</operation>

<operation id="485" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %cc_M_imag_write_ass = phi float [ %tmp_M_imag_2, %6 ], [ %tmp_M_imag_1, %9 ]

]]></Node>
<StgValue><ssdm name="cc_M_imag_write_ass"/></StgValue>
</operation>

<operation id="486" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %r_M_real_0 = phi float [ %sqrt_mag_a_mag_b, %6 ], [ %sqrt_mag_a_mag_b_1, %9 ]

]]></Node>
<StgValue><ssdm name="r_M_real_0"/></StgValue>
</operation>

<operation id="487" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:8  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %c_M_real_write_assi, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="488" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:9  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_s, float %c_M_imag_write_assi, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="489" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:10  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1, float %s_M_real_write_assi, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="490" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:11  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_2, float %s_M_imag_write_assi, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="491" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:12  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3, float %ss_M_real_write_ass, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="492" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:13  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4, float %s_M_imag_write_assi, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="493" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:14  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5, float %cc_M_real_write_ass, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="494" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:15  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6, float %cc_M_imag_write_ass, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="495" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="288" op_0_bw="288" op_1_bw="32">
<![CDATA[
:16  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7, float %r_M_real_0, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="496" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="288">
<![CDATA[
:17  ret { float, float, float, float, float, float, float, float, float } %mrv_8

]]></Node>
<StgValue><ssdm name="ret_ln321"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
