"C:\Users\Larry\Documents\GitHub\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd" VHDL Simple_Processor 1 0 0 -02 -08
"C:\Users\Larry\Documents\GitHub\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd" VHDL Simple_Processor 1 0 0 -02 -08
"C:\Users\Larry\Documents\GitHub\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256_byte.vhd" VHDL Simple_Processor 1 0 0 -02 -08
. . 0 0 0