Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 25 11:11:46 2025
| Host         : PC-629 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.496        0.000                      0                  270        0.191        0.000                      0                  270        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.496        0.000                      0                  270        0.191        0.000                      0                  270        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.199ns (28.271%)  route 3.042ns (71.729%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.623     5.175    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  pomodoro_timer/s_sekundy_reg[4]/Q
                         net (fo=8, routed)           0.998     6.592    pomodoro_timer/SS_sig[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.296     6.888 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          0.662     7.550    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.152     7.702 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.811     8.513    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.332     8.845 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.571     9.416    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.881    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[0]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.912    pomodoro_timer/s_minuty_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.199ns (28.271%)  route 3.042ns (71.729%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.623     5.175    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  pomodoro_timer/s_sekundy_reg[4]/Q
                         net (fo=8, routed)           0.998     6.592    pomodoro_timer/SS_sig[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.296     6.888 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          0.662     7.550    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.152     7.702 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.811     8.513    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.332     8.845 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.571     9.416    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.881    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[3]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.912    pomodoro_timer/s_minuty_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.199ns (28.857%)  route 2.956ns (71.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.623     5.175    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  pomodoro_timer/s_sekundy_reg[4]/Q
                         net (fo=8, routed)           0.998     6.592    pomodoro_timer/SS_sig[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.296     6.888 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          0.662     7.550    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.152     7.702 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.811     8.513    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.332     8.845 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.484     9.330    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.881    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[1]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.912    pomodoro_timer/s_minuty_reg[1]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.199ns (28.857%)  route 2.956ns (71.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.623     5.175    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  pomodoro_timer/s_sekundy_reg[4]/Q
                         net (fo=8, routed)           0.998     6.592    pomodoro_timer/SS_sig[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.296     6.888 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          0.662     7.550    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.152     7.702 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.811     8.513    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.332     8.845 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.484     9.330    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.881    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  pomodoro_timer/s_minuty_reg[2]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.912    pomodoro_timer/s_minuty_reg[2]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 pomodoro_timer/s_sekundy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_minuty_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.199ns (29.521%)  route 2.862ns (70.479%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.623     5.175    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  pomodoro_timer/s_sekundy_reg[4]/Q
                         net (fo=8, routed)           0.998     6.592    pomodoro_timer/SS_sig[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.296     6.888 r  pomodoro_timer/s_sekundy[2]_i_2/O
                         net (fo=16, routed)          0.662     7.550    pomodoro_timer/s_sekundy[2]_i_2_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.152     7.702 r  pomodoro_timer/s_minuty[4]_i_4/O
                         net (fo=5, routed)           0.811     8.513    pomodoro_timer/s_minuty[4]_i_4_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.332     8.845 r  pomodoro_timer/s_minuty[4]_i_1/O
                         net (fo=5, routed)           0.391     9.236    pomodoro_timer/s_minuty[4]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  pomodoro_timer/s_minuty_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.881    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  pomodoro_timer/s_minuty_reg[4]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y30          FDRE (Setup_fdre_C_CE)      -0.205    14.912    pomodoro_timer/s_minuty_reg[4]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 pomodoro_timer/A_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_sekundy_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.058ns (27.737%)  route 2.756ns (72.263%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.625     5.177    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  pomodoro_timer/A_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  pomodoro_timer/A_prev_reg/Q
                         net (fo=4, routed)           0.835     6.468    Debounce_BTNL/A_prev
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150     6.618 r  Debounce_BTNL/s_sekundy[4]_i_5/O
                         net (fo=7, routed)           0.904     7.522    pomodoro_timer/work_counter_reg[1]_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.328     7.850 r  pomodoro_timer/s_sekundy[4]_i_2/O
                         net (fo=7, routed)           0.483     8.334    pomodoro_timer/s_sekundy[4]_i_2_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  pomodoro_timer/s_sekundy[4]_i_1/O
                         net (fo=2, routed)           0.534     8.991    pomodoro_timer/s_sekundy[4]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.508    14.880    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[3]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.687    pomodoro_timer/s_sekundy_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 pomodoro_timer/A_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/s_sekundy_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.058ns (27.737%)  route 2.756ns (72.263%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.625     5.177    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  pomodoro_timer/A_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  pomodoro_timer/A_prev_reg/Q
                         net (fo=4, routed)           0.835     6.468    Debounce_BTNL/A_prev
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150     6.618 r  Debounce_BTNL/s_sekundy[4]_i_5/O
                         net (fo=7, routed)           0.904     7.522    pomodoro_timer/work_counter_reg[1]_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I0_O)        0.328     7.850 r  pomodoro_timer/s_sekundy[4]_i_2/O
                         net (fo=7, routed)           0.483     8.334    pomodoro_timer/s_sekundy[4]_i_2_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.458 r  pomodoro_timer/s_sekundy[4]_i_1/O
                         net (fo=2, routed)           0.534     8.991    pomodoro_timer/s_sekundy[4]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.508    14.880    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  pomodoro_timer/s_sekundy_reg[4]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.687    pomodoro_timer/s_sekundy_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 Debounce_BTNL/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.897ns (25.112%)  route 2.675ns (74.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.626     5.178    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  Debounce_BTNL/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     5.656 r  Debounce_BTNL/sig_count_reg[17]/Q
                         net (fo=2, routed)           1.050     6.705    Debounce_BTNL/sig_count_reg_n_0_[17]
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.000 f  Debounce_BTNL/sig_count[21]_i_5__1/O
                         net (fo=1, routed)           1.032     8.032    Debounce_BTNL/sig_count[21]_i_5__1_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.124     8.156 r  Debounce_BTNL/sig_count[21]_i_1__1/O
                         net (fo=22, routed)          0.594     8.750    Debounce_BTNL/sig_btn
    SLICE_X8Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.442    14.814    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[6]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.524    14.513    Debounce_BTNL/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 Debounce_BTNL/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.897ns (25.112%)  route 2.675ns (74.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.626     5.178    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  Debounce_BTNL/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     5.656 r  Debounce_BTNL/sig_count_reg[17]/Q
                         net (fo=2, routed)           1.050     6.705    Debounce_BTNL/sig_count_reg_n_0_[17]
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.000 f  Debounce_BTNL/sig_count[21]_i_5__1/O
                         net (fo=1, routed)           1.032     8.032    Debounce_BTNL/sig_count[21]_i_5__1_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.124     8.156 r  Debounce_BTNL/sig_count[21]_i_1__1/O
                         net (fo=22, routed)          0.594     8.750    Debounce_BTNL/sig_btn
    SLICE_X8Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.442    14.814    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[9]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.524    14.513    Debounce_BTNL/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 pomodoro_timer/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.828ns (22.283%)  route 2.888ns (77.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.626     5.178    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  pomodoro_timer/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  pomodoro_timer/count_reg[21]/Q
                         net (fo=2, routed)           0.701     6.335    pomodoro_timer/count[21]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.459 f  pomodoro_timer/count[26]_i_7/O
                         net (fo=1, routed)           0.821     7.280    pomodoro_timer/count[26]_i_7_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.124     7.404 f  pomodoro_timer/count[26]_i_4/O
                         net (fo=1, routed)           0.670     8.075    pomodoro_timer/count[26]_i_4_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.124     8.199 r  pomodoro_timer/count[26]_i_1/O
                         net (fo=27, routed)          0.695     8.894    pomodoro_timer/count[26]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  pomodoro_timer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.507    14.879    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  pomodoro_timer/count_reg[1]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    14.673    pomodoro_timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 B27S/POS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/digit0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.768%)  route 0.110ns (37.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  B27S/POS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  B27S/POS_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.752    pomodoro_timer/digit0_reg[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  pomodoro_timer/digit0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    B27S/digit0_reg[2]_0
    SLICE_X1Y27          FDRE                                         r  B27S/digit0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.855     2.013    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  B27S/digit0_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     1.605    B27S/digit0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 B27S/POS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/digit0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  B27S/POS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  B27S/POS_reg_reg[1]/Q
                         net (fo=12, routed)          0.111     1.753    B27S/POS_reg_reg[1]_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  B27S/digit0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    B27S/digit0[3]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  B27S/digit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.855     2.013    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  B27S/digit0_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091     1.604    B27S/digit0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 B27S/POS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/digit0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.833%)  route 0.160ns (46.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  B27S/POS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  B27S/POS_reg_reg[0]/Q
                         net (fo=12, routed)          0.160     1.801    pomodoro_timer/digit0_reg[1]_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  pomodoro_timer/digit0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    B27S/digit0_reg[0]_0
    SLICE_X2Y27          FDRE                                         r  B27S/digit0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.855     2.013    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  B27S/digit0_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     1.633    B27S/digit0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 B27S/digit0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B27S/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.102%)  route 0.122ns (36.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  B27S/digit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  B27S/digit0_reg[1]/Q
                         net (fo=7, routed)           0.122     1.787    B27S/digit0_reg_n_0_[1]
    SLICE_X0Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  B27S/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    B27S/seg[5]
    SLICE_X0Y26          FDRE                                         r  B27S/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.853     2.011    B27S/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  B27S/seg_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.603    B27S/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Debounce_BTNL/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.537%)  route 0.163ns (43.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.585     1.498    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  Debounce_BTNL/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Debounce_BTNL/sig_btn_reg/Q
                         net (fo=28, routed)          0.163     1.825    Debounce_BTNL/SIG_BTNL
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.048     1.873 r  Debounce_BTNL/sig_count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.873    Debounce_BTNL/sig_count[3]_i_1__1_n_0
    SLICE_X6Y28          FDRE                                         r  Debounce_BTNL/sig_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.854     2.012    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  Debounce_BTNL/sig_count_reg[3]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.131     1.643    Debounce_BTNL/sig_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Debounce_BTNL/sig_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.186%)  route 0.163ns (43.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.585     1.498    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  Debounce_BTNL/sig_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Debounce_BTNL/sig_btn_reg/Q
                         net (fo=28, routed)          0.163     1.825    Debounce_BTNL/SIG_BTNL
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  Debounce_BTNL/sig_count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.870    Debounce_BTNL/sig_count[2]_i_1__1_n_0
    SLICE_X6Y28          FDRE                                         r  Debounce_BTNL/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.854     2.012    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  Debounce_BTNL/sig_count_reg[2]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.120     1.632    Debounce_BTNL/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Debounce_BTNL/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.188ns (48.603%)  route 0.199ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  Debounce_BTNL/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Debounce_BTNL/sync_buffer_reg[1]/Q
                         net (fo=23, routed)          0.199     1.840    Debounce_BTNL/p_0_in
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.047     1.887 r  Debounce_BTNL/sig_count[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.887    Debounce_BTNL/sig_count[12]_i_1__1_n_0
    SLICE_X6Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.856     2.014    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[12]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.131     1.644    Debounce_BTNL/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Debounce_BTNL/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.187ns (48.344%)  route 0.200ns (51.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  Debounce_BTNL/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Debounce_BTNL/sync_buffer_reg[1]/Q
                         net (fo=23, routed)          0.200     1.841    Debounce_BTNL/p_0_in
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.046     1.887 r  Debounce_BTNL/sig_count[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.887    Debounce_BTNL/sig_count[13]_i_1__1_n_0
    SLICE_X6Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.856     2.014    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[13]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.131     1.644    Debounce_BTNL/sig_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pomodoro_timer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pomodoro_timer/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.585     1.498    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pomodoro_timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.662 f  pomodoro_timer/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.838    pomodoro_timer/count[0]
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.043     1.881 r  pomodoro_timer/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    pomodoro_timer/count_0[0]
    SLICE_X2Y26          FDRE                                         r  pomodoro_timer/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.853     2.011    pomodoro_timer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pomodoro_timer/count_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.133     1.631    pomodoro_timer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Debounce_BTNL/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_BTNL/sig_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.336%)  route 0.199ns (51.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.587     1.500    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  Debounce_BTNL/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Debounce_BTNL/sync_buffer_reg[1]/Q
                         net (fo=23, routed)          0.199     1.840    Debounce_BTNL/p_0_in
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.885 r  Debounce_BTNL/sig_count[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.885    Debounce_BTNL/sig_count[11]_i_1__1_n_0
    SLICE_X6Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.856     2.014    Debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  Debounce_BTNL/sig_count_reg[11]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.634    Debounce_BTNL/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     B27S/POS_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     B27S/POS_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     B27S/POS_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     B27S/POS_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      B27S/POS_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     B27S/POS_OUT_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     B27S/POS_OUT_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53    B27S/POS_OUT_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     B27S/POS_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      B27S/POS_OUT_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27     B27S/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27     B27S/clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27     B27S/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     B27S/clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     B27S/clk_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27     B27S/clk_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     Debounce_BTNR/sig_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     Debounce_BTNR/sig_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y33     Debounce_BTNR/sync_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      B27S/POS_OUT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     B27S/clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28     B27S/clk_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27     B27S/milisecond_tick_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     Debounce_BTNC/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     Debounce_BTNC/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     Debounce_BTNC/sig_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     Debounce_BTNC/sig_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     Debounce_BTNC/sig_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24     Debounce_BTNC/sig_count_reg[16]/C



