# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project MAU_test
# reading /uusoc/facility/cad_tools/Mentor/modelsim2019.4/questasim/linux_x86_64/../modelsim.ini
# Loading project FSM_test
# Compile of Adder.v was successful.
# Compile of Multiplier.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of FSM.v was successful.
# Compile of tb_FSM.v was successful.
# Compile of bram.v was successful.
# Compile of mux2to1.v was successful.
# Compile of mux4to1.v was successful.
# 9 compiles, 0 failed with no errors.
vsim work.tb_FSM
# vsim work.tb_FSM 
# Start time: 23:16:56 on Nov 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_FSM(fast)
run -all
# ** Note: $finish    : /home/u1081888/Matrix-Processing-Unit/verilog/FSM/test/tb_FSM.v(516)
#    Time: 6090 ns  Iteration: 0  Instance: /tb_FSM
# End time: 23:17:19 on Nov 29,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
