timestamp 1653295885
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use nal4bit nal4bit_1 1 0 -2192 0 1 4
use nal4bit nal4bit_0 1 0 2192 0 1 4
node "m2_4288_36#" 0 304 4288 36 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_n92_36#" 1 9120 -92 36 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 480 248 0 0
node "m2_4288_140#" 0 304 4288 140 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_n92_140#" 1 9120 -92 140 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 480 248 0 0
node "m1_3768_76#" 0 752 3768 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2684_76#" 0 752 2684 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1568_76#" 0 752 1568 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_484_76#" 0 752 484 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n616_76#" 0 752 -616 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1700_76#" 0 752 -1700 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n2816_76#" 0 752 -2816 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n3900_76#" 0 752 -3900 76 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_4292_92#" 0 752 4292 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_3208_92#" 0 752 3208 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2092_92#" 0 752 2092 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1008_92#" 0 752 1008 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n92_92#" 0 752 -92 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1176_92#" 0 752 -1176 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n2292_92#" 0 752 -2292 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n3376_92#" 0 752 -3376 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_3768_100#" 0 752 3768 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_2684_100#" 0 752 2684 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1568_100#" 0 752 1568 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_484_100#" 0 752 484 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n616_100#" 0 752 -616 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n1700_100#" 0 752 -1700 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n2816_100#" 0 752 -2816 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n3900_100#" 0 752 -3900 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_3996_184#" 0 752 3996 184 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_4192_200#" 0 752 4192 200 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n188_200#" 13 197984 -188 200 m1 0 0 0 0 0 0 0 0 0 0 0 0 4096 2072 352 192 0 0
node "m1_n388_184#" 7 104112 -388 184 v 0 0 0 0 0 0 0 0 0 0 0 0 2144 1088 208 112 0 0
cap "nal4bit_0/nalu2bit_1/nalu1bit_1/m1_n484_n24#" "m2_n92_36#" 720
cap "nal4bit_0/nalu2bit_1/nalu1bit_1/m1_n492_n32#" "m2_n92_36#" 720
cap "nal4bit_1/nalu2bit_0/m1_n168_196#" "nal4bit_1/m1_1804_180#" 720
cap "nal4bit_0/nalu2bit_1/nalu1bit_1/m1_n372_56#" "m1_n188_200#" 720
cap "nal4bit_0/nalu2bit_1/m1_n372_72#" "m1_n188_200#" 720
merge "nal4bit_0/m1_2000_196#" "m1_4192_200#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -25 0 0 0 0
merge "nal4bit_1/m1_1016_88#" "m1_n1176_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_1/m1_n100_88#" "m1_n2292_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0 0 0
merge "nal4bit_0/m1_1016_88#" "m1_3208_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0 0 0
merge "nal4bit_0/m1_492_72#" "m1_2684_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_0/m1_n100_88#" "m1_2092_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_1/m1_n1184_88#" "m1_n3376_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_0/m2_2096_136#" "m2_4288_140#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "nal4bit_0/nalu2bit_1/nalu1bit_1/2in-OR_0/a_0_96#" "nal4bit_1/m2_2096_136#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0
merge "nal4bit_1/m2_2096_136#" "m2_n92_140#"
merge "nal4bit_0/m2_2096_32#" "m2_4288_36#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "nal4bit_0/m1_1576_96#" "m1_3768_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_1/m1_492_96#" "m1_n1700_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_0/m1_n624_72#" "m1_1568_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_1/m1_1576_72#" "m1_n616_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_0/m1_2100_88#" "m1_4292_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_0/nalu2bit_1/nalu1bit_1/2in-OR_0/a_0_8#" "nal4bit_1/m2_2096_32#" -7980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -420 -230 0 0
merge "nal4bit_1/m2_2096_32#" "m2_n92_36#"
merge "nal4bit_1/m1_2100_88#" "m1_n92_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0 0 0
merge "nal4bit_0/nalu2bit_1/nalu1bit_1/m1_420_68#" "nal4bit_1/m1_2000_196#" -122784 0 0 0 0 0 0 0 0 0 0 0 0 -2496 -1817 -352 -260 0 0
merge "nal4bit_1/m1_2000_196#" "m1_n188_200#"
merge "nal4bit_0/m1_492_96#" "m1_2684_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_0/m1_n1184_88#" "m1_1008_92#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0 0 0
merge "nal4bit_0/m1_1804_180#" "m1_3996_184#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_0/m1_n1708_96#" "m1_484_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -20 0 0 0 0
merge "nal4bit_0/m1_n624_96#" "m1_1568_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_0/m1_n1708_72#" "m1_484_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_1/m1_492_72#" "m1_n1700_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_1/m1_1576_96#" "m1_n616_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_1/m1_n624_96#" "m1_n2816_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_0/m1_1576_72#" "m1_3768_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_1/m1_n624_72#" "m1_n2816_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "nal4bit_0/nalu2bit_1/nalu1bit_1/m1_n372_56#" "nal4bit_1/m1_1804_180#" -66352 0 0 0 0 0 0 0 0 0 0 0 0 -1360 -708 -128 -100 0 0
merge "nal4bit_1/m1_1804_180#" "m1_n388_184#"
merge "nal4bit_1/m1_n1708_96#" "m1_n3900_100#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -26 0 0 0 0
merge "nal4bit_1/m1_n1708_72#" "m1_n3900_76#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
