INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sources_1/imports/new/PDM_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sources_1/imports/new/round_and_saturate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_and_saturate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.ip_user_files/bd/PDM_to_PCM/ip/PDM_to_PCM_PDM_reader_0_0/sim/PDM_to_PCM_PDM_reader_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_to_PCM_PDM_reader_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.ip_user_files/bd/PDM_to_PCM/ip/PDM_to_PCM_round_and_saturate_0_0/sim/PDM_to_PCM_round_and_saturate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_to_PCM_round_and_saturate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.ip_user_files/bd/PDM_to_PCM/sim/PDM_to_PCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_to_PCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/hdl/PDM_to_PCM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_to_PCM_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kuflu/Vivado/Research/FIFO-DMA/FIFO-DMA.srcs/sim_1/imports/Downloads/PDM_to_PCM_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_to_PCM_testbench
