<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Peripheral Source Clock</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Peripheral Source Clock<div class="ingroups"><a class="el" href="group__x_sys_ctl.html">XSysCtl</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Values that show SysCtl Peripheral Source Clock The following are values that can be passed to the <a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gad8c526d5433a0933e918252b7b7055c3">xSysCtlPeripheralClockSourceSet()</a> API as the ulPeripheralsrc parameter.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad32f7b7d19cabbd846e59be5f5c98193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad32f7b7d19cabbd846e59be5f5c98193">xSYSCTL_WDT_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a></td></tr>
<tr class="memdesc:gad32f7b7d19cabbd846e59be5f5c98193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch.  <a href="#gad32f7b7d19cabbd846e59be5f5c98193">More...</a><br/></td></tr>
<tr class="separator:gad32f7b7d19cabbd846e59be5f5c98193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2344a32663ae94027567beaab96e94a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga2344a32663ae94027567beaab96e94a6">xSYSCTL_TIMER0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a></td></tr>
<tr class="memdesc:ga2344a32663ae94027567beaab96e94a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 0.  <a href="#ga2344a32663ae94027567beaab96e94a6">More...</a><br/></td></tr>
<tr class="separator:ga2344a32663ae94027567beaab96e94a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46b959c977ebb9787deff1da74987a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga6b46b959c977ebb9787deff1da74987a">xSYSCTL_TIMER1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a></td></tr>
<tr class="memdesc:ga6b46b959c977ebb9787deff1da74987a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1.  <a href="#ga6b46b959c977ebb9787deff1da74987a">More...</a><br/></td></tr>
<tr class="separator:ga6b46b959c977ebb9787deff1da74987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc7f42f00204db3a1c0ef00d1100e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7fc7f42f00204db3a1c0ef00d1100e84">xSYSCTL_UART0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a></td></tr>
<tr class="memdesc:ga7fc7f42f00204db3a1c0ef00d1100e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 0.  <a href="#ga7fc7f42f00204db3a1c0ef00d1100e84">More...</a><br/></td></tr>
<tr class="separator:ga7fc7f42f00204db3a1c0ef00d1100e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971d3b37afdc89f239de86ded0d95009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga971d3b37afdc89f239de86ded0d95009">xSYSCTL_UART1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a></td></tr>
<tr class="memdesc:ga971d3b37afdc89f239de86ded0d95009"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 1.  <a href="#ga971d3b37afdc89f239de86ded0d95009">More...</a><br/></td></tr>
<tr class="separator:ga971d3b37afdc89f239de86ded0d95009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea048640e0b7336ced50e8e2b8cdc533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaea048640e0b7336ced50e8e2b8cdc533">xSYSCTL_PWM1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a></td></tr>
<tr class="memdesc:gaea048640e0b7336ced50e8e2b8cdc533"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM 1.  <a href="#gaea048640e0b7336ced50e8e2b8cdc533">More...</a><br/></td></tr>
<tr class="separator:gaea048640e0b7336ced50e8e2b8cdc533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c46d434a74404f103a19842b0e9340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga23c46d434a74404f103a19842b0e9340">xSYSCTL_I2C0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a></td></tr>
<tr class="memdesc:ga23c46d434a74404f103a19842b0e9340"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 0.  <a href="#ga23c46d434a74404f103a19842b0e9340">More...</a><br/></td></tr>
<tr class="separator:ga23c46d434a74404f103a19842b0e9340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b82ca5ee0230b5980cdc0a9034f2e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7b82ca5ee0230b5980cdc0a9034f2e4b">xSYSCTL_SPI_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a></td></tr>
<tr class="memdesc:ga7b82ca5ee0230b5980cdc0a9034f2e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI.  <a href="#ga7b82ca5ee0230b5980cdc0a9034f2e4b">More...</a><br/></td></tr>
<tr class="separator:ga7b82ca5ee0230b5980cdc0a9034f2e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85356d30292e34203914f71323b0e741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga85356d30292e34203914f71323b0e741">xSYSCTL_SSP1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a></td></tr>
<tr class="memdesc:ga85356d30292e34203914f71323b0e741"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP1.  <a href="#ga85356d30292e34203914f71323b0e741">More...</a><br/></td></tr>
<tr class="separator:ga85356d30292e34203914f71323b0e741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5ab121d755739467f4008b6158bce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7c5ab121d755739467f4008b6158bce0">xSYSCTL_DAC_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a></td></tr>
<tr class="memdesc:ga7c5ab121d755739467f4008b6158bce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC.  <a href="#ga7c5ab121d755739467f4008b6158bce0">More...</a><br/></td></tr>
<tr class="separator:ga7c5ab121d755739467f4008b6158bce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f535b61a987200ff9f9d0421ab04c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga41f535b61a987200ff9f9d0421ab04c5">xSYSCTL_ADC_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a></td></tr>
<tr class="memdesc:ga41f535b61a987200ff9f9d0421ab04c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC.  <a href="#ga41f535b61a987200ff9f9d0421ab04c5">More...</a><br/></td></tr>
<tr class="separator:ga41f535b61a987200ff9f9d0421ab04c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1e82fa7d8c0bb49827862208d8261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga9f1e82fa7d8c0bb49827862208d8261a">xSYSCTL_CAN1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a></td></tr>
<tr class="memdesc:ga9f1e82fa7d8c0bb49827862208d8261a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN1.  <a href="#ga9f1e82fa7d8c0bb49827862208d8261a">More...</a><br/></td></tr>
<tr class="separator:ga9f1e82fa7d8c0bb49827862208d8261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3986e25014ce51e6763948b351a29d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga3986e25014ce51e6763948b351a29d24">xSYSCTL_CAN2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a></td></tr>
<tr class="memdesc:ga3986e25014ce51e6763948b351a29d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN2.  <a href="#ga3986e25014ce51e6763948b351a29d24">More...</a><br/></td></tr>
<tr class="separator:ga3986e25014ce51e6763948b351a29d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6ecca1a4c23724c29dbeb7c8c4e6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gafc6ecca1a4c23724c29dbeb7c8c4e6ef">xSYSCTL_ACF_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a></td></tr>
<tr class="memdesc:gafc6ecca1a4c23724c29dbeb7c8c4e6ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACF.  <a href="#gafc6ecca1a4c23724c29dbeb7c8c4e6ef">More...</a><br/></td></tr>
<tr class="separator:gafc6ecca1a4c23724c29dbeb7c8c4e6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537be06ce422a6337610bf2ce9a5cc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga537be06ce422a6337610bf2ce9a5cc5b">xSYSCTL_QEI_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a></td></tr>
<tr class="memdesc:ga537be06ce422a6337610bf2ce9a5cc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface.  <a href="#ga537be06ce422a6337610bf2ce9a5cc5b">More...</a><br/></td></tr>
<tr class="separator:ga537be06ce422a6337610bf2ce9a5cc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890783025d26afc56eae66aced11e246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga890783025d26afc56eae66aced11e246">xSYSCTL_GPIOINT_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a></td></tr>
<tr class="memdesc:ga890783025d26afc56eae66aced11e246"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt.  <a href="#ga890783025d26afc56eae66aced11e246">More...</a><br/></td></tr>
<tr class="separator:ga890783025d26afc56eae66aced11e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae8ba9a11cf71bec42daa719b26396c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaeae8ba9a11cf71bec42daa719b26396c">xSYSCTL_PCB_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a></td></tr>
<tr class="memdesc:gaeae8ba9a11cf71bec42daa719b26396c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Connect block.  <a href="#gaeae8ba9a11cf71bec42daa719b26396c">More...</a><br/></td></tr>
<tr class="separator:gaeae8ba9a11cf71bec42daa719b26396c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d5a7fc28a7a1936989c43b72d1c17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga36d5a7fc28a7a1936989c43b72d1c17f">xSYSCTL_I2C1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a></td></tr>
<tr class="memdesc:ga36d5a7fc28a7a1936989c43b72d1c17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1.  <a href="#ga36d5a7fc28a7a1936989c43b72d1c17f">More...</a><br/></td></tr>
<tr class="separator:ga36d5a7fc28a7a1936989c43b72d1c17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4754cf87bc0e90e1ff2c3204d508383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf4754cf87bc0e90e1ff2c3204d508383">xSYSCTL_SSP0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a></td></tr>
<tr class="memdesc:gaf4754cf87bc0e90e1ff2c3204d508383"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP0.  <a href="#gaf4754cf87bc0e90e1ff2c3204d508383">More...</a><br/></td></tr>
<tr class="separator:gaf4754cf87bc0e90e1ff2c3204d508383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da2c04f6854016668a7240fe239e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga23da2c04f6854016668a7240fe239e73">xSYSCTL_TIMER2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a></td></tr>
<tr class="memdesc:ga23da2c04f6854016668a7240fe239e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2.  <a href="#ga23da2c04f6854016668a7240fe239e73">More...</a><br/></td></tr>
<tr class="separator:ga23da2c04f6854016668a7240fe239e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf9fbee817d9926725a7d8b8485822a9c">xSYSCTL_TIMER3_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a></td></tr>
<tr class="memdesc:gaf9fbee817d9926725a7d8b8485822a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2.  <a href="#gaf9fbee817d9926725a7d8b8485822a9c">More...</a><br/></td></tr>
<tr class="separator:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf959ae5e772d3fb4e63a5f1f23ee89fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf959ae5e772d3fb4e63a5f1f23ee89fc">xSYSCTL_UART2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a></td></tr>
<tr class="memdesc:gaf959ae5e772d3fb4e63a5f1f23ee89fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2.  <a href="#gaf959ae5e772d3fb4e63a5f1f23ee89fc">More...</a><br/></td></tr>
<tr class="separator:gaf959ae5e772d3fb4e63a5f1f23ee89fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c005371b761834b1f2f303a0866ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga94c005371b761834b1f2f303a0866ad6">xSYSCTL_UART3_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a></td></tr>
<tr class="memdesc:ga94c005371b761834b1f2f303a0866ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3.  <a href="#ga94c005371b761834b1f2f303a0866ad6">More...</a><br/></td></tr>
<tr class="separator:ga94c005371b761834b1f2f303a0866ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9284990dbda4128d72eb9f270426783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga9284990dbda4128d72eb9f270426783f">xSYSCTL_I2C2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a></td></tr>
<tr class="memdesc:ga9284990dbda4128d72eb9f270426783f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 2.  <a href="#ga9284990dbda4128d72eb9f270426783f">More...</a><br/></td></tr>
<tr class="separator:ga9284990dbda4128d72eb9f270426783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55353a2bb6fcdef0cb1d5f188b5db7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga55353a2bb6fcdef0cb1d5f188b5db7df">xSYSCTL_I2S_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a></td></tr>
<tr class="memdesc:ga55353a2bb6fcdef0cb1d5f188b5db7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S.  <a href="#ga55353a2bb6fcdef0cb1d5f188b5db7df">More...</a><br/></td></tr>
<tr class="separator:ga55353a2bb6fcdef0cb1d5f188b5db7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea38aac4ff4b36aa3e553d494257285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga0ea38aac4ff4b36aa3e553d494257285">xSYSCTL_RIT_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a></td></tr>
<tr class="memdesc:ga0ea38aac4ff4b36aa3e553d494257285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer.  <a href="#ga0ea38aac4ff4b36aa3e553d494257285">More...</a><br/></td></tr>
<tr class="separator:ga0ea38aac4ff4b36aa3e553d494257285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b526021cff5dd15e12846580139fa16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1b526021cff5dd15e12846580139fa16">xSYSCTL_SYSCON_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a></td></tr>
<tr class="memdesc:ga1b526021cff5dd15e12846580139fa16"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control block.  <a href="#ga1b526021cff5dd15e12846580139fa16">More...</a><br/></td></tr>
<tr class="separator:ga1b526021cff5dd15e12846580139fa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc67c8bc85a06d687df7440ec5d64a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaedc67c8bc85a06d687df7440ec5d64a6">xSYSCTL_MC_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a></td></tr>
<tr class="memdesc:gaedc67c8bc85a06d687df7440ec5d64a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM.  <a href="#gaedc67c8bc85a06d687df7440ec5d64a6">More...</a><br/></td></tr>
<tr class="separator:gaedc67c8bc85a06d687df7440ec5d64a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Values that show SysCtl Peripheral Source Clock The following are values that can be passed to the <a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gad8c526d5433a0933e918252b7b7055c3">xSysCtlPeripheralClockSourceSet()</a> API as the ulPeripheralsrc parameter. </p>
<h1><a class="anchor" id="xSysCtl_Peripheral_Src_Clk_Def"></a>
SysCtl Peripheral Short Name define</h1>
<p>The macros of General Peripheral Source Clock always like: <b> ModuleName + n + SourceClock</b> such as xSYSCTL_WDT_EXTSL, xSYSCTL_ADC0_MAIN.</p>
<h1><a class="anchor" id="xSysCtl_Peripheral_Src_Clk_CoX"></a>
CoX Port Details</h1>
<p>+---------------------------&mdash;+--------------&mdash;+-----------------------&mdash;+ </p>
<table class="doxtable">
<tr>
<th>Peripheral Source Clock Set </th><th>CoX </th><th>LPC17xx  </th></tr>
<tr>
<td>Those are all Non-Mandatory </td><td></td><td></td></tr>
<tr>
<td>parameter,the Mandatory </td><td></td><td></td></tr>
<tr>
<td>is variable naming </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>ModuleName+n+SourceClock </td><td></td><td></td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_WDT_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_WDT_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_TIMER0_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_TIMER1_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_UART0_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_UART1_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_PWM1_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_I2C0_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_SPI_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_SSP1_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_DAC_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_ADC_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_CAN1_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_CAN2_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_ACF_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_QEI_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_GPIOINT_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_PCB_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_I2C1_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_SSP0_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_TIMER2_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_TIMER3_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_UART2_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_UART3_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_I2C2_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_I2S_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_RIT_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_SYSCON_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
<tr>
<td>xSYSCTL_MC_HCLK </td><td>Non-Mandatory </td><td>Y </td></tr>
<tr>
<td>---------------------------&mdash;</td><td>--------------&mdash;</td><td>-----------------------&mdash; </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gafc6ecca1a4c23724c29dbeb7c8c4e6ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_ACF_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ACF. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00470">470</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41f535b61a987200ff9f9d0421ab04c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_ADC_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00461">461</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f1e82fa7d8c0bb49827862208d8261a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_CAN1_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00464">464</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3986e25014ce51e6763948b351a29d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_CAN2_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00467">467</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c5ab121d755739467f4008b6158bce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_DAC_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00458">458</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga890783025d26afc56eae66aced11e246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_GPIOINT_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Interrupt. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00476">476</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23c46d434a74404f103a19842b0e9340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2C0_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C 0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00449">449</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36d5a7fc28a7a1936989c43b72d1c17f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2C1_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00482">482</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9284990dbda4128d72eb9f270426783f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2C2_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C 2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00500">500</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55353a2bb6fcdef0cb1d5f188b5db7df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2S_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00503">503</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedc67c8bc85a06d687df7440ec5d64a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_MC_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Motor Control PWM. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00512">512</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeae8ba9a11cf71bec42daa719b26396c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PCB_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin Connect block. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00479">479</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea048640e0b7336ced50e8e2b8cdc533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWM1_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM 1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00446">446</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga537be06ce422a6337610bf2ce9a5cc5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_QEI_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00473">473</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ea38aac4ff4b36aa3e553d494257285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_RIT_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Repetitive Interrupt Timer. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00506">506</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b82ca5ee0230b5980cdc0a9034f2e4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_SPI_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00452">452</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4754cf87bc0e90e1ff2c3204d508383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_SSP0_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00485">485</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85356d30292e34203914f71323b0e741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_SSP1_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00455">455</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b526021cff5dd15e12846580139fa16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_SYSCON_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Control block. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00509">509</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2344a32663ae94027567beaab96e94a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER0_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00434">434</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b46b959c977ebb9787deff1da74987a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER1_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00437">437</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23da2c04f6854016668a7240fe239e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER2_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00488">488</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9fbee817d9926725a7d8b8485822a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER3_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00491">491</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fc7f42f00204db3a1c0ef00d1100e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART0_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00440">440</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga971d3b37afdc89f239de86ded0d95009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART1_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00443">443</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf959ae5e772d3fb4e63a5f1f23ee89fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART2_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00494">494</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94c005371b761834b1f2f303a0866ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART3_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 3. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00497">497</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad32f7b7d19cabbd846e59be5f5c98193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_WDT_HCLK&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watch. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00431">431</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
