Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 21:04:29 2025
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+--------+
|          Site Type         |  Used | Fixed | Prohibited | Available |  Util% |
+----------------------------+-------+-------+------------+-----------+--------+
| CLB LUTs*                  | 72211 |     0 |          0 |     70560 | 102.34 |
|   LUT as Logic             | 71730 |     0 |          0 |     70560 | 101.66 |
|   LUT as Memory            |   481 |     0 |          0 |     28800 |   1.67 |
|     LUT as Distributed RAM |   280 |     0 |            |           |        |
|     LUT as Shift Register  |   201 |     0 |            |           |        |
| CLB Registers              | 11236 |     0 |          0 |    141120 |   7.96 |
|   Register as Flip Flop    | 11190 |     0 |          0 |    141120 |   7.93 |
|   Register as Latch        |    46 |     0 |          0 |    141120 |   0.03 |
| CARRY8                     |   819 |     0 |          0 |      8820 |   9.29 |
| F7 Muxes                   |  3040 |     0 |          0 |     35280 |   8.62 |
| F8 Muxes                   |  1011 |     0 |          0 |     17640 |   5.73 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |   0.00 |
+----------------------------+-------+-------+------------+-----------+--------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 162   |          Yes |           - |          Set |
| 373   |          Yes |           - |        Reset |
| 430   |          Yes |         Set |            - |
| 10271 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   16 |     0 |          0 |       216 |  7.41 |
|   RAMB36/FIFO*    |   16 |     0 |          0 |       216 |  7.41 |
|     RAMB36E2 only |   16 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       432 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   10 |     0 |          0 |       360 |  2.78 |
|   DSP48E2 only |   10 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |        82 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    4 |     0 |          0 |        88 |  4.55 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    0 |     0 |          0 |         3 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 38764 |                 CLB |
| LUT5     | 18401 |                 CLB |
| FDRE     | 10271 |            Register |
| LUT3     |  9674 |                 CLB |
| LUT4     |  8587 |                 CLB |
| MUXF7    |  3040 |                 CLB |
| LUT2     |  2525 |                 CLB |
| MUXF8    |  1011 |                 CLB |
| CARRY8   |   819 |                 CLB |
| LUT1     |   583 |                 CLB |
| FDSE     |   430 |            Register |
| FDCE     |   327 |            Register |
| RAMS64E  |   240 |                 CLB |
| SRL16E   |   201 |                 CLB |
| FDPE     |   162 |            Register |
| RAMD32   |    66 |                 CLB |
| LDCE     |    46 |            Register |
| RAMB36E2 |    16 |            BLOCKRAM |
| RAMS32   |    10 |                 CLB |
| DSP48E2  |    10 |          Arithmetic |
| BUFGCE   |     4 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


