# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do FIFO_Wrapper_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7 {C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO_Wrapper.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:51:25 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7" C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO_Wrapper.v 
# -- Compiling module FIFO_Wrapper
# 
# Top level modules:
# 	FIFO_Wrapper
# End time: 22:51:25 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7 {C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:51:25 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7" C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO.v 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 22:51:25 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7 {C:/Users/damia/Studia/DigitalHardwareUT/Lab7/BinTo7Seg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:51:25 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7" C:/Users/damia/Studia/DigitalHardwareUT/Lab7/BinTo7Seg.v 
# -- Compiling module BinTo7Seg
# 
# Top level modules:
# 	BinTo7Seg
# End time: 22:51:25 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7 {C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:51:25 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab7" C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO_tb.v 
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 22:51:25 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  FIFO_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" FIFO_tb 
# Start time: 22:51:25 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | data_in=0000 | write_req=1 | read_req=1 | reset=1 | data_out=xxxx | element_counter=  x | data_ready=x
# Time=10 | data_in=0000 | write_req=1 | read_req=1 | reset=0 | data_out=xxxx | element_counter=  x | data_ready=x
# Time=20 | data_in=0000 | write_req=1 | read_req=1 | reset=1 | data_out=xxxx | element_counter=  x | data_ready=x
# Time=25 | data_in=0000 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  0 | data_ready=0
# Time=30 | data_in=0001 | write_req=0 | read_req=1 | reset=1 | data_out=0000 | element_counter=  0 | data_ready=0
# Time=40 | data_in=0001 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  0 | data_ready=0
# Time=45 | data_in=0001 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  1 | data_ready=1
# Time=50 | data_in=0010 | write_req=0 | read_req=1 | reset=1 | data_out=0000 | element_counter=  1 | data_ready=1
# Time=60 | data_in=0010 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  1 | data_ready=1
# Time=65 | data_in=0010 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  2 | data_ready=1
# Time=70 | data_in=0011 | write_req=0 | read_req=1 | reset=1 | data_out=0000 | element_counter=  2 | data_ready=1
# Time=80 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  2 | data_ready=1
# Time=85 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  3 | data_ready=1
# Time=100 | data_in=0011 | write_req=1 | read_req=0 | reset=1 | data_out=0000 | element_counter=  3 | data_ready=1
# Time=110 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0000 | element_counter=  3 | data_ready=1
# Time=115 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0001 | element_counter=  2 | data_ready=1
# Time=120 | data_in=0011 | write_req=1 | read_req=0 | reset=1 | data_out=0001 | element_counter=  2 | data_ready=1
# Time=130 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0001 | element_counter=  2 | data_ready=1
# Time=135 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0010 | element_counter=  1 | data_ready=1
# Time=140 | data_in=0011 | write_req=1 | read_req=0 | reset=1 | data_out=0010 | element_counter=  1 | data_ready=1
# Time=150 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0010 | element_counter=  1 | data_ready=1
# Time=155 | data_in=0011 | write_req=1 | read_req=1 | reset=1 | data_out=0011 | element_counter=  0 | data_ready=0
# ** Note: $finish    : C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO_tb.v(69)
#    Time: 170 ps  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at C:/Users/damia/Studia/DigitalHardwareUT/Lab7/FIFO_tb.v line 69
# End time: 22:56:44 on Oct 16,2024, Elapsed time: 0:05:19
# Errors: 0, Warnings: 1
