Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s500e-4-pq208

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/uart_comps.vhd" in Library work.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/receive.vhd" in Library work.
Architecture arch of Entity receive is up to date.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/transmit.vhd" in Library work.
Architecture arch of Entity transmit is up to date.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/timing.vhd" in Library work.
Architecture timing of Entity timing is up to date.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/remote_sources/_/_/_/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP2/src/VGA/VGActrl.vhd" in Library work.
Architecture vga_ctrl_arq of Entity vga_ctrl is up to date.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/ipcore_dir/RAM.vhd" in Library work.
Architecture ram_a of Entity ram is up to date.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/uart.vhd" in Library work.
Architecture arch of Entity uart is up to date.
Compiling vhdl file "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/top.vhd" in Library work.
Entity <top_level> compiled.
Entity <top_level> (Architecture <top_level_arq>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level> in library <work> (architecture <top_level_arq>).

Analyzing hierarchy for entity <vga_ctrl> in library <work> (architecture <vga_ctrl_arq>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <arch>) with generics.
	F = 50000
	min_baud = 1200
	num_data_bits = 8

Analyzing hierarchy for entity <receive> in library <work> (architecture <arch>) with generics.
	NDBits = 8

Analyzing hierarchy for entity <transmit> in library <work> (architecture <arch>) with generics.
	NDBits = 8

Analyzing hierarchy for entity <timing> in library <work> (architecture <timing>) with generics.
	F = 50000
	min_baud = 1200


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level> in library <work> (Architecture <top_level_arq>).
WARNING:Xst:819 - "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/top.vhd" line 146: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sig_RxRdy>, <data_out>
WARNING:Xst:795 - "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/top.vhd" line 213: Size of operands are different : result is <false>.
WARNING:Xst:2211 - "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/top.vhd" line 243: Instantiating black box module <RAM>.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing Entity <vga_ctrl> in library <work> (Architecture <vga_ctrl_arq>).
Entity <vga_ctrl> analyzed. Unit <vga_ctrl> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <arch>).
	F = 50000
	min_baud = 1200
	num_data_bits = 8
INFO:Xst:1739 - HDL ADVISOR - "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/uart.vhd" line 22: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <receive> in library <work> (Architecture <arch>).
	NDBits = 8
INFO:Xst:1749 - "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/receive.vhd" line 66: report: Start bit error.
INFO:Xst:1749 - "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/receive.vhd" line 94: report: Report statement with non static report message
Entity <receive> analyzed. Unit <receive> generated.

Analyzing generic Entity <transmit> in library <work> (Architecture <arch>).
	NDBits = 8
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing generic Entity <timing> in library <work> (Architecture <timing>).
	F = 50000
	min_baud = 1200
Entity <timing> analyzed. Unit <timing> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_ctrl>.
    Related source file is "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/remote_sources/_/_/_/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP2/src/VGA/VGActrl.vhd".
    Found 1-bit register for signal <clkdiv_flag>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hs$cmp_lt0000> created at line 87.
    Found 10-bit subtractor for signal <pixel_col$addsub0000> created at line 90.
    Found 10-bit subtractor for signal <pixel_row$addsub0000> created at line 91.
    Found 10-bit up counter for signal <vc>.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0000> created at line 94.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0001> created at line 94.
    Found 10-bit comparator less for signal <vidon$cmp_lt0000> created at line 94.
    Found 10-bit comparator less for signal <vidon$cmp_lt0001> created at line 94.
    Found 10-bit comparator less for signal <vs$cmp_lt0000> created at line 88.
    Found 1-bit register for signal <vsenable>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_ctrl> synthesized.


Synthesizing Unit <receive>.
    Related source file is "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/receive.vhd".
    Found finite state machine <FSM_0> for signal <RxFsm>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxErr>.
    Found 1-bit register for signal <ClrDiv>.
    Found 8-bit register for signal <Dout>.
    Found 8-bit register for signal <Rx_Reg>.
    Found 32-bit register for signal <RxBitCnt>.
    Found 32-bit adder for signal <RxBitCnt$addsub0000> created at line 82.
    Found 1-bit register for signal <Sig_RxRdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receive> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/transmit.vhd".
    Found finite state machine <FSM_1> for signal <TxFsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TxBusy>.
    Found 8-bit register for signal <RegDin>.
    Found 9-bit register for signal <Tx_Reg>.
    Found 4-bit register for signal <TxBitCnt>.
    Found 4-bit subtractor for signal <TxBitCnt$addsub0000> created at line 61.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <transmit> synthesized.


Synthesizing Unit <timing>.
    Related source file is "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/timing.vhd".
    Found 1-bit register for signal <Top16>.
    Found 1-bit register for signal <TopRx>.
    Found 1-bit register for signal <TopTx>.
    Found 32-bit up counter for signal <ClkDiv>.
    Found 12-bit up counter for signal <Div16>.
    Found 32-bit register for signal <RxDiv>.
    Found 32-bit adder for signal <RxDiv$addsub0000> created at line 115.
    Found 32-bit 4-to-1 multiplexer for signal <RxDiv$mux0001>.
    Summary:
	inferred   2 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <timing> synthesized.


Synthesizing Unit <uart>.
    Related source file is "/home/ignatius/Documents/fiuba/SistemasDigitales/mis_viejos_tps/tul1-sistemas-digitales-708d9dac95a2/TP4/UART/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "/home/ignatius/Documents/fiuba/SistemasDigitales/tp_cordic_carballeda/tp_cordic/top.vhd".
WARNING:Xst:1306 - Output <pixel_row_tl> is never assigned.
WARNING:Xst:1306 - Output <pixel_col_tl> is never assigned.
WARNING:Xst:647 - Input <wea<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dina> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <douta> is never assigned.
WARNING:Xst:646 - Signal <z_coord_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <z_coord_current> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y_coord_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y_coord_current> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_coord_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <x_coord_current> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_TxBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sig_StartTx> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <sig_RxErr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_Dout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sig_Din> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <r_data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <green_enable_tl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <blue_enable_tl> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <aux_pixel_y_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <aux_pixel_x_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state_current>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | initial_state                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 5-bit latch for signal <xyz_selector_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 31-bit latch for signal <cycles_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <xyz_selector_current>.
WARNING:Xst:737 - Found 4-bit latch for signal <led_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 31-bit register for signal <address_current>.
    Found 31-bit adder for signal <address_current$addsub0000>.
    Found 31-bit up counter for signal <bytes_received_current>.
    Found 31-bit register for signal <cycles_current>.
    Found 31-bit subtractor for signal <cycles_next$sub0000> created at line 160.
    Found 8-bit register for signal <data_in_current>.
    Found 1-bit register for signal <rw_current<0>>.
    Found 5-bit register for signal <xyz_selector_current>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 2
 31-bit adder                                          : 1
 31-bit subtractor                                     : 1
 32-bit adder                                          : 2
 4-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 21
 1-bit register                                        : 10
 31-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Latches                                              : 3
 31-bit latch                                          : 1
 4-bit latch                                           : 1
 5-bit latch                                           : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state_current/FSM> on signal <state_current[1:8]> with one-hot encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 initial_state           | 00000001
 waiting_for_uart        | 00000010
 waiting_for_sram        | 00100000
 reading_from_uart       | 00000100
 write_sram              | 00010000
 uart_end_data_reception | 00001000
 idle                    | 01000000
 print                   | 10000000
-------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UUT/transmission_unit/TxFsm/FSM> on signal <TxFsm[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 load_tx  | 01
 shift_tx | 11
 stop_tx  | 10
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UUT/reception_unit/RxFsm/FSM> on signal <RxFsm[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 start_rx | 001
 edge_rx  | 011
 shift_rx | 101
 stop_rx  | 100
 rx_ovf   | 010
----------------------
Reading core <ipcore_dir/RAM.ngc>.
Loading core <RAM> for timing and area information for instance <ram_internal>.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_7> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_6> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_5> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_4> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_3> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_2> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_1> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_0> (without init value) has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd2> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_0> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_1> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_2> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_3> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd1> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_0> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_1> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_2> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_3> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_4> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_5> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_6> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_7> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Tx_Reg_8> (without init value) has a constant value of 1 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TxBitCnt_0> has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TxBitCnt_1> has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TxBitCnt_2> has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <TxBitCnt_3> has a constant value of 0 in block <transmission_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <TopTx> is unconnected in block <timings_unit>.
WARNING:Xst:2677 - Node <xyz_selector_current_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_current_4> of sequential type is unconnected in block <top_level>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 2
 31-bit adder                                          : 1
 31-bit subtractor                                     : 1
 32-bit adder                                          : 2
 4-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 184
 Flip-Flops                                            : 184
# Latches                                              : 3
 31-bit latch                                          : 1
 4-bit latch                                           : 1
 5-bit latch                                           : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_in_current_0> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_1> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_2> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_3> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_in_current_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <led_aux_2> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <led_aux_3> 
INFO:Xst:2261 - The FF/Latch <RegDin_0> in Unit <transmit> is equivalent to the following 7 FFs/Latches, which will be removed : <RegDin_1> <RegDin_2> <RegDin_3> <RegDin_4> <RegDin_5> <RegDin_6> <RegDin_7> 
WARNING:Xst:1710 - FF/Latch <RegDin_0> (without init value) has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <led_aux_2> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <xyz_selector_current_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_current_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_current_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_next_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_next_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_next_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_next_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <xyz_selector_next_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_14> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_15> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_16> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_17> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_18> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_19> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_20> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_21> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_22> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_23> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_24> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_25> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_26> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_27> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_28> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_29> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <address_current_30> of sequential type is unconnected in block <top_level>.
WARNING:Xst:1293 - FF/Latch <TxFsm_FSM_FFd2> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TxBusy> (without init value) has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_0> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_1> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_2> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_3> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_4> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_5> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_6> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_7> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_8> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TxFsm_FSM_FFd1> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TxBitCnt_0> of sequential type is unconnected in block <transmit>.
WARNING:Xst:2677 - Node <TxBitCnt_1> of sequential type is unconnected in block <transmit>.
WARNING:Xst:2677 - Node <TxBitCnt_2> of sequential type is unconnected in block <transmit>.
WARNING:Xst:2677 - Node <TxBitCnt_3> of sequential type is unconnected in block <transmit>.

Optimizing unit <top_level> ...

Optimizing unit <vga_ctrl> ...

Optimizing unit <receive> ...

Optimizing unit <timing> ...
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_7> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_6> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_5> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Dout_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/RxErr> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_7> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_6> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_5> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/reception_unit/Rx_Reg_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_31> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_30> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_29> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_28> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_27> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_26> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_25> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_24> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_23> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_22> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_21> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_20> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_19> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_18> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_17> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_16> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_15> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_14> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_13> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_12> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_11> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_10> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_9> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_8> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_7> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_6> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_5> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/ClkDiv_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <UUT/timings_unit/TopTx> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 4.
WARNING:Xst:1426 - The value init of the FF/Latch state_current_FSM_FFd1 hinder the constant cleaning in the block top_level.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 70

Cell Usage :
# BELS                             : 720
#      GND                         : 2
#      INV                         : 41
#      LUT1                        : 135
#      LUT2                        : 12
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 41
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 111
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 188
#      MUXF5                       : 4
#      VCC                         : 2
#      XORCY                       : 172
# FlipFlops/Latches                : 225
#      FD                          : 49
#      FDC                         : 50
#      FDCE                        : 33
#      FDE                         : 35
#      FDR                         : 3
#      FDRE                        : 20
#      FDS                         : 2
#      LD_1                        : 2
#      LDE                         : 31
# RAMS                             : 6
#      RAMB16_S2_S2                : 4
#      RAMB16_S4_S4                : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 2
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                      198  out of   4656     4%  
 Number of Slice Flip Flops:            225  out of   9312     2%  
 Number of 4 input LUTs:                352  out of   9312     3%  
 Number of IOs:                          70
 Number of bonded IOBs:                  18  out of    158    11%  
 Number of BRAMs:                         6  out of     20    30%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                              | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                              | 198   |
ram_internal/N1                    | NONE(ram_internal/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp2x2.ram)| 6     |
led_aux_or0000(led_aux_or00001:O)  | NONE(*)(led_aux_0)                                                                                                                 | 2     |
state_current_FSM_FFd81            | BUFG                                                                                                                               | 31    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.416ns (Maximum Frequency: 155.860MHz)
   Minimum input arrival time before clock: 4.099ns
   Maximum output required time after clock: 8.345ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.416ns (frequency: 155.860MHz)
  Total number of paths / destination ports: 4120 / 358
-------------------------------------------------------------------------
Delay:               6.416ns (Levels of Logic = 33)
  Source:            UUT/reception_unit/RxBitCnt_1 (FF)
  Destination:       UUT/reception_unit/RxBitCnt_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: UUT/reception_unit/RxBitCnt_1 to UUT/reception_unit/RxBitCnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  UUT/reception_unit/RxBitCnt_1 (UUT/reception_unit/RxBitCnt_1)
     LUT1:I0->O            1   0.704   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<1>_rt (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<1> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<2> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<3> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<4> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<5> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<6> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<7> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<8> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<9> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<10> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<11> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<12> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<13> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<14> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<15> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<16> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<17> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<18> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<19> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<20> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<21> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<22> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<23> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<24> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<25> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<26> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<27> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<28> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<29> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<30> (UUT/reception_unit/Madd_RxBitCnt_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  UUT/reception_unit/Madd_RxBitCnt_addsub0000_xor<31> (UUT/reception_unit/RxBitCnt_addsub0000<31>)
     LUT4:I3->O            1   0.704   0.000  UUT/reception_unit/RxBitCnt_mux0000<0>1 (UUT/reception_unit/RxBitCnt_mux0000<0>)
     FDC:D                     0.308          UUT/reception_unit/RxBitCnt_31
    ----------------------------------------
    Total                      6.416ns (5.286ns logic, 1.130ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              4.099ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       UUT/reception_unit/RxFsm_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: rx to UUT/reception_unit/RxFsm_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  rx_IBUF (rx_IBUF)
     LUT4:I1->O            1   0.704   0.499  UUT/reception_unit/RxFsm_FSM_FFd3-In11 (UUT/reception_unit/RxFsm_FSM_FFd3-In11)
     LUT4:I1->O            1   0.704   0.000  UUT/reception_unit/RxFsm_FSM_FFd3-In152 (UUT/reception_unit/RxFsm_FSM_FFd3-In)
     FDC:D                     0.308          UUT/reception_unit/RxFsm_FSM_FFd3
    ----------------------------------------
    Total                      4.099ns (2.934ns logic, 1.165ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 20 / 2
-------------------------------------------------------------------------
Offset:              8.345ns (Levels of Logic = 5)
  Source:            VGA_control/hc_0 (FF)
  Destination:       hs_tl (PAD)
  Source Clock:      clk rising

  Data Path: VGA_control/hc_0 to hs_tl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  VGA_control/hc_0 (VGA_control/hc_0)
     LUT4:I0->O            1   0.704   0.000  VGA_control/hs2211 (VGA_control/hs2211)
     MUXF5:I0->O           1   0.321   0.499  VGA_control/hs221_f5 (VGA_control/hs221)
     LUT3:I1->O            1   0.704   0.424  VGA_control/hs244_SW0 (N17)
     LUT4:I3->O            1   0.704   0.420  VGA_control/hs244 (hs_tl_OBUF)
     OBUF:I->O                 3.272          hs_tl_OBUF (hs_tl)
    ----------------------------------------
    Total                      8.345ns (6.296ns logic, 2.049ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_aux_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            led_aux_1 (LATCH)
  Destination:       led<1> (PAD)
  Source Clock:      led_aux_or0000 rising

  Data Path: led_aux_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  led_aux_1 (led_aux_1)
     INV:I->O              1   0.704   0.420  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 3.272          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.18 secs
 
--> 


Total memory usage is 537760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  168 (   0 filtered)
Number of infos    :    8 (   0 filtered)

