// Seed: 1000413126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout tri0 id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12 = 1;
  assign id_14 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_11 = 32'd72,
    parameter id_9  = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    id_12
);
  inout wire id_12;
  output wire _id_11;
  inout wire id_10;
  output wire _id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_12,
      id_8,
      id_5,
      id_5,
      id_10,
      id_12,
      id_3,
      id_10,
      id_8,
      id_10,
      id_10,
      id_12,
      id_12,
      id_10,
      id_12,
      id_4,
      id_8,
      id_5,
      id_2,
      id_2
  );
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [id_11 : 1] id_13[-1 : id_1  ==  id_9];
  ;
endmodule
