<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [bisected] Re: arm920t regression cache	support
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bbisected%5D%20Re%3A%20arm920t%20regression%20cache%0A%09support&In-Reply-To=%3C201002111645.15669.marc.pignat%40hevs.ch%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014694.html">
   <LINK REL="Next"  HREF="014700.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [bisected] Re: arm920t regression cache	support</H1>
    <B>Marc Pignat</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bbisected%5D%20Re%3A%20arm920t%20regression%20cache%0A%09support&In-Reply-To=%3C201002111645.15669.marc.pignat%40hevs.ch%3E"
       TITLE="[Openocd-development] [bisected] Re: arm920t regression cache	support">marc.pignat at hevs.ch
       </A><BR>
    <I>Thu Feb 11 16:45:15 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="014694.html">[Openocd-development] [bisected] Re: arm920t regression cache	support
</A></li>
        <LI>Next message: <A HREF="014700.html">[Openocd-development] [bisected] Re: arm920t regression cache	support
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14695">[ date ]</a>
              <a href="thread.html#14695">[ thread ]</a>
              <a href="subject.html#14695">[ subject ]</a>
              <a href="author.html#14695">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Thursday 11 February 2010 15:47:24 &#216;yvind Harboe wrote:
&gt;<i> On Thu, Feb 11, 2010 at 3:37 PM, Marc Pignat &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">marc.pignat at hevs.ch</A>&gt; wrote:
</I>&gt;<i> &gt; On Thursday 11 February 2010 15:10:12 &#216;yvind Harboe wrote:
</I>&gt;<i> &gt;&gt; Backing out that change, will break non-MMU execution. Baaad....
</I>&gt;<i> &gt;&gt;
</I>&gt;<i> &gt;&gt; I tried to copy &amp; paste the solution from 926ejs which also supports
</I>&gt;<i> &gt;&gt; writing breakpoints to memory marked as read only by the MMU.
</I>&gt;<i> &gt;&gt; Bonus!
</I>&gt;<i> &gt;&gt;
</I>&gt;<i> &gt;&gt; I don't have hardware to test on.
</I>&gt;<i> &gt;&gt;
</I>&gt;<i> &gt;&gt; If it works it fixes a bug as well as adds a new feature.
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; Error: arm920_virt2phys: not implemented
</I>&gt;<i> &gt;
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; I tried to copy virtphys from 926ejs, the debugged software still crashes.
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; What do you think about flushing the write buffer after flushing the data cache?
</I>&gt;<i> 
</I>&gt;<i> We're still short the feature of stepping through read only code in
</I>&gt;<i> RAM....
</I>&gt;<i> 
</I>&gt;<i> I'd rather see virt2phys added to arm920
</I>

I don't know if this info is useful, but when disabling the data cache flush, the 
debugged software does not crash!


diff --git a/src/target/arm920t.c b/src/target/arm920t.c
index e0b1c70..eb2cfff 100644
--- a/src/target/arm920t.c
+++ b/src/target/arm920t.c
@@ -524,7 +524,7 @@ int arm920t_write_memory(struct target *target, uint32_t address, uint32_t size,
 	if (((size == 4) || (size == 2)) &amp;&amp; (count == 1))
 	{
 		struct arm920t_common *arm920t = target_to_arm920(target);
-
+#if 0
 		if (arm920t-&gt;armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
 		{
 			LOG_DEBUG(&quot;D-Cache enabled, flush and invalidate cache line&quot;);
@@ -533,7 +533,7 @@ int arm920t_write_memory(struct target *target, uint32_t address, uint32_t size,
 			if (retval != ERROR_OK)
 				return retval;
 		}
-
+#endif
 		if (arm920t-&gt;armv4_5_mmu.armv4_5_cache.i_cache_enabled)
 		{
 			LOG_DEBUG(&quot;I-Cache enabled, invalidating affected I-Cache line&quot;);


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014694.html">[Openocd-development] [bisected] Re: arm920t regression cache	support
</A></li>
	<LI>Next message: <A HREF="014700.html">[Openocd-development] [bisected] Re: arm920t regression cache	support
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14695">[ date ]</a>
              <a href="thread.html#14695">[ thread ]</a>
              <a href="subject.html#14695">[ subject ]</a>
              <a href="author.html#14695">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
