 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: L-2016.03-SP4-1
Date   : Mon Apr 10 15:36:16 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/doBrF/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U17/Y (INVX2)                 0.02       0.53 f
  execute/alua/shift/shift1/U29/Y (INVX1)                 0.01       0.54 r
  execute/alua/shift/shift1/U46/Y (AND2X2)                0.03       0.57 r
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.04       0.61 r
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.61 r
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.61 r
  execute/alua/shift/shift2/U29/Y (INVX1)                 0.02       0.62 f
  execute/alua/shift/shift2/U90/Y (MUX2X1)                0.05       0.67 r
  execute/alua/shift/shift2/U9/Y (OR2X1)                  0.04       0.71 r
  execute/alua/shift/shift2/U50/Y (INVX1)                 0.02       0.72 f
  execute/alua/shift/shift2/U123/Y (AOI21X1)              0.02       0.74 r
  execute/alua/shift/shift2/out<3> (shift2Bit)            0.00       0.74 r
  execute/alua/shift/shift4/dataIn<3> (shift4Bit)         0.00       0.74 r
  execute/alua/shift/shift4/U49/Y (BUFX2)                 0.04       0.78 r
  execute/alua/shift/shift4/U106/Y (NAND2X1)              0.01       0.79 f
  execute/alua/shift/shift4/U47/Y (INVX1)                 0.00       0.79 r
  execute/alua/shift/shift4/U12/Y (OR2X2)                 0.04       0.83 r
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.86 r
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.01       0.88 f
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.01       0.88 r
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.88 r
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.88 r
  execute/alua/shift/shift8/U74/Y (AND2X2)                0.03       0.92 r
  execute/alua/shift/shift8/U76/Y (INVX1)                 0.02       0.93 f
  execute/alua/shift/shift8/U2/Y (AND2X2)                 0.03       0.97 f
  execute/alua/shift/shift8/U18/Y (AND2X2)                0.03       1.00 f
  execute/alua/shift/shift8/U19/Y (OR2X2)                 0.04       1.03 f
  execute/alua/shift/shift8/U20/Y (INVX1)                 0.00       1.04 r
  execute/alua/shift/shift8/out<15> (shift8Bit)           0.00       1.04 r
  execute/alua/shift/Out<15> (shifter)                    0.00       1.04 r
  execute/alua/U93/Y (OR2X2)                              0.04       1.07 r
  execute/alua/U27/Y (AND2X2)                             0.03       1.10 r
  execute/alua/U105/Y (OR2X2)                             0.04       1.15 r
  execute/alua/U106/Y (INVX1)                             0.02       1.16 f
  execute/alua/U359/Y (NAND3X1)                           0.03       1.19 r
  execute/alua/U90/Y (BUFX2)                              0.03       1.22 r
  execute/alua/U78/Y (OR2X2)                              0.04       1.26 r
  execute/alua/U79/Y (INVX1)                              0.01       1.27 f
  execute/alua/U413/Y (AND2X2)                            0.04       1.31 f
  execute/alua/Zero (alu)                                 0.00       1.31 f
  execute/U213/Y (AOI22X1)                                0.02       1.33 r
  execute/U26/Y (BUFX2)                                   0.04       1.37 r
  execute/U214/Y (OAI21X1)                                0.01       1.38 f
  execute/doBrF/d (dff_415)                               0.00       1.38 f
  execute/doBrF/U3/Y (INVX1)                              0.00       1.38 r
  execute/doBrF/U4/Y (NOR2X1)                             0.01       1.39 f
  execute/doBrF/state_reg/D (DFFPOSX1)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/doBrF/state_reg/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: execute/regWrtSrcF[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/jmpPcF[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[2]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[2]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[2]/q (dff_299)                       0.00       0.11 f
  execute/regWrtSrcOut<2> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<2> (memoryStage)                       0.00       0.11 f
  memory/U169/Y (INVX1)                                   0.01       0.12 r
  memory/U18/Y (INVX1)                                    0.02       0.13 f
  memory/U170/Y (INVX1)                                   0.02       0.15 r
  memory/U202/Y (NAND3X1)                                 0.01       0.16 f
  memory/U119/Y (BUFX2)                                   0.04       0.21 f
  memory/U7/Y (OAI21X1)                                   0.04       0.25 r
  memory/U81/Y (OR2X2)                                    0.04       0.29 r
  memory/U80/Y (OR2X2)                                    0.05       0.34 r
  memory/fwdData<1> (memoryStage)                         0.00       0.34 r
  U300/Y (BUFX2)                                          0.03       0.37 r
  U376/Y (INVX1)                                          0.02       0.38 f
  U480/Y (OAI21X1)                                        0.05       0.43 r
  execute/reg1Data<1> (executeStage)                      0.00       0.43 r
  execute/U3/Y (INVX1)                                    0.03       0.46 f
  execute/U4/Y (INVX1)                                    0.00       0.46 r
  execute/U27/Y (AND2X1)                                  0.03       0.49 r
  execute/U28/Y (INVX1)                                   0.02       0.51 f
  execute/U229/Y (OAI21X1)                                0.02       0.53 r
  execute/adder/A<1> (cla16Bit_2)                         0.00       0.53 r
  execute/adder/add1/A<1> (cla4Bit_11)                    0.00       0.53 r
  execute/adder/add1/fas[1]/A (faGP_17)                   0.00       0.53 r
  execute/adder/add1/fas[1]/U3/Y (AND2X2)                 0.04       0.57 r
  execute/adder/add1/fas[1]/G (faGP_17)                   0.00       0.57 r
  execute/adder/add1/carry/G<1> (carry4Bit_11)            0.00       0.57 r
  execute/adder/add1/carry/U24/Y (INVX1)                  0.02       0.59 f
  execute/adder/add1/carry/U27/Y (NAND3X1)                0.03       0.62 r
  execute/adder/add1/carry/U18/Y (INVX1)                  0.02       0.65 f
  execute/adder/add1/carry/U5/Y (INVX1)                   0.00       0.65 r
  execute/adder/add1/carry/U8/Y (AND2X2)                  0.03       0.68 r
  execute/adder/add1/carry/U11/Y (AND2X2)                 0.03       0.71 r
  execute/adder/add1/carry/U12/Y (INVX1)                  0.01       0.72 f
  execute/adder/add1/carry/U9/Y (AND2X2)                  0.03       0.76 f
  execute/adder/add1/carry/U10/Y (INVX1)                  0.00       0.76 r
  execute/adder/add1/carry/Cout<3> (carry4Bit_11)         0.00       0.76 r
  execute/adder/add1/carries<3> (cla4Bit_11)              0.00       0.76 r
  execute/adder/add2/Cin (cla4Bit_10)                     0.00       0.76 r
  execute/adder/add2/carry/Cin (carry4Bit_10)             0.00       0.76 r
  execute/adder/add2/carry/U5/Y (AND2X2)                  0.03       0.79 r
  execute/adder/add2/carry/U6/Y (INVX1)                   0.01       0.80 f
  execute/adder/add2/carry/U8/Y (AND2X2)                  0.04       0.84 f
  execute/adder/add2/carry/U9/Y (INVX1)                   0.00       0.84 r
  execute/adder/add2/carry/U29/Y (NAND3X1)                0.01       0.85 f
  execute/adder/add2/carry/U7/Y (BUFX2)                   0.03       0.88 f
  execute/adder/add2/carry/U2/Y (AND2X2)                  0.03       0.91 f
  execute/adder/add2/carry/U3/Y (INVX1)                   0.00       0.91 r
  execute/adder/add2/carry/Cout<3> (carry4Bit_10)         0.00       0.91 r
  execute/adder/add2/carries<3> (cla4Bit_10)              0.00       0.91 r
  execute/adder/add3/Cin (cla4Bit_9)                      0.00       0.91 r
  execute/adder/add3/U1/Y (BUFX2)                         0.03       0.94 r
  execute/adder/add3/carry/Cin (carry4Bit_9)              0.00       0.94 r
  execute/adder/add3/carry/U5/Y (AND2X2)                  0.03       0.98 r
  execute/adder/add3/carry/U6/Y (INVX1)                   0.02       0.99 f
  execute/adder/add3/carry/U3/Y (AND2X2)                  0.04       1.03 f
  execute/adder/add3/carry/U4/Y (INVX1)                   0.00       1.03 r
  execute/adder/add3/carry/U25/Y (NAND3X1)                0.01       1.03 f
  execute/adder/add3/carry/U2/Y (BUFX2)                   0.03       1.07 f
  execute/adder/add3/carry/U26/Y (NAND3X1)                0.03       1.10 r
  execute/adder/add3/carry/Cout<3> (carry4Bit_9)          0.00       1.10 r
  execute/adder/add3/carries<3> (cla4Bit_9)               0.00       1.10 r
  execute/adder/add4/Cin (cla4Bit_8)                      0.00       1.10 r
  execute/adder/add4/U1/Y (BUFX2)                         0.04       1.14 r
  execute/adder/add4/carry/Cin (carry4Bit_8)              0.00       1.14 r
  execute/adder/add4/carry/U1/Y (AND2X2)                  0.03       1.17 r
  execute/adder/add4/carry/U6/Y (INVX1)                   0.02       1.19 f
  execute/adder/add4/carry/U4/Y (AND2X2)                  0.04       1.22 f
  execute/adder/add4/carry/U5/Y (INVX1)                   0.00       1.22 r
  execute/adder/add4/carry/U13/Y (AND2X2)                 0.04       1.26 r
  execute/adder/add4/carry/Cout<2> (carry4Bit_8)          0.00       1.26 r
  execute/adder/add4/fas[3]/Cin (faGP_39)                 0.00       1.26 r
  execute/adder/add4/fas[3]/U6/YS (FAX1)                  0.08       1.34 f
  execute/adder/add4/fas[3]/S (faGP_39)                   0.00       1.34 f
  execute/adder/add4/S<3> (cla4Bit_8)                     0.00       1.34 f
  execute/adder/S<15> (cla16Bit_2)                        0.00       1.34 f
  execute/jmpPcF[15]/d (dff_229)                          0.00       1.34 f
  execute/jmpPcF[15]/U3/Y (INVX1)                         0.00       1.34 r
  execute/jmpPcF[15]/U4/Y (NOR2X1)                        0.01       1.35 f
  execute/jmpPcF[15]/state_reg/D (DFFPOSX1)               0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/jmpPcF[15]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/setValF[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U17/Y (INVX2)                 0.02       0.53 f
  execute/alua/shift/shift1/U29/Y (INVX1)                 0.01       0.54 r
  execute/alua/shift/shift1/U46/Y (AND2X2)                0.03       0.57 r
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.04       0.61 r
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.61 r
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.61 r
  execute/alua/shift/shift2/U29/Y (INVX1)                 0.02       0.62 f
  execute/alua/shift/shift2/U90/Y (MUX2X1)                0.05       0.67 r
  execute/alua/shift/shift2/U9/Y (OR2X1)                  0.04       0.71 r
  execute/alua/shift/shift2/U50/Y (INVX1)                 0.02       0.72 f
  execute/alua/shift/shift2/U123/Y (AOI21X1)              0.02       0.74 r
  execute/alua/shift/shift2/out<3> (shift2Bit)            0.00       0.74 r
  execute/alua/shift/shift4/dataIn<3> (shift4Bit)         0.00       0.74 r
  execute/alua/shift/shift4/U49/Y (BUFX2)                 0.04       0.78 r
  execute/alua/shift/shift4/U106/Y (NAND2X1)              0.01       0.79 f
  execute/alua/shift/shift4/U47/Y (INVX1)                 0.00       0.79 r
  execute/alua/shift/shift4/U12/Y (OR2X2)                 0.04       0.83 r
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.86 r
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.01       0.88 f
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.01       0.88 r
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.88 r
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.88 r
  execute/alua/shift/shift8/U74/Y (AND2X2)                0.03       0.92 r
  execute/alua/shift/shift8/U76/Y (INVX1)                 0.02       0.93 f
  execute/alua/shift/shift8/U2/Y (AND2X2)                 0.03       0.97 f
  execute/alua/shift/shift8/U18/Y (AND2X2)                0.03       1.00 f
  execute/alua/shift/shift8/U19/Y (OR2X2)                 0.04       1.03 f
  execute/alua/shift/shift8/U20/Y (INVX1)                 0.00       1.04 r
  execute/alua/shift/shift8/out<15> (shift8Bit)           0.00       1.04 r
  execute/alua/shift/Out<15> (shifter)                    0.00       1.04 r
  execute/alua/U93/Y (OR2X2)                              0.04       1.07 r
  execute/alua/U27/Y (AND2X2)                             0.03       1.10 r
  execute/alua/U105/Y (OR2X2)                             0.04       1.15 r
  execute/alua/U106/Y (INVX1)                             0.02       1.16 f
  execute/alua/U359/Y (NAND3X1)                           0.03       1.19 r
  execute/alua/U90/Y (BUFX2)                              0.03       1.22 r
  execute/alua/U78/Y (OR2X2)                              0.04       1.26 r
  execute/alua/U79/Y (INVX1)                              0.01       1.27 f
  execute/alua/U413/Y (AND2X2)                            0.04       1.31 f
  execute/alua/Zero (alu)                                 0.00       1.31 f
  execute/U179/Y (INVX1)                                  0.00       1.31 r
  execute/U13/Y (INVX1)                                   0.01       1.32 f
  execute/U14/Y (INVX1)                                   0.00       1.33 r
  execute/U206/Y (OAI21X1)                                0.01       1.34 f
  execute/setValF[0]/d (dff_182)                          0.00       1.34 f
  execute/setValF[0]/U3/Y (INVX1)                         0.00       1.33 r
  execute/setValF[0]/U4/Y (NOR2X1)                        0.01       1.34 f
  execute/setValF[0]/state_reg/D (DFFPOSX1)               0.00       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/setValF[0]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: execute/regWrtSrcF[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/jmpPcF[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[2]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[2]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[2]/q (dff_299)                       0.00       0.11 f
  execute/regWrtSrcOut<2> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<2> (memoryStage)                       0.00       0.11 f
  memory/U169/Y (INVX1)                                   0.01       0.12 r
  memory/U18/Y (INVX1)                                    0.02       0.13 f
  memory/U170/Y (INVX1)                                   0.02       0.15 r
  memory/U202/Y (NAND3X1)                                 0.01       0.16 f
  memory/U119/Y (BUFX2)                                   0.04       0.21 f
  memory/U7/Y (OAI21X1)                                   0.04       0.25 r
  memory/U81/Y (OR2X2)                                    0.04       0.29 r
  memory/U80/Y (OR2X2)                                    0.05       0.34 r
  memory/fwdData<1> (memoryStage)                         0.00       0.34 r
  U300/Y (BUFX2)                                          0.03       0.37 r
  U376/Y (INVX1)                                          0.02       0.38 f
  U480/Y (OAI21X1)                                        0.05       0.43 r
  execute/reg1Data<1> (executeStage)                      0.00       0.43 r
  execute/U3/Y (INVX1)                                    0.03       0.46 f
  execute/U4/Y (INVX1)                                    0.00       0.46 r
  execute/U27/Y (AND2X1)                                  0.03       0.49 r
  execute/U28/Y (INVX1)                                   0.02       0.51 f
  execute/U229/Y (OAI21X1)                                0.02       0.53 r
  execute/adder/A<1> (cla16Bit_2)                         0.00       0.53 r
  execute/adder/add1/A<1> (cla4Bit_11)                    0.00       0.53 r
  execute/adder/add1/fas[1]/A (faGP_17)                   0.00       0.53 r
  execute/adder/add1/fas[1]/U3/Y (AND2X2)                 0.04       0.57 r
  execute/adder/add1/fas[1]/G (faGP_17)                   0.00       0.57 r
  execute/adder/add1/carry/G<1> (carry4Bit_11)            0.00       0.57 r
  execute/adder/add1/carry/U24/Y (INVX1)                  0.02       0.59 f
  execute/adder/add1/carry/U27/Y (NAND3X1)                0.03       0.62 r
  execute/adder/add1/carry/U18/Y (INVX1)                  0.02       0.65 f
  execute/adder/add1/carry/U5/Y (INVX1)                   0.00       0.65 r
  execute/adder/add1/carry/U8/Y (AND2X2)                  0.03       0.68 r
  execute/adder/add1/carry/U11/Y (AND2X2)                 0.03       0.71 r
  execute/adder/add1/carry/U12/Y (INVX1)                  0.01       0.72 f
  execute/adder/add1/carry/U9/Y (AND2X2)                  0.03       0.76 f
  execute/adder/add1/carry/U10/Y (INVX1)                  0.00       0.76 r
  execute/adder/add1/carry/Cout<3> (carry4Bit_11)         0.00       0.76 r
  execute/adder/add1/carries<3> (cla4Bit_11)              0.00       0.76 r
  execute/adder/add2/Cin (cla4Bit_10)                     0.00       0.76 r
  execute/adder/add2/carry/Cin (carry4Bit_10)             0.00       0.76 r
  execute/adder/add2/carry/U5/Y (AND2X2)                  0.03       0.79 r
  execute/adder/add2/carry/U6/Y (INVX1)                   0.01       0.80 f
  execute/adder/add2/carry/U8/Y (AND2X2)                  0.04       0.84 f
  execute/adder/add2/carry/U9/Y (INVX1)                   0.00       0.84 r
  execute/adder/add2/carry/U29/Y (NAND3X1)                0.01       0.85 f
  execute/adder/add2/carry/U7/Y (BUFX2)                   0.03       0.88 f
  execute/adder/add2/carry/U2/Y (AND2X2)                  0.03       0.91 f
  execute/adder/add2/carry/U3/Y (INVX1)                   0.00       0.91 r
  execute/adder/add2/carry/Cout<3> (carry4Bit_10)         0.00       0.91 r
  execute/adder/add2/carries<3> (cla4Bit_10)              0.00       0.91 r
  execute/adder/add3/Cin (cla4Bit_9)                      0.00       0.91 r
  execute/adder/add3/U1/Y (BUFX2)                         0.03       0.94 r
  execute/adder/add3/carry/Cin (carry4Bit_9)              0.00       0.94 r
  execute/adder/add3/carry/U5/Y (AND2X2)                  0.03       0.98 r
  execute/adder/add3/carry/U6/Y (INVX1)                   0.02       0.99 f
  execute/adder/add3/carry/U3/Y (AND2X2)                  0.04       1.03 f
  execute/adder/add3/carry/U4/Y (INVX1)                   0.00       1.03 r
  execute/adder/add3/carry/U25/Y (NAND3X1)                0.01       1.03 f
  execute/adder/add3/carry/U2/Y (BUFX2)                   0.03       1.07 f
  execute/adder/add3/carry/U26/Y (NAND3X1)                0.03       1.10 r
  execute/adder/add3/carry/Cout<3> (carry4Bit_9)          0.00       1.10 r
  execute/adder/add3/carries<3> (cla4Bit_9)               0.00       1.10 r
  execute/adder/add4/Cin (cla4Bit_8)                      0.00       1.10 r
  execute/adder/add4/U1/Y (BUFX2)                         0.04       1.14 r
  execute/adder/add4/carry/Cin (carry4Bit_8)              0.00       1.14 r
  execute/adder/add4/carry/U1/Y (AND2X2)                  0.03       1.17 r
  execute/adder/add4/carry/U6/Y (INVX1)                   0.02       1.19 f
  execute/adder/add4/carry/U2/Y (AND2X2)                  0.04       1.22 f
  execute/adder/add4/carry/U3/Y (INVX1)                   0.02       1.24 r
  execute/adder/add4/carry/Cout<0> (carry4Bit_8)          0.00       1.24 r
  execute/adder/add4/fas[1]/Cin (faGP_37)                 0.00       1.24 r
  execute/adder/add4/fas[1]/U3/YS (FAX1)                  0.07       1.32 f
  execute/adder/add4/fas[1]/S (faGP_37)                   0.00       1.32 f
  execute/adder/add4/S<1> (cla4Bit_8)                     0.00       1.32 f
  execute/adder/S<13> (cla16Bit_2)                        0.00       1.32 f
  execute/jmpPcF[13]/d (dff_227)                          0.00       1.32 f
  execute/jmpPcF[13]/U3/Y (INVX1)                         0.00       1.31 r
  execute/jmpPcF[13]/U4/Y (NOR2X1)                        0.01       1.32 f
  execute/jmpPcF[13]/state_reg/D (DFFPOSX1)               0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/jmpPcF[13]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: execute/regWrtSrcF[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/jmpPcF[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[2]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[2]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[2]/q (dff_299)                       0.00       0.11 f
  execute/regWrtSrcOut<2> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<2> (memoryStage)                       0.00       0.11 f
  memory/U169/Y (INVX1)                                   0.01       0.12 r
  memory/U18/Y (INVX1)                                    0.02       0.13 f
  memory/U170/Y (INVX1)                                   0.02       0.15 r
  memory/U202/Y (NAND3X1)                                 0.01       0.16 f
  memory/U119/Y (BUFX2)                                   0.04       0.21 f
  memory/U7/Y (OAI21X1)                                   0.04       0.25 r
  memory/U81/Y (OR2X2)                                    0.04       0.29 r
  memory/U80/Y (OR2X2)                                    0.05       0.34 r
  memory/fwdData<1> (memoryStage)                         0.00       0.34 r
  U300/Y (BUFX2)                                          0.03       0.37 r
  U376/Y (INVX1)                                          0.02       0.38 f
  U480/Y (OAI21X1)                                        0.05       0.43 r
  execute/reg1Data<1> (executeStage)                      0.00       0.43 r
  execute/U3/Y (INVX1)                                    0.03       0.46 f
  execute/U4/Y (INVX1)                                    0.00       0.46 r
  execute/U27/Y (AND2X1)                                  0.03       0.49 r
  execute/U28/Y (INVX1)                                   0.02       0.51 f
  execute/U229/Y (OAI21X1)                                0.02       0.53 r
  execute/adder/A<1> (cla16Bit_2)                         0.00       0.53 r
  execute/adder/add1/A<1> (cla4Bit_11)                    0.00       0.53 r
  execute/adder/add1/fas[1]/A (faGP_17)                   0.00       0.53 r
  execute/adder/add1/fas[1]/U3/Y (AND2X2)                 0.04       0.57 r
  execute/adder/add1/fas[1]/G (faGP_17)                   0.00       0.57 r
  execute/adder/add1/carry/G<1> (carry4Bit_11)            0.00       0.57 r
  execute/adder/add1/carry/U24/Y (INVX1)                  0.02       0.59 f
  execute/adder/add1/carry/U27/Y (NAND3X1)                0.03       0.62 r
  execute/adder/add1/carry/U18/Y (INVX1)                  0.02       0.65 f
  execute/adder/add1/carry/U5/Y (INVX1)                   0.00       0.65 r
  execute/adder/add1/carry/U8/Y (AND2X2)                  0.03       0.68 r
  execute/adder/add1/carry/U11/Y (AND2X2)                 0.03       0.71 r
  execute/adder/add1/carry/U12/Y (INVX1)                  0.01       0.72 f
  execute/adder/add1/carry/U9/Y (AND2X2)                  0.03       0.76 f
  execute/adder/add1/carry/U10/Y (INVX1)                  0.00       0.76 r
  execute/adder/add1/carry/Cout<3> (carry4Bit_11)         0.00       0.76 r
  execute/adder/add1/carries<3> (cla4Bit_11)              0.00       0.76 r
  execute/adder/add2/Cin (cla4Bit_10)                     0.00       0.76 r
  execute/adder/add2/carry/Cin (carry4Bit_10)             0.00       0.76 r
  execute/adder/add2/carry/U5/Y (AND2X2)                  0.03       0.79 r
  execute/adder/add2/carry/U6/Y (INVX1)                   0.01       0.80 f
  execute/adder/add2/carry/U8/Y (AND2X2)                  0.04       0.84 f
  execute/adder/add2/carry/U9/Y (INVX1)                   0.00       0.84 r
  execute/adder/add2/carry/U29/Y (NAND3X1)                0.01       0.85 f
  execute/adder/add2/carry/U7/Y (BUFX2)                   0.03       0.88 f
  execute/adder/add2/carry/U2/Y (AND2X2)                  0.03       0.91 f
  execute/adder/add2/carry/U3/Y (INVX1)                   0.00       0.91 r
  execute/adder/add2/carry/Cout<3> (carry4Bit_10)         0.00       0.91 r
  execute/adder/add2/carries<3> (cla4Bit_10)              0.00       0.91 r
  execute/adder/add3/Cin (cla4Bit_9)                      0.00       0.91 r
  execute/adder/add3/U1/Y (BUFX2)                         0.03       0.94 r
  execute/adder/add3/carry/Cin (carry4Bit_9)              0.00       0.94 r
  execute/adder/add3/carry/U5/Y (AND2X2)                  0.03       0.98 r
  execute/adder/add3/carry/U6/Y (INVX1)                   0.02       0.99 f
  execute/adder/add3/carry/U3/Y (AND2X2)                  0.04       1.03 f
  execute/adder/add3/carry/U4/Y (INVX1)                   0.00       1.03 r
  execute/adder/add3/carry/U25/Y (NAND3X1)                0.01       1.03 f
  execute/adder/add3/carry/U2/Y (BUFX2)                   0.03       1.07 f
  execute/adder/add3/carry/U26/Y (NAND3X1)                0.03       1.10 r
  execute/adder/add3/carry/Cout<3> (carry4Bit_9)          0.00       1.10 r
  execute/adder/add3/carries<3> (cla4Bit_9)               0.00       1.10 r
  execute/adder/add4/Cin (cla4Bit_8)                      0.00       1.10 r
  execute/adder/add4/U1/Y (BUFX2)                         0.04       1.14 r
  execute/adder/add4/carry/Cin (carry4Bit_8)              0.00       1.14 r
  execute/adder/add4/carry/U24/Y (OAI21X1)                0.02       1.15 f
  execute/adder/add4/carry/U25/Y (OAI21X1)                0.07       1.22 r
  execute/adder/add4/carry/Cout<1> (carry4Bit_8)          0.00       1.22 r
  execute/adder/add4/fas[2]/Cin (faGP_38)                 0.00       1.22 r
  execute/adder/add4/fas[2]/U6/YS (FAX1)                  0.09       1.31 f
  execute/adder/add4/fas[2]/S (faGP_38)                   0.00       1.31 f
  execute/adder/add4/S<2> (cla4Bit_8)                     0.00       1.31 f
  execute/adder/S<14> (cla16Bit_2)                        0.00       1.31 f
  execute/jmpPcF[14]/d (dff_228)                          0.00       1.31 f
  execute/jmpPcF[14]/U3/Y (INVX1)                         0.00       1.31 r
  execute/jmpPcF[14]/U4/Y (NOR2X1)                        0.01       1.32 f
  execute/jmpPcF[14]/state_reg/D (DFFPOSX1)               0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/jmpPcF[14]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: execute/jmpF/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch/pcReg/flop[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/jmpF/state_reg/CLK (DFFPOSX1)                   0.00 #     0.00 r
  execute/jmpF/state_reg/Q (DFFPOSX1)                     0.07       0.07 r
  execute/jmpF/q (dff_414)                                0.00       0.07 r
  execute/jumpOut (executeStage)                          0.00       0.07 r
  U510/Y (OR2X2)                                          0.06       0.13 r
  fetch/doBranch (fetchStage)                             0.00       0.13 r
  fetch/U13/Y (INVX4)                                     0.03       0.15 f
  fetch/U7/Y (INVX2)                                      0.04       0.20 r
  fetch/U113/Y (AOI22X1)                                  0.04       0.23 f
  fetch/U10/Y (INVX1)                                     0.02       0.25 r
  fetch/incrPC/in<1> (incr2)                              0.00       0.25 r
  fetch/incrPC/adder/A<1> (cla16Bit_1)                    0.00       0.25 r
  fetch/incrPC/adder/add1/A<1> (cla4Bit_7)                0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/A (faGP_33)              0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/U3/Y (AND2X1)            0.03       0.28 r
  fetch/incrPC/adder/add1/fas[1]/G (faGP_33)              0.00       0.28 r
  fetch/incrPC/adder/add1/carry/G<1> (carry4Bit_7)        0.00       0.28 r
  fetch/incrPC/adder/add1/carry/U15/Y (INVX1)             0.02       0.30 f
  fetch/incrPC/adder/add1/carry/U18/Y (NAND3X1)           0.03       0.33 r
  fetch/incrPC/adder/add1/carry/U7/Y (BUFX2)              0.04       0.37 r
  fetch/incrPC/adder/add1/carry/U19/Y (NAND3X1)           0.01       0.38 f
  fetch/incrPC/adder/add1/carry/U5/Y (BUFX2)              0.03       0.42 f
  fetch/incrPC/adder/add1/carry/U3/Y (AND2X2)             0.03       0.45 f
  fetch/incrPC/adder/add1/carry/U4/Y (INVX1)              0.00       0.45 r
  fetch/incrPC/adder/add1/carry/Cout<3> (carry4Bit_7)     0.00       0.45 r
  fetch/incrPC/adder/add1/U1/Y (BUFX2)                    0.03       0.48 r
  fetch/incrPC/adder/add1/carries<3> (cla4Bit_7)          0.00       0.48 r
  fetch/incrPC/adder/add2/Cin (cla4Bit_6)                 0.00       0.48 r
  fetch/incrPC/adder/add2/U1/Y (BUFX4)                    0.03       0.51 r
  fetch/incrPC/adder/add2/carry/Cin (carry4Bit_6)         0.00       0.51 r
  fetch/incrPC/adder/add2/carry/U4/Y (AND2X2)             0.03       0.55 r
  fetch/incrPC/adder/add2/carry/U5/Y (INVX1)              0.02       0.56 f
  fetch/incrPC/adder/add2/carry/U25/Y (NAND3X1)           0.03       0.59 r
  fetch/incrPC/adder/add2/carry/U3/Y (BUFX2)              0.03       0.62 r
  fetch/incrPC/adder/add2/carry/U26/Y (AND2X2)            0.04       0.66 r
  fetch/incrPC/adder/add2/carry/U27/Y (AOI21X1)           0.02       0.68 f
  fetch/incrPC/adder/add2/carry/U21/Y (INVX1)             0.01       0.70 r
  fetch/incrPC/adder/add2/carry/Cout<3> (carry4Bit_6)     0.00       0.70 r
  fetch/incrPC/adder/add2/carries<3> (cla4Bit_6)          0.00       0.70 r
  fetch/incrPC/adder/add3/Cin (cla4Bit_5)                 0.00       0.70 r
  fetch/incrPC/adder/add3/carry/Cin (carry4Bit_5)         0.00       0.70 r
  fetch/incrPC/adder/add3/carry/U26/Y (NAND3X1)           0.01       0.71 f
  fetch/incrPC/adder/add3/carry/U4/Y (BUFX2)              0.03       0.74 f
  fetch/incrPC/adder/add3/carry/U28/Y (NAND3X1)           0.03       0.77 r
  fetch/incrPC/adder/add3/carry/U3/Y (BUFX2)              0.03       0.80 r
  fetch/incrPC/adder/add3/carry/U1/Y (AND2X1)             0.03       0.83 r
  fetch/incrPC/adder/add3/carry/U9/Y (INVX1)              0.02       0.85 f
  fetch/incrPC/adder/add3/carry/U7/Y (AND2X2)             0.04       0.89 f
  fetch/incrPC/adder/add3/carry/U8/Y (INVX4)              0.02       0.91 r
  fetch/incrPC/adder/add3/carry/Cout<3> (carry4Bit_5)     0.00       0.91 r
  fetch/incrPC/adder/add3/carries<3> (cla4Bit_5)          0.00       0.91 r
  fetch/incrPC/adder/add4/Cin (cla4Bit_4)                 0.00       0.91 r
  fetch/incrPC/adder/add4/carry/Cin (carry4Bit_4)         0.00       0.91 r
  fetch/incrPC/adder/add4/carry/U4/Y (INVX1)              0.01       0.92 f
  fetch/incrPC/adder/add4/carry/U6/Y (AND2X2)             0.04       0.95 f
  fetch/incrPC/adder/add4/carry/U7/Y (INVX1)              0.00       0.95 r
  fetch/incrPC/adder/add4/carry/U24/Y (NAND3X1)           0.02       0.97 f
  fetch/incrPC/adder/add4/carry/U2/Y (BUFX2)              0.03       1.00 f
  fetch/incrPC/adder/add4/carry/U5/Y (OAI21X1)            0.06       1.07 r
  fetch/incrPC/adder/add4/carry/Cout<2> (carry4Bit_4)     0.00       1.07 r
  fetch/incrPC/adder/add4/fas[3]/Cin (faGP_23)            0.00       1.07 r
  fetch/incrPC/adder/add4/fas[3]/U6/YS (FAX1)             0.08       1.15 f
  fetch/incrPC/adder/add4/fas[3]/S (faGP_23)              0.00       1.15 f
  fetch/incrPC/adder/add4/S<3> (cla4Bit_4)                0.00       1.15 f
  fetch/incrPC/adder/S<15> (cla16Bit_1)                   0.00       1.15 f
  fetch/incrPC/out<15> (incr2)                            0.00       1.15 f
  fetch/U8/Y (AND2X2)                                     0.04       1.18 f
  fetch/U9/Y (INVX1)                                      0.01       1.19 r
  fetch/U77/Y (OAI21X1)                                   0.01       1.21 f
  fetch/pcReg/wData<15> (register_8)                      0.00       1.21 f
  fetch/pcReg/U27/Y (MUX2X1)                              0.04       1.24 r
  fetch/pcReg/U6/Y (INVX1)                                0.02       1.27 f
  fetch/pcReg/flop[15]/d (dff_143)                        0.00       1.27 f
  fetch/pcReg/flop[15]/U3/Y (AND2X1)                      0.03       1.30 f
  fetch/pcReg/flop[15]/state_reg/D (DFFPOSX1)             0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch/pcReg/flop[15]/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: execute/regWrtSrcF[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/jmpPcF[12]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[2]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[2]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[2]/q (dff_299)                       0.00       0.11 f
  execute/regWrtSrcOut<2> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<2> (memoryStage)                       0.00       0.11 f
  memory/U169/Y (INVX1)                                   0.01       0.12 r
  memory/U18/Y (INVX1)                                    0.02       0.13 f
  memory/U170/Y (INVX1)                                   0.02       0.15 r
  memory/U202/Y (NAND3X1)                                 0.01       0.16 f
  memory/U119/Y (BUFX2)                                   0.04       0.21 f
  memory/U7/Y (OAI21X1)                                   0.04       0.25 r
  memory/U81/Y (OR2X2)                                    0.04       0.29 r
  memory/U80/Y (OR2X2)                                    0.05       0.34 r
  memory/fwdData<1> (memoryStage)                         0.00       0.34 r
  U300/Y (BUFX2)                                          0.03       0.37 r
  U376/Y (INVX1)                                          0.02       0.38 f
  U480/Y (OAI21X1)                                        0.05       0.43 r
  execute/reg1Data<1> (executeStage)                      0.00       0.43 r
  execute/U3/Y (INVX1)                                    0.03       0.46 f
  execute/U4/Y (INVX1)                                    0.00       0.46 r
  execute/U27/Y (AND2X1)                                  0.03       0.49 r
  execute/U28/Y (INVX1)                                   0.02       0.51 f
  execute/U229/Y (OAI21X1)                                0.02       0.53 r
  execute/adder/A<1> (cla16Bit_2)                         0.00       0.53 r
  execute/adder/add1/A<1> (cla4Bit_11)                    0.00       0.53 r
  execute/adder/add1/fas[1]/A (faGP_17)                   0.00       0.53 r
  execute/adder/add1/fas[1]/U3/Y (AND2X2)                 0.04       0.57 r
  execute/adder/add1/fas[1]/G (faGP_17)                   0.00       0.57 r
  execute/adder/add1/carry/G<1> (carry4Bit_11)            0.00       0.57 r
  execute/adder/add1/carry/U24/Y (INVX1)                  0.02       0.59 f
  execute/adder/add1/carry/U27/Y (NAND3X1)                0.03       0.62 r
  execute/adder/add1/carry/U18/Y (INVX1)                  0.02       0.65 f
  execute/adder/add1/carry/U5/Y (INVX1)                   0.00       0.65 r
  execute/adder/add1/carry/U8/Y (AND2X2)                  0.03       0.68 r
  execute/adder/add1/carry/U11/Y (AND2X2)                 0.03       0.71 r
  execute/adder/add1/carry/U12/Y (INVX1)                  0.01       0.72 f
  execute/adder/add1/carry/U9/Y (AND2X2)                  0.03       0.76 f
  execute/adder/add1/carry/U10/Y (INVX1)                  0.00       0.76 r
  execute/adder/add1/carry/Cout<3> (carry4Bit_11)         0.00       0.76 r
  execute/adder/add1/carries<3> (cla4Bit_11)              0.00       0.76 r
  execute/adder/add2/Cin (cla4Bit_10)                     0.00       0.76 r
  execute/adder/add2/carry/Cin (carry4Bit_10)             0.00       0.76 r
  execute/adder/add2/carry/U5/Y (AND2X2)                  0.03       0.79 r
  execute/adder/add2/carry/U6/Y (INVX1)                   0.01       0.80 f
  execute/adder/add2/carry/U8/Y (AND2X2)                  0.04       0.84 f
  execute/adder/add2/carry/U9/Y (INVX1)                   0.00       0.84 r
  execute/adder/add2/carry/U29/Y (NAND3X1)                0.01       0.85 f
  execute/adder/add2/carry/U7/Y (BUFX2)                   0.03       0.88 f
  execute/adder/add2/carry/U2/Y (AND2X2)                  0.03       0.91 f
  execute/adder/add2/carry/U3/Y (INVX1)                   0.00       0.91 r
  execute/adder/add2/carry/Cout<3> (carry4Bit_10)         0.00       0.91 r
  execute/adder/add2/carries<3> (cla4Bit_10)              0.00       0.91 r
  execute/adder/add3/Cin (cla4Bit_9)                      0.00       0.91 r
  execute/adder/add3/U1/Y (BUFX2)                         0.03       0.94 r
  execute/adder/add3/carry/Cin (carry4Bit_9)              0.00       0.94 r
  execute/adder/add3/carry/U5/Y (AND2X2)                  0.03       0.98 r
  execute/adder/add3/carry/U6/Y (INVX1)                   0.02       0.99 f
  execute/adder/add3/carry/U3/Y (AND2X2)                  0.04       1.03 f
  execute/adder/add3/carry/U4/Y (INVX1)                   0.00       1.03 r
  execute/adder/add3/carry/U25/Y (NAND3X1)                0.01       1.03 f
  execute/adder/add3/carry/U2/Y (BUFX2)                   0.03       1.07 f
  execute/adder/add3/carry/U26/Y (NAND3X1)                0.03       1.10 r
  execute/adder/add3/carry/Cout<3> (carry4Bit_9)          0.00       1.10 r
  execute/adder/add3/carries<3> (cla4Bit_9)               0.00       1.10 r
  execute/adder/add4/Cin (cla4Bit_8)                      0.00       1.10 r
  execute/adder/add4/U1/Y (BUFX2)                         0.04       1.14 r
  execute/adder/add4/U2/Y (INVX1)                         0.02       1.15 f
  execute/adder/add4/U3/Y (INVX1)                         0.02       1.17 r
  execute/adder/add4/fas[0]/Cin (faGP_36)                 0.00       1.17 r
  execute/adder/add4/fas[0]/U3/YS (FAX1)                  0.07       1.25 f
  execute/adder/add4/fas[0]/S (faGP_36)                   0.00       1.25 f
  execute/adder/add4/S<0> (cla4Bit_8)                     0.00       1.25 f
  execute/adder/S<12> (cla16Bit_2)                        0.00       1.25 f
  execute/jmpPcF[12]/d (dff_226)                          0.00       1.25 f
  execute/jmpPcF[12]/U3/Y (INVX1)                         0.00       1.25 r
  execute/jmpPcF[12]/U4/Y (NOR2X1)                        0.01       1.26 f
  execute/jmpPcF[12]/state_reg/D (DFFPOSX1)               0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/jmpPcF[12]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U58/Y (INVX1)                 0.00       0.54 r
  execute/alua/shift/shift1/U74/Y (INVX1)                 0.02       0.56 f
  execute/alua/shift/shift1/U53/Y (AND2X2)                0.04       0.60 f
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.05       0.64 f
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.64 f
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.64 f
  execute/alua/shift/shift2/U16/Y (INVX1)                 0.00       0.64 r
  execute/alua/shift/shift2/U26/Y (INVX1)                 0.02       0.65 f
  execute/alua/shift/shift2/U54/Y (AND2X2)                0.04       0.69 f
  execute/alua/shift/shift2/U28/Y (NOR3X1)                0.04       0.73 r
  execute/alua/shift/shift2/U23/Y (AND2X2)                0.03       0.77 r
  execute/alua/shift/shift2/U83/Y (AOI21X1)               0.01       0.78 f
  execute/alua/shift/shift2/out<15> (shift2Bit)           0.00       0.78 f
  execute/alua/shift/shift4/dataIn<15> (shift4Bit)        0.00       0.78 f
  execute/alua/shift/shift4/U54/Y (BUFX2)                 0.04       0.81 f
  execute/alua/shift/shift4/U52/Y (AND2X2)                0.03       0.85 f
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.89 f
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.04       0.93 r
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.03       0.96 f
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.96 f
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.96 f
  execute/alua/shift/shift8/U74/Y (AND2X2)                0.04       1.00 f
  execute/alua/shift/shift8/U76/Y (INVX1)                 0.00       1.00 r
  execute/alua/shift/shift8/U2/Y (AND2X2)                 0.03       1.04 r
  execute/alua/shift/shift8/U18/Y (AND2X2)                0.03       1.07 r
  execute/alua/shift/shift8/U19/Y (OR2X2)                 0.04       1.10 r
  execute/alua/shift/shift8/U20/Y (INVX1)                 0.02       1.12 f
  execute/alua/shift/shift8/out<15> (shift8Bit)           0.00       1.12 f
  execute/alua/shift/Out<15> (shifter)                    0.00       1.12 f
  execute/alua/U22/Y (BUFX2)                              0.03       1.16 f
  execute/alua/U13/Y (AND2X1)                             0.03       1.19 f
  execute/alua/U270/Y (INVX1)                             0.00       1.19 r
  execute/alua/U111/Y (AND2X2)                            0.03       1.22 r
  execute/alua/U113/Y (INVX1)                             0.02       1.24 f
  execute/alua/Out<15> (alu)                              0.00       1.24 f
  execute/aluOutF[15]/d (dff_213)                         0.00       1.24 f
  execute/aluOutF[15]/U3/Y (INVX1)                        0.00       1.24 r
  execute/aluOutF[15]/U4/Y (NOR2X1)                       0.01       1.25 f
  execute/aluOutF[15]/state_reg/D (DFFPOSX1)              0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[15]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U58/Y (INVX1)                 0.00       0.54 r
  execute/alua/shift/shift1/U74/Y (INVX1)                 0.02       0.56 f
  execute/alua/shift/shift1/U53/Y (AND2X2)                0.04       0.60 f
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.05       0.64 f
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.64 f
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.64 f
  execute/alua/shift/shift2/U16/Y (INVX1)                 0.00       0.64 r
  execute/alua/shift/shift2/U26/Y (INVX1)                 0.02       0.65 f
  execute/alua/shift/shift2/U54/Y (AND2X2)                0.04       0.69 f
  execute/alua/shift/shift2/U28/Y (NOR3X1)                0.04       0.73 r
  execute/alua/shift/shift2/U23/Y (AND2X2)                0.03       0.77 r
  execute/alua/shift/shift2/U83/Y (AOI21X1)               0.01       0.78 f
  execute/alua/shift/shift2/out<15> (shift2Bit)           0.00       0.78 f
  execute/alua/shift/shift4/dataIn<15> (shift4Bit)        0.00       0.78 f
  execute/alua/shift/shift4/U54/Y (BUFX2)                 0.04       0.81 f
  execute/alua/shift/shift4/U52/Y (AND2X2)                0.03       0.85 f
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.89 f
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.04       0.93 r
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.03       0.96 f
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.96 f
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.96 f
  execute/alua/shift/shift8/U38/Y (AND2X2)                0.04       1.00 f
  execute/alua/shift/shift8/U11/Y (INVX1)                 0.00       1.00 r
  execute/alua/shift/shift8/U69/Y (INVX1)                 0.02       1.02 f
  execute/alua/shift/shift8/U66/Y (NOR3X1)                0.05       1.07 r
  execute/alua/shift/shift8/U113/Y (AOI21X1)              0.02       1.09 f
  execute/alua/shift/shift8/out<14> (shift8Bit)           0.00       1.09 f
  execute/alua/shift/Out<14> (shifter)                    0.00       1.09 f
  execute/alua/U123/Y (BUFX2)                             0.04       1.13 f
  execute/alua/U148/Y (BUFX2)                             0.03       1.16 f
  execute/alua/U142/Y (AND2X1)                            0.03       1.19 f
  execute/alua/U103/Y (OR2X2)                             0.05       1.23 f
  execute/alua/U104/Y (INVX1)                             0.00       1.23 r
  execute/alua/U436/Y (NAND3X1)                           0.01       1.24 f
  execute/alua/Out<14> (alu)                              0.00       1.24 f
  execute/aluOutF[14]/d (dff_212)                         0.00       1.24 f
  execute/aluOutF[14]/U3/Y (INVX1)                        0.00       1.24 r
  execute/aluOutF[14]/U4/Y (NOR2X1)                       0.01       1.25 f
  execute/aluOutF[14]/state_reg/D (DFFPOSX1)              0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[14]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: execute/jmpF/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch/fPC[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/jmpF/state_reg/CLK (DFFPOSX1)                   0.00 #     0.00 r
  execute/jmpF/state_reg/Q (DFFPOSX1)                     0.07       0.07 r
  execute/jmpF/q (dff_414)                                0.00       0.07 r
  execute/jumpOut (executeStage)                          0.00       0.07 r
  U510/Y (OR2X2)                                          0.06       0.13 r
  fetch/doBranch (fetchStage)                             0.00       0.13 r
  fetch/U13/Y (INVX4)                                     0.03       0.15 f
  fetch/U7/Y (INVX2)                                      0.04       0.20 r
  fetch/U113/Y (AOI22X1)                                  0.04       0.23 f
  fetch/U10/Y (INVX1)                                     0.02       0.25 r
  fetch/incrPC/in<1> (incr2)                              0.00       0.25 r
  fetch/incrPC/adder/A<1> (cla16Bit_1)                    0.00       0.25 r
  fetch/incrPC/adder/add1/A<1> (cla4Bit_7)                0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/A (faGP_33)              0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/U3/Y (AND2X1)            0.03       0.28 r
  fetch/incrPC/adder/add1/fas[1]/G (faGP_33)              0.00       0.28 r
  fetch/incrPC/adder/add1/carry/G<1> (carry4Bit_7)        0.00       0.28 r
  fetch/incrPC/adder/add1/carry/U15/Y (INVX1)             0.02       0.30 f
  fetch/incrPC/adder/add1/carry/U18/Y (NAND3X1)           0.03       0.33 r
  fetch/incrPC/adder/add1/carry/U7/Y (BUFX2)              0.04       0.37 r
  fetch/incrPC/adder/add1/carry/U19/Y (NAND3X1)           0.01       0.38 f
  fetch/incrPC/adder/add1/carry/U5/Y (BUFX2)              0.03       0.42 f
  fetch/incrPC/adder/add1/carry/U3/Y (AND2X2)             0.03       0.45 f
  fetch/incrPC/adder/add1/carry/U4/Y (INVX1)              0.00       0.45 r
  fetch/incrPC/adder/add1/carry/Cout<3> (carry4Bit_7)     0.00       0.45 r
  fetch/incrPC/adder/add1/U1/Y (BUFX2)                    0.03       0.48 r
  fetch/incrPC/adder/add1/carries<3> (cla4Bit_7)          0.00       0.48 r
  fetch/incrPC/adder/add2/Cin (cla4Bit_6)                 0.00       0.48 r
  fetch/incrPC/adder/add2/U1/Y (BUFX4)                    0.03       0.51 r
  fetch/incrPC/adder/add2/carry/Cin (carry4Bit_6)         0.00       0.51 r
  fetch/incrPC/adder/add2/carry/U4/Y (AND2X2)             0.03       0.55 r
  fetch/incrPC/adder/add2/carry/U5/Y (INVX1)              0.02       0.56 f
  fetch/incrPC/adder/add2/carry/U25/Y (NAND3X1)           0.03       0.59 r
  fetch/incrPC/adder/add2/carry/U3/Y (BUFX2)              0.03       0.62 r
  fetch/incrPC/adder/add2/carry/U26/Y (AND2X2)            0.04       0.66 r
  fetch/incrPC/adder/add2/carry/U27/Y (AOI21X1)           0.02       0.68 f
  fetch/incrPC/adder/add2/carry/U21/Y (INVX1)             0.01       0.70 r
  fetch/incrPC/adder/add2/carry/Cout<3> (carry4Bit_6)     0.00       0.70 r
  fetch/incrPC/adder/add2/carries<3> (cla4Bit_6)          0.00       0.70 r
  fetch/incrPC/adder/add3/Cin (cla4Bit_5)                 0.00       0.70 r
  fetch/incrPC/adder/add3/carry/Cin (carry4Bit_5)         0.00       0.70 r
  fetch/incrPC/adder/add3/carry/U26/Y (NAND3X1)           0.01       0.71 f
  fetch/incrPC/adder/add3/carry/U4/Y (BUFX2)              0.03       0.74 f
  fetch/incrPC/adder/add3/carry/U28/Y (NAND3X1)           0.03       0.77 r
  fetch/incrPC/adder/add3/carry/U3/Y (BUFX2)              0.03       0.80 r
  fetch/incrPC/adder/add3/carry/U1/Y (AND2X1)             0.03       0.83 r
  fetch/incrPC/adder/add3/carry/U9/Y (INVX1)              0.02       0.85 f
  fetch/incrPC/adder/add3/carry/U7/Y (AND2X2)             0.04       0.89 f
  fetch/incrPC/adder/add3/carry/U8/Y (INVX4)              0.02       0.91 r
  fetch/incrPC/adder/add3/carry/Cout<3> (carry4Bit_5)     0.00       0.91 r
  fetch/incrPC/adder/add3/carries<3> (cla4Bit_5)          0.00       0.91 r
  fetch/incrPC/adder/add4/Cin (cla4Bit_4)                 0.00       0.91 r
  fetch/incrPC/adder/add4/carry/Cin (carry4Bit_4)         0.00       0.91 r
  fetch/incrPC/adder/add4/carry/U4/Y (INVX1)              0.01       0.92 f
  fetch/incrPC/adder/add4/carry/U6/Y (AND2X2)             0.04       0.95 f
  fetch/incrPC/adder/add4/carry/U7/Y (INVX1)              0.00       0.95 r
  fetch/incrPC/adder/add4/carry/U24/Y (NAND3X1)           0.02       0.97 f
  fetch/incrPC/adder/add4/carry/U2/Y (BUFX2)              0.03       1.00 f
  fetch/incrPC/adder/add4/carry/U5/Y (OAI21X1)            0.06       1.07 r
  fetch/incrPC/adder/add4/carry/Cout<2> (carry4Bit_4)     0.00       1.07 r
  fetch/incrPC/adder/add4/fas[3]/Cin (faGP_23)            0.00       1.07 r
  fetch/incrPC/adder/add4/fas[3]/U6/YS (FAX1)             0.08       1.15 f
  fetch/incrPC/adder/add4/fas[3]/S (faGP_23)              0.00       1.15 f
  fetch/incrPC/adder/add4/S<3> (cla4Bit_4)                0.00       1.15 f
  fetch/incrPC/adder/S<15> (cla16Bit_1)                   0.00       1.15 f
  fetch/incrPC/out<15> (incr2)                            0.00       1.15 f
  fetch/U8/Y (AND2X2)                                     0.04       1.18 f
  fetch/U9/Y (INVX1)                                      0.01       1.19 r
  fetch/U77/Y (OAI21X1)                                   0.01       1.21 f
  fetch/fPC[15]/d (dff_411)                               0.00       1.21 f
  fetch/fPC[15]/U3/Y (INVX1)                              0.01       1.21 r
  fetch/fPC[15]/U4/Y (NOR2X1)                             0.01       1.22 f
  fetch/fPC[15]/state_reg/D (DFFPOSX1)                    0.00       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch/fPC[15]/state_reg/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.08       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: execute/regWrtSrcF[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/jmpPcF[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[2]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[2]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[2]/q (dff_299)                       0.00       0.11 f
  execute/regWrtSrcOut<2> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<2> (memoryStage)                       0.00       0.11 f
  memory/U169/Y (INVX1)                                   0.01       0.12 r
  memory/U18/Y (INVX1)                                    0.02       0.13 f
  memory/U170/Y (INVX1)                                   0.02       0.15 r
  memory/U202/Y (NAND3X1)                                 0.01       0.16 f
  memory/U119/Y (BUFX2)                                   0.04       0.21 f
  memory/U7/Y (OAI21X1)                                   0.04       0.25 r
  memory/U81/Y (OR2X2)                                    0.04       0.29 r
  memory/U80/Y (OR2X2)                                    0.05       0.34 r
  memory/fwdData<1> (memoryStage)                         0.00       0.34 r
  U300/Y (BUFX2)                                          0.03       0.37 r
  U376/Y (INVX1)                                          0.02       0.38 f
  U480/Y (OAI21X1)                                        0.05       0.43 r
  execute/reg1Data<1> (executeStage)                      0.00       0.43 r
  execute/U3/Y (INVX1)                                    0.03       0.46 f
  execute/U4/Y (INVX1)                                    0.00       0.46 r
  execute/U27/Y (AND2X1)                                  0.03       0.49 r
  execute/U28/Y (INVX1)                                   0.02       0.51 f
  execute/U229/Y (OAI21X1)                                0.02       0.53 r
  execute/adder/A<1> (cla16Bit_2)                         0.00       0.53 r
  execute/adder/add1/A<1> (cla4Bit_11)                    0.00       0.53 r
  execute/adder/add1/fas[1]/A (faGP_17)                   0.00       0.53 r
  execute/adder/add1/fas[1]/U3/Y (AND2X2)                 0.04       0.57 r
  execute/adder/add1/fas[1]/G (faGP_17)                   0.00       0.57 r
  execute/adder/add1/carry/G<1> (carry4Bit_11)            0.00       0.57 r
  execute/adder/add1/carry/U24/Y (INVX1)                  0.02       0.59 f
  execute/adder/add1/carry/U27/Y (NAND3X1)                0.03       0.62 r
  execute/adder/add1/carry/U18/Y (INVX1)                  0.02       0.65 f
  execute/adder/add1/carry/U5/Y (INVX1)                   0.00       0.65 r
  execute/adder/add1/carry/U8/Y (AND2X2)                  0.03       0.68 r
  execute/adder/add1/carry/U11/Y (AND2X2)                 0.03       0.71 r
  execute/adder/add1/carry/U12/Y (INVX1)                  0.01       0.72 f
  execute/adder/add1/carry/U9/Y (AND2X2)                  0.03       0.76 f
  execute/adder/add1/carry/U10/Y (INVX1)                  0.00       0.76 r
  execute/adder/add1/carry/Cout<3> (carry4Bit_11)         0.00       0.76 r
  execute/adder/add1/carries<3> (cla4Bit_11)              0.00       0.76 r
  execute/adder/add2/Cin (cla4Bit_10)                     0.00       0.76 r
  execute/adder/add2/carry/Cin (carry4Bit_10)             0.00       0.76 r
  execute/adder/add2/carry/U5/Y (AND2X2)                  0.03       0.79 r
  execute/adder/add2/carry/U6/Y (INVX1)                   0.01       0.80 f
  execute/adder/add2/carry/U8/Y (AND2X2)                  0.04       0.84 f
  execute/adder/add2/carry/U9/Y (INVX1)                   0.00       0.84 r
  execute/adder/add2/carry/U29/Y (NAND3X1)                0.01       0.85 f
  execute/adder/add2/carry/U7/Y (BUFX2)                   0.03       0.88 f
  execute/adder/add2/carry/U2/Y (AND2X2)                  0.03       0.91 f
  execute/adder/add2/carry/U3/Y (INVX1)                   0.00       0.91 r
  execute/adder/add2/carry/Cout<3> (carry4Bit_10)         0.00       0.91 r
  execute/adder/add2/carries<3> (cla4Bit_10)              0.00       0.91 r
  execute/adder/add3/Cin (cla4Bit_9)                      0.00       0.91 r
  execute/adder/add3/U1/Y (BUFX2)                         0.03       0.94 r
  execute/adder/add3/carry/Cin (carry4Bit_9)              0.00       0.94 r
  execute/adder/add3/carry/U5/Y (AND2X2)                  0.03       0.98 r
  execute/adder/add3/carry/U1/Y (BUFX2)                   0.03       1.01 r
  execute/adder/add3/carry/U7/Y (INVX1)                   0.01       1.02 f
  execute/adder/add3/carry/U11/Y (AND2X2)                 0.04       1.06 f
  execute/adder/add3/carry/U22/Y (OAI21X1)                0.05       1.11 r
  execute/adder/add3/carry/U14/Y (AOI21X1)                0.03       1.14 f
  execute/adder/add3/carry/U13/Y (INVX1)                  0.02       1.16 r
  execute/adder/add3/carry/Cout<2> (carry4Bit_9)          0.00       1.16 r
  execute/adder/add3/fas[3]/Cin (faGP_43)                 0.00       1.16 r
  execute/adder/add3/fas[3]/U6/YS (FAX1)                  0.07       1.24 f
  execute/adder/add3/fas[3]/S (faGP_43)                   0.00       1.24 f
  execute/adder/add3/S<3> (cla4Bit_9)                     0.00       1.24 f
  execute/adder/S<11> (cla16Bit_2)                        0.00       1.24 f
  execute/jmpPcF[11]/d (dff_225)                          0.00       1.24 f
  execute/jmpPcF[11]/U3/Y (INVX1)                         0.00       1.24 r
  execute/jmpPcF[11]/U4/Y (NOR2X1)                        0.01       1.24 f
  execute/jmpPcF[11]/state_reg/D (DFFPOSX1)               0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/jmpPcF[11]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: execute/jmpF/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch/pcReg/flop[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/jmpF/state_reg/CLK (DFFPOSX1)                   0.00 #     0.00 r
  execute/jmpF/state_reg/Q (DFFPOSX1)                     0.07       0.07 r
  execute/jmpF/q (dff_414)                                0.00       0.07 r
  execute/jumpOut (executeStage)                          0.00       0.07 r
  U510/Y (OR2X2)                                          0.06       0.13 r
  fetch/doBranch (fetchStage)                             0.00       0.13 r
  fetch/U13/Y (INVX4)                                     0.03       0.15 f
  fetch/U7/Y (INVX2)                                      0.04       0.20 r
  fetch/U113/Y (AOI22X1)                                  0.04       0.23 f
  fetch/U10/Y (INVX1)                                     0.02       0.25 r
  fetch/incrPC/in<1> (incr2)                              0.00       0.25 r
  fetch/incrPC/adder/A<1> (cla16Bit_1)                    0.00       0.25 r
  fetch/incrPC/adder/add1/A<1> (cla4Bit_7)                0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/A (faGP_33)              0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/U3/Y (AND2X1)            0.03       0.28 r
  fetch/incrPC/adder/add1/fas[1]/G (faGP_33)              0.00       0.28 r
  fetch/incrPC/adder/add1/carry/G<1> (carry4Bit_7)        0.00       0.28 r
  fetch/incrPC/adder/add1/carry/U15/Y (INVX1)             0.02       0.30 f
  fetch/incrPC/adder/add1/carry/U18/Y (NAND3X1)           0.03       0.33 r
  fetch/incrPC/adder/add1/carry/U7/Y (BUFX2)              0.04       0.37 r
  fetch/incrPC/adder/add1/carry/U19/Y (NAND3X1)           0.01       0.38 f
  fetch/incrPC/adder/add1/carry/U5/Y (BUFX2)              0.03       0.42 f
  fetch/incrPC/adder/add1/carry/U3/Y (AND2X2)             0.03       0.45 f
  fetch/incrPC/adder/add1/carry/U4/Y (INVX1)              0.00       0.45 r
  fetch/incrPC/adder/add1/carry/Cout<3> (carry4Bit_7)     0.00       0.45 r
  fetch/incrPC/adder/add1/U1/Y (BUFX2)                    0.03       0.48 r
  fetch/incrPC/adder/add1/carries<3> (cla4Bit_7)          0.00       0.48 r
  fetch/incrPC/adder/add2/Cin (cla4Bit_6)                 0.00       0.48 r
  fetch/incrPC/adder/add2/U1/Y (BUFX4)                    0.03       0.51 r
  fetch/incrPC/adder/add2/carry/Cin (carry4Bit_6)         0.00       0.51 r
  fetch/incrPC/adder/add2/carry/U4/Y (AND2X2)             0.03       0.55 r
  fetch/incrPC/adder/add2/carry/U5/Y (INVX1)              0.02       0.56 f
  fetch/incrPC/adder/add2/carry/U25/Y (NAND3X1)           0.03       0.59 r
  fetch/incrPC/adder/add2/carry/U3/Y (BUFX2)              0.03       0.62 r
  fetch/incrPC/adder/add2/carry/U26/Y (AND2X2)            0.04       0.66 r
  fetch/incrPC/adder/add2/carry/U27/Y (AOI21X1)           0.02       0.68 f
  fetch/incrPC/adder/add2/carry/U21/Y (INVX1)             0.01       0.70 r
  fetch/incrPC/adder/add2/carry/Cout<3> (carry4Bit_6)     0.00       0.70 r
  fetch/incrPC/adder/add2/carries<3> (cla4Bit_6)          0.00       0.70 r
  fetch/incrPC/adder/add3/Cin (cla4Bit_5)                 0.00       0.70 r
  fetch/incrPC/adder/add3/carry/Cin (carry4Bit_5)         0.00       0.70 r
  fetch/incrPC/adder/add3/carry/U26/Y (NAND3X1)           0.01       0.71 f
  fetch/incrPC/adder/add3/carry/U4/Y (BUFX2)              0.03       0.74 f
  fetch/incrPC/adder/add3/carry/U28/Y (NAND3X1)           0.03       0.77 r
  fetch/incrPC/adder/add3/carry/U3/Y (BUFX2)              0.03       0.80 r
  fetch/incrPC/adder/add3/carry/U1/Y (AND2X1)             0.03       0.83 r
  fetch/incrPC/adder/add3/carry/U9/Y (INVX1)              0.02       0.85 f
  fetch/incrPC/adder/add3/carry/U7/Y (AND2X2)             0.04       0.89 f
  fetch/incrPC/adder/add3/carry/U8/Y (INVX4)              0.02       0.91 r
  fetch/incrPC/adder/add3/carry/Cout<3> (carry4Bit_5)     0.00       0.91 r
  fetch/incrPC/adder/add3/carries<3> (cla4Bit_5)          0.00       0.91 r
  fetch/incrPC/adder/add4/Cin (cla4Bit_4)                 0.00       0.91 r
  fetch/incrPC/adder/add4/carry/Cin (carry4Bit_4)         0.00       0.91 r
  fetch/incrPC/adder/add4/carry/U14/Y (INVX1)             0.01       0.92 f
  fetch/incrPC/adder/add4/carry/U22/Y (OAI21X1)           0.04       0.96 r
  fetch/incrPC/adder/add4/carry/U15/Y (INVX2)             0.02       0.99 f
  fetch/incrPC/adder/add4/carry/U23/Y (OAI21X1)           0.05       1.04 r
  fetch/incrPC/adder/add4/carry/Cout<1> (carry4Bit_4)     0.00       1.04 r
  fetch/incrPC/adder/add4/fas[2]/Cin (faGP_22)            0.00       1.04 r
  fetch/incrPC/adder/add4/fas[2]/U1/Y (XNOR2X1)           0.03       1.07 f
  fetch/incrPC/adder/add4/fas[2]/S (faGP_22)              0.00       1.07 f
  fetch/incrPC/adder/add4/S<2> (cla4Bit_4)                0.00       1.07 f
  fetch/incrPC/adder/S<14> (cla16Bit_1)                   0.00       1.07 f
  fetch/incrPC/out<14> (incr2)                            0.00       1.07 f
  fetch/U79/Y (MUX2X1)                                    0.05       1.12 r
  fetch/U80/Y (INVX2)                                     0.02       1.15 f
  fetch/pcReg/wData<14> (register_8)                      0.00       1.15 f
  fetch/pcReg/U28/Y (MUX2X1)                              0.04       1.18 r
  fetch/pcReg/U19/Y (INVX1)                               0.02       1.20 f
  fetch/pcReg/flop[14]/d (dff_142)                        0.00       1.20 f
  fetch/pcReg/flop[14]/U3/Y (INVX1)                       0.00       1.21 r
  fetch/pcReg/flop[14]/U4/Y (NOR2X1)                      0.01       1.21 f
  fetch/pcReg/flop[14]/state_reg/D (DFFPOSX1)             0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch/pcReg/flop[14]/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.08       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[12]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U58/Y (INVX1)                 0.00       0.54 r
  execute/alua/shift/shift1/U74/Y (INVX1)                 0.02       0.56 f
  execute/alua/shift/shift1/U53/Y (AND2X2)                0.04       0.60 f
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.05       0.64 f
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.64 f
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.64 f
  execute/alua/shift/shift2/U16/Y (INVX1)                 0.00       0.64 r
  execute/alua/shift/shift2/U26/Y (INVX1)                 0.02       0.65 f
  execute/alua/shift/shift2/U54/Y (AND2X2)                0.04       0.69 f
  execute/alua/shift/shift2/U28/Y (NOR3X1)                0.04       0.73 r
  execute/alua/shift/shift2/U23/Y (AND2X2)                0.03       0.77 r
  execute/alua/shift/shift2/U83/Y (AOI21X1)               0.01       0.78 f
  execute/alua/shift/shift2/out<15> (shift2Bit)           0.00       0.78 f
  execute/alua/shift/shift4/dataIn<15> (shift4Bit)        0.00       0.78 f
  execute/alua/shift/shift4/U54/Y (BUFX2)                 0.04       0.81 f
  execute/alua/shift/shift4/U52/Y (AND2X2)                0.03       0.85 f
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.89 f
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.04       0.93 r
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.03       0.96 f
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.96 f
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.96 f
  execute/alua/shift/shift8/U38/Y (AND2X2)                0.04       1.00 f
  execute/alua/shift/shift8/U11/Y (INVX1)                 0.00       1.00 r
  execute/alua/shift/shift8/U69/Y (INVX1)                 0.02       1.02 f
  execute/alua/shift/shift8/U21/Y (OR2X2)                 0.04       1.06 f
  execute/alua/shift/shift8/U36/Y (OR2X2)                 0.04       1.09 f
  execute/alua/shift/shift8/U37/Y (INVX1)                 0.00       1.09 r
  execute/alua/shift/shift8/U112/Y (AOI21X1)              0.01       1.10 f
  execute/alua/shift/shift8/out<12> (shift8Bit)           0.00       1.10 f
  execute/alua/shift/Out<12> (shifter)                    0.00       1.10 f
  execute/alua/U129/Y (BUFX2)                             0.04       1.14 f
  execute/alua/U432/Y (AOI21X1)                           0.03       1.16 r
  execute/alua/U102/Y (BUFX2)                             0.04       1.20 r
  execute/alua/U433/Y (NAND3X1)                           0.01       1.21 f
  execute/alua/Out<12> (alu)                              0.00       1.21 f
  execute/aluOutF[12]/d (dff_210)                         0.00       1.21 f
  execute/aluOutF[12]/U3/Y (INVX1)                        0.00       1.21 r
  execute/aluOutF[12]/U4/Y (NOR2X1)                       0.01       1.22 f
  execute/aluOutF[12]/state_reg/D (DFFPOSX1)              0.00       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[12]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U58/Y (INVX1)                 0.00       0.54 r
  execute/alua/shift/shift1/U74/Y (INVX1)                 0.02       0.56 f
  execute/alua/shift/shift1/U53/Y (AND2X2)                0.04       0.60 f
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.05       0.64 f
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.64 f
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.64 f
  execute/alua/shift/shift2/U16/Y (INVX1)                 0.00       0.64 r
  execute/alua/shift/shift2/U26/Y (INVX1)                 0.02       0.65 f
  execute/alua/shift/shift2/U54/Y (AND2X2)                0.04       0.69 f
  execute/alua/shift/shift2/U28/Y (NOR3X1)                0.04       0.73 r
  execute/alua/shift/shift2/U23/Y (AND2X2)                0.03       0.77 r
  execute/alua/shift/shift2/U83/Y (AOI21X1)               0.01       0.78 f
  execute/alua/shift/shift2/out<15> (shift2Bit)           0.00       0.78 f
  execute/alua/shift/shift4/dataIn<15> (shift4Bit)        0.00       0.78 f
  execute/alua/shift/shift4/U54/Y (BUFX2)                 0.04       0.81 f
  execute/alua/shift/shift4/U52/Y (AND2X2)                0.03       0.85 f
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.89 f
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.04       0.93 r
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.03       0.96 f
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.96 f
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.96 f
  execute/alua/shift/shift8/U38/Y (AND2X2)                0.04       1.00 f
  execute/alua/shift/shift8/U39/Y (INVX1)                 0.00       1.00 r
  execute/alua/shift/shift8/U15/Y (INVX1)                 0.01       1.01 f
  execute/alua/shift/shift8/U82/Y (INVX1)                 0.01       1.02 r
  execute/alua/shift/shift8/U81/Y (AND2X2)                0.03       1.05 r
  execute/alua/shift/shift8/U60/Y (INVX1)                 0.02       1.07 f
  execute/alua/shift/shift8/U59/Y (AOI21X1)               0.03       1.10 r
  execute/alua/shift/shift8/U61/Y (INVX1)                 0.02       1.12 f
  execute/alua/shift/shift8/out<11> (shift8Bit)           0.00       1.12 f
  execute/alua/shift/Out<11> (shifter)                    0.00       1.12 f
  execute/alua/U430/Y (AOI21X1)                           0.04       1.16 r
  execute/alua/U101/Y (BUFX2)                             0.04       1.19 r
  execute/alua/U431/Y (NAND3X1)                           0.01       1.20 f
  execute/alua/Out<11> (alu)                              0.00       1.20 f
  execute/aluOutF[11]/d (dff_209)                         0.00       1.20 f
  execute/aluOutF[11]/U3/Y (INVX1)                        0.00       1.20 r
  execute/aluOutF[11]/U4/Y (NOR2X1)                       0.01       1.21 f
  execute/aluOutF[11]/state_reg/D (DFFPOSX1)              0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[11]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: execute/jmpF/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch/pcReg/flop[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/jmpF/state_reg/CLK (DFFPOSX1)                   0.00 #     0.00 r
  execute/jmpF/state_reg/Q (DFFPOSX1)                     0.07       0.07 r
  execute/jmpF/q (dff_414)                                0.00       0.07 r
  execute/jumpOut (executeStage)                          0.00       0.07 r
  U510/Y (OR2X2)                                          0.06       0.13 r
  fetch/doBranch (fetchStage)                             0.00       0.13 r
  fetch/U13/Y (INVX4)                                     0.03       0.15 f
  fetch/U7/Y (INVX2)                                      0.04       0.20 r
  fetch/U113/Y (AOI22X1)                                  0.04       0.23 f
  fetch/U10/Y (INVX1)                                     0.02       0.25 r
  fetch/incrPC/in<1> (incr2)                              0.00       0.25 r
  fetch/incrPC/adder/A<1> (cla16Bit_1)                    0.00       0.25 r
  fetch/incrPC/adder/add1/A<1> (cla4Bit_7)                0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/A (faGP_33)              0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/U3/Y (AND2X1)            0.03       0.28 r
  fetch/incrPC/adder/add1/fas[1]/G (faGP_33)              0.00       0.28 r
  fetch/incrPC/adder/add1/carry/G<1> (carry4Bit_7)        0.00       0.28 r
  fetch/incrPC/adder/add1/carry/U15/Y (INVX1)             0.02       0.30 f
  fetch/incrPC/adder/add1/carry/U18/Y (NAND3X1)           0.03       0.33 r
  fetch/incrPC/adder/add1/carry/U7/Y (BUFX2)              0.04       0.37 r
  fetch/incrPC/adder/add1/carry/U19/Y (NAND3X1)           0.01       0.38 f
  fetch/incrPC/adder/add1/carry/U5/Y (BUFX2)              0.03       0.42 f
  fetch/incrPC/adder/add1/carry/U3/Y (AND2X2)             0.03       0.45 f
  fetch/incrPC/adder/add1/carry/U4/Y (INVX1)              0.00       0.45 r
  fetch/incrPC/adder/add1/carry/Cout<3> (carry4Bit_7)     0.00       0.45 r
  fetch/incrPC/adder/add1/U1/Y (BUFX2)                    0.03       0.48 r
  fetch/incrPC/adder/add1/carries<3> (cla4Bit_7)          0.00       0.48 r
  fetch/incrPC/adder/add2/Cin (cla4Bit_6)                 0.00       0.48 r
  fetch/incrPC/adder/add2/U1/Y (BUFX4)                    0.03       0.51 r
  fetch/incrPC/adder/add2/carry/Cin (carry4Bit_6)         0.00       0.51 r
  fetch/incrPC/adder/add2/carry/U4/Y (AND2X2)             0.03       0.55 r
  fetch/incrPC/adder/add2/carry/U5/Y (INVX1)              0.02       0.56 f
  fetch/incrPC/adder/add2/carry/U25/Y (NAND3X1)           0.03       0.59 r
  fetch/incrPC/adder/add2/carry/U3/Y (BUFX2)              0.03       0.62 r
  fetch/incrPC/adder/add2/carry/U26/Y (AND2X2)            0.04       0.66 r
  fetch/incrPC/adder/add2/carry/U27/Y (AOI21X1)           0.02       0.68 f
  fetch/incrPC/adder/add2/carry/U21/Y (INVX1)             0.01       0.70 r
  fetch/incrPC/adder/add2/carry/Cout<3> (carry4Bit_6)     0.00       0.70 r
  fetch/incrPC/adder/add2/carries<3> (cla4Bit_6)          0.00       0.70 r
  fetch/incrPC/adder/add3/Cin (cla4Bit_5)                 0.00       0.70 r
  fetch/incrPC/adder/add3/carry/Cin (carry4Bit_5)         0.00       0.70 r
  fetch/incrPC/adder/add3/carry/U26/Y (NAND3X1)           0.01       0.71 f
  fetch/incrPC/adder/add3/carry/U4/Y (BUFX2)              0.03       0.74 f
  fetch/incrPC/adder/add3/carry/U28/Y (NAND3X1)           0.03       0.77 r
  fetch/incrPC/adder/add3/carry/U3/Y (BUFX2)              0.03       0.80 r
  fetch/incrPC/adder/add3/carry/U1/Y (AND2X1)             0.03       0.83 r
  fetch/incrPC/adder/add3/carry/U9/Y (INVX1)              0.02       0.85 f
  fetch/incrPC/adder/add3/carry/U7/Y (AND2X2)             0.04       0.89 f
  fetch/incrPC/adder/add3/carry/U8/Y (INVX4)              0.02       0.91 r
  fetch/incrPC/adder/add3/carry/Cout<3> (carry4Bit_5)     0.00       0.91 r
  fetch/incrPC/adder/add3/carries<3> (cla4Bit_5)          0.00       0.91 r
  fetch/incrPC/adder/add4/Cin (cla4Bit_4)                 0.00       0.91 r
  fetch/incrPC/adder/add4/carry/Cin (carry4Bit_4)         0.00       0.91 r
  fetch/incrPC/adder/add4/carry/U14/Y (INVX1)             0.01       0.92 f
  fetch/incrPC/adder/add4/carry/U22/Y (OAI21X1)           0.04       0.96 r
  fetch/incrPC/adder/add4/carry/U15/Y (INVX2)             0.02       0.99 f
  fetch/incrPC/adder/add4/carry/U1/Y (INVX1)              0.02       1.01 r
  fetch/incrPC/adder/add4/carry/Cout<0> (carry4Bit_4)     0.00       1.01 r
  fetch/incrPC/adder/add4/fas[1]/Cin (faGP_21)            0.00       1.01 r
  fetch/incrPC/adder/add4/fas[1]/U3/YS (FAX1)             0.08       1.09 f
  fetch/incrPC/adder/add4/fas[1]/S (faGP_21)              0.00       1.09 f
  fetch/incrPC/adder/add4/S<1> (cla4Bit_4)                0.00       1.09 f
  fetch/incrPC/adder/S<13> (cla16Bit_1)                   0.00       1.09 f
  fetch/incrPC/out<13> (incr2)                            0.00       1.09 f
  fetch/U82/Y (MUX2X1)                                    0.04       1.13 r
  fetch/U3/Y (INVX1)                                      0.02       1.16 f
  fetch/pcReg/wData<13> (register_8)                      0.00       1.16 f
  fetch/pcReg/U1/Y (INVX1)                                0.00       1.16 r
  fetch/pcReg/U4/Y (MUX2X1)                               0.01       1.17 f
  fetch/pcReg/flop[13]/d (dff_141)                        0.00       1.17 f
  fetch/pcReg/flop[13]/U3/Y (INVX1)                       0.00       1.18 r
  fetch/pcReg/flop[13]/U4/Y (NOR2X1)                      0.01       1.18 f
  fetch/pcReg/flop[13]/state_reg/D (DFFPOSX1)             0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch/pcReg/flop[13]/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.08       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U82/Y (INVX1)                 0.01       0.55 r
  execute/alua/shift/shift1/U15/Y (INVX2)                 0.03       0.58 f
  execute/alua/shift/shift1/U6/Y (INVX8)                  0.02       0.60 r
  execute/alua/shift/shift1/U128/Y (MUX2X1)               0.04       0.64 r
  execute/alua/shift/shift1/U103/Y (INVX1)                0.03       0.67 f
  execute/alua/shift/shift1/out<7> (shift1Bit)            0.00       0.67 f
  execute/alua/shift/shift2/dataIn<7> (shift2Bit)         0.00       0.67 f
  execute/alua/shift/shift2/U27/Y (MUX2X1)                0.05       0.72 r
  execute/alua/shift/shift2/U25/Y (INVX1)                 0.02       0.74 f
  execute/alua/shift/shift2/U48/Y (OR2X2)                 0.05       0.79 f
  execute/alua/shift/shift2/U49/Y (INVX1)                 0.00       0.79 r
  execute/alua/shift/shift2/U127/Y (AOI21X1)              0.01       0.79 f
  execute/alua/shift/shift2/out<9> (shift2Bit)            0.00       0.79 f
  execute/alua/shift/shift4/dataIn<9> (shift4Bit)         0.00       0.79 f
  execute/alua/shift/shift4/U50/Y (BUFX2)                 0.04       0.83 f
  execute/alua/shift/shift4/U108/Y (AOI22X1)              0.04       0.87 r
  execute/alua/shift/shift4/U8/Y (AND2X2)                 0.03       0.90 r
  execute/alua/shift/shift4/U13/Y (AND2X2)                0.03       0.93 r
  execute/alua/shift/shift4/U131/Y (AOI21X1)              0.01       0.94 f
  execute/alua/shift/shift4/out<13> (shift4Bit)           0.00       0.94 f
  execute/alua/shift/shift8/dataIn<13> (shift8Bit)        0.00       0.94 f
  execute/alua/shift/shift8/U45/Y (BUFX2)                 0.04       0.98 f
  execute/alua/shift/shift8/U3/Y (BUFX2)                  0.03       1.01 f
  execute/alua/shift/shift8/U94/Y (AND2X2)                0.03       1.04 f
  execute/alua/shift/shift8/U108/Y (MUX2X1)               0.03       1.07 r
  execute/alua/shift/shift8/U86/Y (INVX1)                 0.03       1.10 f
  execute/alua/shift/shift8/out<5> (shift8Bit)            0.00       1.10 f
  execute/alua/shift/Out<5> (shifter)                     0.00       1.10 f
  execute/alua/U422/Y (AOI21X1)                           0.04       1.14 r
  execute/alua/U192/Y (BUFX2)                             0.04       1.17 r
  execute/alua/U423/Y (NAND3X1)                           0.01       1.18 f
  execute/alua/Out<5> (alu)                               0.00       1.18 f
  execute/aluOutF[5]/d (dff_203)                          0.00       1.18 f
  execute/aluOutF[5]/U3/Y (INVX1)                         0.00       1.19 r
  execute/aluOutF[5]/U4/Y (NOR2X1)                        0.01       1.19 f
  execute/aluOutF[5]/state_reg/D (DFFPOSX1)               0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[5]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: execute/jmpF/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch/fPC[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/jmpF/state_reg/CLK (DFFPOSX1)                   0.00 #     0.00 r
  execute/jmpF/state_reg/Q (DFFPOSX1)                     0.07       0.07 r
  execute/jmpF/q (dff_414)                                0.00       0.07 r
  execute/jumpOut (executeStage)                          0.00       0.07 r
  U510/Y (OR2X2)                                          0.06       0.13 r
  fetch/doBranch (fetchStage)                             0.00       0.13 r
  fetch/U13/Y (INVX4)                                     0.03       0.15 f
  fetch/U7/Y (INVX2)                                      0.04       0.20 r
  fetch/U113/Y (AOI22X1)                                  0.04       0.23 f
  fetch/U10/Y (INVX1)                                     0.02       0.25 r
  fetch/incrPC/in<1> (incr2)                              0.00       0.25 r
  fetch/incrPC/adder/A<1> (cla16Bit_1)                    0.00       0.25 r
  fetch/incrPC/adder/add1/A<1> (cla4Bit_7)                0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/A (faGP_33)              0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/U3/Y (AND2X1)            0.03       0.28 r
  fetch/incrPC/adder/add1/fas[1]/G (faGP_33)              0.00       0.28 r
  fetch/incrPC/adder/add1/carry/G<1> (carry4Bit_7)        0.00       0.28 r
  fetch/incrPC/adder/add1/carry/U15/Y (INVX1)             0.02       0.30 f
  fetch/incrPC/adder/add1/carry/U18/Y (NAND3X1)           0.03       0.33 r
  fetch/incrPC/adder/add1/carry/U7/Y (BUFX2)              0.04       0.37 r
  fetch/incrPC/adder/add1/carry/U19/Y (NAND3X1)           0.01       0.38 f
  fetch/incrPC/adder/add1/carry/U5/Y (BUFX2)              0.03       0.42 f
  fetch/incrPC/adder/add1/carry/U3/Y (AND2X2)             0.03       0.45 f
  fetch/incrPC/adder/add1/carry/U4/Y (INVX1)              0.00       0.45 r
  fetch/incrPC/adder/add1/carry/Cout<3> (carry4Bit_7)     0.00       0.45 r
  fetch/incrPC/adder/add1/U1/Y (BUFX2)                    0.03       0.48 r
  fetch/incrPC/adder/add1/carries<3> (cla4Bit_7)          0.00       0.48 r
  fetch/incrPC/adder/add2/Cin (cla4Bit_6)                 0.00       0.48 r
  fetch/incrPC/adder/add2/U1/Y (BUFX4)                    0.03       0.51 r
  fetch/incrPC/adder/add2/carry/Cin (carry4Bit_6)         0.00       0.51 r
  fetch/incrPC/adder/add2/carry/U4/Y (AND2X2)             0.03       0.55 r
  fetch/incrPC/adder/add2/carry/U5/Y (INVX1)              0.02       0.56 f
  fetch/incrPC/adder/add2/carry/U25/Y (NAND3X1)           0.03       0.59 r
  fetch/incrPC/adder/add2/carry/U3/Y (BUFX2)              0.03       0.62 r
  fetch/incrPC/adder/add2/carry/U26/Y (AND2X2)            0.04       0.66 r
  fetch/incrPC/adder/add2/carry/U27/Y (AOI21X1)           0.02       0.68 f
  fetch/incrPC/adder/add2/carry/U21/Y (INVX1)             0.01       0.70 r
  fetch/incrPC/adder/add2/carry/Cout<3> (carry4Bit_6)     0.00       0.70 r
  fetch/incrPC/adder/add2/carries<3> (cla4Bit_6)          0.00       0.70 r
  fetch/incrPC/adder/add3/Cin (cla4Bit_5)                 0.00       0.70 r
  fetch/incrPC/adder/add3/carry/Cin (carry4Bit_5)         0.00       0.70 r
  fetch/incrPC/adder/add3/carry/U26/Y (NAND3X1)           0.01       0.71 f
  fetch/incrPC/adder/add3/carry/U4/Y (BUFX2)              0.03       0.74 f
  fetch/incrPC/adder/add3/carry/U28/Y (NAND3X1)           0.03       0.77 r
  fetch/incrPC/adder/add3/carry/U3/Y (BUFX2)              0.03       0.80 r
  fetch/incrPC/adder/add3/carry/U1/Y (AND2X1)             0.03       0.83 r
  fetch/incrPC/adder/add3/carry/U9/Y (INVX1)              0.02       0.85 f
  fetch/incrPC/adder/add3/carry/U7/Y (AND2X2)             0.04       0.89 f
  fetch/incrPC/adder/add3/carry/U8/Y (INVX4)              0.02       0.91 r
  fetch/incrPC/adder/add3/carry/Cout<3> (carry4Bit_5)     0.00       0.91 r
  fetch/incrPC/adder/add3/carries<3> (cla4Bit_5)          0.00       0.91 r
  fetch/incrPC/adder/add4/Cin (cla4Bit_4)                 0.00       0.91 r
  fetch/incrPC/adder/add4/carry/Cin (carry4Bit_4)         0.00       0.91 r
  fetch/incrPC/adder/add4/carry/U14/Y (INVX1)             0.01       0.92 f
  fetch/incrPC/adder/add4/carry/U22/Y (OAI21X1)           0.04       0.96 r
  fetch/incrPC/adder/add4/carry/U15/Y (INVX2)             0.02       0.99 f
  fetch/incrPC/adder/add4/carry/U1/Y (INVX1)              0.02       1.01 r
  fetch/incrPC/adder/add4/carry/Cout<0> (carry4Bit_4)     0.00       1.01 r
  fetch/incrPC/adder/add4/fas[1]/Cin (faGP_21)            0.00       1.01 r
  fetch/incrPC/adder/add4/fas[1]/U3/YS (FAX1)             0.08       1.09 f
  fetch/incrPC/adder/add4/fas[1]/S (faGP_21)              0.00       1.09 f
  fetch/incrPC/adder/add4/S<1> (cla4Bit_4)                0.00       1.09 f
  fetch/incrPC/adder/S<13> (cla16Bit_1)                   0.00       1.09 f
  fetch/incrPC/out<13> (incr2)                            0.00       1.09 f
  fetch/U82/Y (MUX2X1)                                    0.04       1.13 r
  fetch/U3/Y (INVX1)                                      0.02       1.16 f
  fetch/fPC[13]/d (dff_409)                               0.00       1.16 f
  fetch/fPC[13]/U3/Y (INVX1)                              0.00       1.16 r
  fetch/fPC[13]/U4/Y (NOR2X1)                             0.01       1.16 f
  fetch/fPC[13]/state_reg/D (DFFPOSX1)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch/fPC[13]/state_reg/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.08       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: execute/jmpF/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch/fPC[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/jmpF/state_reg/CLK (DFFPOSX1)                   0.00 #     0.00 r
  execute/jmpF/state_reg/Q (DFFPOSX1)                     0.07       0.07 r
  execute/jmpF/q (dff_414)                                0.00       0.07 r
  execute/jumpOut (executeStage)                          0.00       0.07 r
  U510/Y (OR2X2)                                          0.06       0.13 r
  fetch/doBranch (fetchStage)                             0.00       0.13 r
  fetch/U13/Y (INVX4)                                     0.03       0.15 f
  fetch/U7/Y (INVX2)                                      0.04       0.20 r
  fetch/U113/Y (AOI22X1)                                  0.04       0.23 f
  fetch/U10/Y (INVX1)                                     0.02       0.25 r
  fetch/incrPC/in<1> (incr2)                              0.00       0.25 r
  fetch/incrPC/adder/A<1> (cla16Bit_1)                    0.00       0.25 r
  fetch/incrPC/adder/add1/A<1> (cla4Bit_7)                0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/A (faGP_33)              0.00       0.25 r
  fetch/incrPC/adder/add1/fas[1]/U3/Y (AND2X1)            0.03       0.28 r
  fetch/incrPC/adder/add1/fas[1]/G (faGP_33)              0.00       0.28 r
  fetch/incrPC/adder/add1/carry/G<1> (carry4Bit_7)        0.00       0.28 r
  fetch/incrPC/adder/add1/carry/U15/Y (INVX1)             0.02       0.30 f
  fetch/incrPC/adder/add1/carry/U18/Y (NAND3X1)           0.03       0.33 r
  fetch/incrPC/adder/add1/carry/U7/Y (BUFX2)              0.04       0.37 r
  fetch/incrPC/adder/add1/carry/U19/Y (NAND3X1)           0.01       0.38 f
  fetch/incrPC/adder/add1/carry/U5/Y (BUFX2)              0.03       0.42 f
  fetch/incrPC/adder/add1/carry/U3/Y (AND2X2)             0.03       0.45 f
  fetch/incrPC/adder/add1/carry/U4/Y (INVX1)              0.00       0.45 r
  fetch/incrPC/adder/add1/carry/Cout<3> (carry4Bit_7)     0.00       0.45 r
  fetch/incrPC/adder/add1/U1/Y (BUFX2)                    0.03       0.48 r
  fetch/incrPC/adder/add1/carries<3> (cla4Bit_7)          0.00       0.48 r
  fetch/incrPC/adder/add2/Cin (cla4Bit_6)                 0.00       0.48 r
  fetch/incrPC/adder/add2/U1/Y (BUFX4)                    0.03       0.51 r
  fetch/incrPC/adder/add2/carry/Cin (carry4Bit_6)         0.00       0.51 r
  fetch/incrPC/adder/add2/carry/U4/Y (AND2X2)             0.03       0.55 r
  fetch/incrPC/adder/add2/carry/U5/Y (INVX1)              0.02       0.56 f
  fetch/incrPC/adder/add2/carry/U25/Y (NAND3X1)           0.03       0.59 r
  fetch/incrPC/adder/add2/carry/U3/Y (BUFX2)              0.03       0.62 r
  fetch/incrPC/adder/add2/carry/U26/Y (AND2X2)            0.04       0.66 r
  fetch/incrPC/adder/add2/carry/U27/Y (AOI21X1)           0.02       0.68 f
  fetch/incrPC/adder/add2/carry/U21/Y (INVX1)             0.01       0.70 r
  fetch/incrPC/adder/add2/carry/Cout<3> (carry4Bit_6)     0.00       0.70 r
  fetch/incrPC/adder/add2/carries<3> (cla4Bit_6)          0.00       0.70 r
  fetch/incrPC/adder/add3/Cin (cla4Bit_5)                 0.00       0.70 r
  fetch/incrPC/adder/add3/carry/Cin (carry4Bit_5)         0.00       0.70 r
  fetch/incrPC/adder/add3/carry/U26/Y (NAND3X1)           0.01       0.71 f
  fetch/incrPC/adder/add3/carry/U4/Y (BUFX2)              0.03       0.74 f
  fetch/incrPC/adder/add3/carry/U28/Y (NAND3X1)           0.03       0.77 r
  fetch/incrPC/adder/add3/carry/U3/Y (BUFX2)              0.03       0.80 r
  fetch/incrPC/adder/add3/carry/U1/Y (AND2X1)             0.03       0.83 r
  fetch/incrPC/adder/add3/carry/U9/Y (INVX1)              0.02       0.85 f
  fetch/incrPC/adder/add3/carry/U7/Y (AND2X2)             0.04       0.89 f
  fetch/incrPC/adder/add3/carry/U8/Y (INVX4)              0.02       0.91 r
  fetch/incrPC/adder/add3/carry/Cout<3> (carry4Bit_5)     0.00       0.91 r
  fetch/incrPC/adder/add3/carries<3> (cla4Bit_5)          0.00       0.91 r
  fetch/incrPC/adder/add4/Cin (cla4Bit_4)                 0.00       0.91 r
  fetch/incrPC/adder/add4/carry/Cin (carry4Bit_4)         0.00       0.91 r
  fetch/incrPC/adder/add4/carry/U14/Y (INVX1)             0.01       0.92 f
  fetch/incrPC/adder/add4/carry/U22/Y (OAI21X1)           0.04       0.96 r
  fetch/incrPC/adder/add4/carry/U15/Y (INVX2)             0.02       0.99 f
  fetch/incrPC/adder/add4/carry/U23/Y (OAI21X1)           0.05       1.04 r
  fetch/incrPC/adder/add4/carry/Cout<1> (carry4Bit_4)     0.00       1.04 r
  fetch/incrPC/adder/add4/fas[2]/Cin (faGP_22)            0.00       1.04 r
  fetch/incrPC/adder/add4/fas[2]/U1/Y (XNOR2X1)           0.03       1.07 f
  fetch/incrPC/adder/add4/fas[2]/S (faGP_22)              0.00       1.07 f
  fetch/incrPC/adder/add4/S<2> (cla4Bit_4)                0.00       1.07 f
  fetch/incrPC/adder/S<14> (cla16Bit_1)                   0.00       1.07 f
  fetch/incrPC/out<14> (incr2)                            0.00       1.07 f
  fetch/U79/Y (MUX2X1)                                    0.05       1.12 r
  fetch/U80/Y (INVX2)                                     0.02       1.15 f
  fetch/fPC[14]/d (dff_410)                               0.00       1.15 f
  fetch/fPC[14]/U3/Y (INVX1)                              0.00       1.15 r
  fetch/fPC[14]/U4/Y (NOR2X1)                             0.01       1.16 f
  fetch/fPC[14]/state_reg/D (DFFPOSX1)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch/fPC[14]/state_reg/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.08       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U58/Y (INVX1)                 0.00       0.54 r
  execute/alua/shift/shift1/U74/Y (INVX1)                 0.02       0.56 f
  execute/alua/shift/shift1/U53/Y (AND2X2)                0.04       0.60 f
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.05       0.64 f
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.64 f
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.64 f
  execute/alua/shift/shift2/U16/Y (INVX1)                 0.00       0.64 r
  execute/alua/shift/shift2/U26/Y (INVX1)                 0.02       0.65 f
  execute/alua/shift/shift2/U54/Y (AND2X2)                0.04       0.69 f
  execute/alua/shift/shift2/U28/Y (NOR3X1)                0.04       0.73 r
  execute/alua/shift/shift2/U23/Y (AND2X2)                0.03       0.77 r
  execute/alua/shift/shift2/U83/Y (AOI21X1)               0.01       0.78 f
  execute/alua/shift/shift2/out<15> (shift2Bit)           0.00       0.78 f
  execute/alua/shift/shift4/dataIn<15> (shift4Bit)        0.00       0.78 f
  execute/alua/shift/shift4/U54/Y (BUFX2)                 0.04       0.81 f
  execute/alua/shift/shift4/U52/Y (AND2X2)                0.03       0.85 f
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.89 f
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.04       0.93 r
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.03       0.96 f
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.96 f
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.96 f
  execute/alua/shift/shift8/U72/Y (BUFX2)                 0.03       0.99 f
  execute/alua/shift/shift8/U83/Y (AND2X2)                0.04       1.03 f
  execute/alua/shift/shift8/U110/Y (MUX2X1)               0.03       1.06 r
  execute/alua/shift/shift8/U54/Y (INVX1)                 0.02       1.08 f
  execute/alua/shift/shift8/out<7> (shift8Bit)            0.00       1.08 f
  execute/alua/shift/Out<7> (shifter)                     0.00       1.08 f
  execute/alua/U197/Y (AND2X2)                            0.04       1.12 f
  execute/alua/U195/Y (OR2X2)                             0.04       1.16 f
  execute/alua/U196/Y (INVX1)                             0.00       1.16 r
  execute/alua/U426/Y (NAND3X1)                           0.01       1.17 f
  execute/alua/Out<7> (alu)                               0.00       1.17 f
  execute/aluOutF[7]/d (dff_205)                          0.00       1.17 f
  execute/aluOutF[7]/U3/Y (INVX1)                         0.00       1.17 r
  execute/aluOutF[7]/U4/Y (NOR2X1)                        0.01       1.18 f
  execute/aluOutF[7]/state_reg/D (DFFPOSX1)               0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[7]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: execute/regWrtSrcF[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: execute/aluOutF[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  execute/regWrtSrcF[1]/state_reg/CLK (DFFPOSX1)          0.00 #     0.00 r
  execute/regWrtSrcF[1]/state_reg/Q (DFFPOSX1)            0.11       0.11 f
  execute/regWrtSrcF[1]/q (dff_298)                       0.00       0.11 f
  execute/regWrtSrcOut<1> (executeStage)                  0.00       0.11 f
  memory/regWrtSrc<1> (memoryStage)                       0.00       0.11 f
  memory/U35/Y (INVX1)                                    0.01       0.11 r
  memory/U34/Y (AND2X2)                                   0.04       0.15 r
  memory/U154/Y (AND2X2)                                  0.03       0.18 r
  memory/U52/Y (OR2X2)                                    0.04       0.22 r
  memory/U53/Y (INVX1)                                    0.01       0.24 f
  memory/U108/Y (AND2X2)                                  0.03       0.27 f
  memory/U107/Y (INVX1)                                   0.01       0.28 r
  memory/fwdData<0> (memoryStage)                         0.00       0.28 r
  U257/Y (AND2X2)                                         0.03       0.31 r
  U258/Y (INVX1)                                          0.02       0.32 f
  U415/Y (NAND3X1)                                        0.03       0.35 r
  execute/reg2Data<0> (executeStage)                      0.00       0.35 r
  execute/U36/Y (BUFX2)                                   0.04       0.39 r
  execute/U32/Y (OR2X2)                                   0.04       0.43 r
  execute/U15/Y (AND2X2)                                  0.04       0.46 r
  execute/alua/B<0> (alu)                                 0.00       0.46 r
  execute/alua/U24/Y (XOR2X1)                             0.04       0.51 r
  execute/alua/shift/Cnt<0> (shifter)                     0.00       0.51 r
  execute/alua/shift/shift1/en (shift1Bit)                0.00       0.51 r
  execute/alua/shift/shift1/U18/Y (INVX1)                 0.03       0.54 f
  execute/alua/shift/shift1/U58/Y (INVX1)                 0.00       0.54 r
  execute/alua/shift/shift1/U74/Y (INVX1)                 0.02       0.56 f
  execute/alua/shift/shift1/U53/Y (AND2X2)                0.04       0.60 f
  execute/alua/shift/shift1/U12/Y (OR2X2)                 0.05       0.64 f
  execute/alua/shift/shift1/out<1> (shift1Bit)            0.00       0.64 f
  execute/alua/shift/shift2/dataIn<1> (shift2Bit)         0.00       0.64 f
  execute/alua/shift/shift2/U16/Y (INVX1)                 0.00       0.64 r
  execute/alua/shift/shift2/U26/Y (INVX1)                 0.02       0.65 f
  execute/alua/shift/shift2/U54/Y (AND2X2)                0.04       0.69 f
  execute/alua/shift/shift2/U28/Y (NOR3X1)                0.04       0.73 r
  execute/alua/shift/shift2/U23/Y (AND2X2)                0.03       0.77 r
  execute/alua/shift/shift2/U83/Y (AOI21X1)               0.01       0.78 f
  execute/alua/shift/shift2/out<15> (shift2Bit)           0.00       0.78 f
  execute/alua/shift/shift4/dataIn<15> (shift4Bit)        0.00       0.78 f
  execute/alua/shift/shift4/U54/Y (BUFX2)                 0.04       0.81 f
  execute/alua/shift/shift4/U52/Y (AND2X2)                0.03       0.85 f
  execute/alua/shift/shift4/U14/Y (OR2X2)                 0.04       0.89 f
  execute/alua/shift/shift4/U70/Y (OAI21X1)               0.04       0.93 r
  execute/alua/shift/shift4/U71/Y (INVX1)                 0.03       0.96 f
  execute/alua/shift/shift4/out<15> (shift4Bit)           0.00       0.96 f
  execute/alua/shift/shift8/dataIn<15> (shift8Bit)        0.00       0.96 f
  execute/alua/shift/shift8/U38/Y (AND2X2)                0.04       1.00 f
  execute/alua/shift/shift8/U39/Y (INVX1)                 0.00       1.00 r
  execute/alua/shift/shift8/U35/Y (AND2X2)                0.03       1.03 r
  execute/alua/shift/shift8/U16/Y (AND2X2)                0.03       1.06 r
  execute/alua/shift/shift8/U62/Y (AOI21X1)               0.01       1.07 f
  execute/alua/shift/shift8/out<13> (shift8Bit)           0.00       1.07 f
  execute/alua/shift/Out<13> (shifter)                    0.00       1.07 f
  execute/alua/U125/Y (BUFX2)                             0.04       1.11 f
  execute/alua/U155/Y (INVX1)                             0.00       1.11 r
  execute/alua/U156/Y (INVX1)                             0.01       1.12 f
  execute/alua/U15/Y (AND2X1)                             0.03       1.15 f
  execute/alua/U169/Y (INVX1)                             0.00       1.15 r
  execute/alua/U435/Y (NAND3X1)                           0.01       1.16 f
  execute/alua/Out<13> (alu)                              0.00       1.16 f
  execute/aluOutF[13]/d (dff_211)                         0.00       1.16 f
  execute/aluOutF[13]/U3/Y (INVX1)                        0.00       1.17 r
  execute/aluOutF[13]/U4/Y (NOR2X1)                       0.01       1.17 f
  execute/aluOutF[13]/state_reg/D (DFFPOSX1)              0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  execute/aluOutF[13]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


1
