#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov  9 21:57:22 2024
# Process ID: 52616
# Current directory: H:/FPGA_basicproject/mig/project/mig_7series_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17688 H:\FPGA_basicproject\mig\project\mig_7series_0_ex\mig_7series_0_ex.xpr
# Log file: H:/FPGA_basicproject/mig/project/mig_7series_0_ex/vivado.log
# Journal file: H:/FPGA_basicproject/mig/project/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA_basicproject/mig/project/mig_7series_0_ex/mig_7series_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mig_7series_0' generated file not found 'c:/Users/31624/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-24436-DESKTOP-DQRH7QF/coregen/mig_7series_0/mig_7series_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig_7series_0' generated file not found 'c:/Users/31624/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-24436-DESKTOP-DQRH7QF/coregen/mig_7series_0/mig_7series_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig_7series_0' generated file not found 'c:/Users/31624/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-24436-DESKTOP-DQRH7QF/coregen/mig_7series_0/mig_7series_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig_7series_0' generated file not found 'c:/Users/31624/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-24436-DESKTOP-DQRH7QF/coregen/mig_7series_0/mig_7series_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig_7series_0' generated file not found 'c:/Users/31624/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-24436-DESKTOP-DQRH7QF/coregen/mig_7series_0/mig_7series_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 917.719 ; gain = 182.816
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 22:20:27 2024...
