{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604708131715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604708131717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 21:15:31 2020 " "Processing started: Fri Nov 06 21:15:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604708131717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708131717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c ProcessadorMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c ProcessadorMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708131717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604708135319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/processadormips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/processadormips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorMIPS-arch_name " "Found design unit 1: ProcessadorMIPS-arch_name" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorMIPS " "Found entity 1: ProcessadorMIPS" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152428 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ROMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "MIPS/somaConstante.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152452 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "MIPS/somaConstante.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "MIPS/registradorGenerico.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152474 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "MIPS/registradorGenerico.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/bancoRegistradoresArqRegReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152495 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/bancoRegistradoresArqRegReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "MIPS/ULA.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "MIPS/ULA.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152521 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152541 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152562 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152588 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc_ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152617 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatena.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatena-comportamento " "Found design unit 1: concatena-comportamento" {  } { { "concatena.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/concatena.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152639 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatena " "Found entity 1: concatena" {  } { { "concatena.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/concatena.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604708152639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708152639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorMIPS " "Elaborating entity \"ProcessadorMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604708152807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we ProcessadorMIPS.vhd(29) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(29): used implicit default value for signal \"we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152816 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "re ProcessadorMIPS.vhd(29) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(29): used implicit default value for signal \"re\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152816 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estendido_shift ProcessadorMIPS.vhd(31) " "Verilog HDL or VHDL warning at ProcessadorMIPS.vhd(31): object \"estendido_shift\" assigned a value but never read" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604708152817 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_mux_beq ProcessadorMIPS.vhd(34) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(34): used implicit default value for signal \"saida_mux_beq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152818 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_mux_j ProcessadorMIPS.vhd(34) " "Verilog HDL or VHDL warning at ProcessadorMIPS.vhd(34): object \"saida_mux_j\" assigned a value but never read" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604708152818 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_z ProcessadorMIPS.vhd(35) " "Verilog HDL or VHDL warning at ProcessadorMIPS.vhd(35): object \"flag_z\" assigned a value but never read" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604708152819 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selMux_pc ProcessadorMIPS.vhd(35) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(35): used implicit default value for signal \"selMux_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152819 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selMux_rt_imediato ProcessadorMIPS.vhd(35) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(35): used implicit default value for signal \"selMux_rt_imediato\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152819 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_ULA_mem ProcessadorMIPS.vhd(35) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(35): used implicit default value for signal \"sel_ULA_mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152819 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_beq_jmp ProcessadorMIPS.vhd(35) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(35): used implicit default value for signal \"sel_beq_jmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152819 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_rt_rd ProcessadorMIPS.vhd(35) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(35): used implicit default value for signal \"sel_rt_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152820 "|ProcessadorMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:PC_Soma_Constante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:PC_Soma_Constante\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_Soma_Constante" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708152905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC_entity " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC_entity\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_entity" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708152931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "ROM" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708152970 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(19) " "VHDL Signal Declaration warning at ROMMIPS.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ROMMIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708152994 "|ProcessadorMIPS|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg bancoRegistradoresArqRegReg:bancoRegs " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"bancoRegistradoresArqRegReg:bancoRegs\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "bancoRegs" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708152994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "ULA" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "UC" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153048 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadeControle.vhd(45) " "VHDL warning at UnidadeControle.vhd(45): comparison between unequal length operands always returns FALSE" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/UnidadeControle.vhd" 45 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708153048 "|ProcessadorMIPS|UnidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_rt_imediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_rt_imediato\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "mux_rt_imediato" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_rt_rd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_rt_rd\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "mux_rt_rd" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:PC_Soma_imediato " "Elaborating entity \"somador\" for hierarchy \"somador:PC_Soma_imediato\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_Soma_imediato" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "RAM" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estende_sinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estende_sinal\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "estende_sinal" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatena concatena:concatena " "Elaborating entity \"concatena\" for hierarchy \"concatena:concatena\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "concatena" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708153259 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604708154038 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradoresArqRegReg:bancoRegs\|registrador " "RAM logic \"bancoRegistradoresArqRegReg:bancoRegs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "registrador" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/bancoRegistradoresArqRegReg.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604708154038 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "MIPS/ROMMIPS.vhd" "memROM" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ROMMIPS.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604708154038 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604708154038 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 2 C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/ROMcontent.mif " "Memory depth (64) in the design file differs from memory depth (2) in the Memory Initialization File \"C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/ROMcontent.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1604708154058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[0\] GND " "Pin \"ULA_saida\[0\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[1\] GND " "Pin \"ULA_saida\[1\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[2\] GND " "Pin \"ULA_saida\[2\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[3\] GND " "Pin \"ULA_saida\[3\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[4\] GND " "Pin \"ULA_saida\[4\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[5\] GND " "Pin \"ULA_saida\[5\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[6\] GND " "Pin \"ULA_saida\[6\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[7\] GND " "Pin \"ULA_saida\[7\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[8\] GND " "Pin \"ULA_saida\[8\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[9\] GND " "Pin \"ULA_saida\[9\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[10\] GND " "Pin \"ULA_saida\[10\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[11\] GND " "Pin \"ULA_saida\[11\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[12\] GND " "Pin \"ULA_saida\[12\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[13\] GND " "Pin \"ULA_saida\[13\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[14\] GND " "Pin \"ULA_saida\[14\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[15\] GND " "Pin \"ULA_saida\[15\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[16\] GND " "Pin \"ULA_saida\[16\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[17\] GND " "Pin \"ULA_saida\[17\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[18\] GND " "Pin \"ULA_saida\[18\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[19\] GND " "Pin \"ULA_saida\[19\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[20\] GND " "Pin \"ULA_saida\[20\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[21\] GND " "Pin \"ULA_saida\[21\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[22\] GND " "Pin \"ULA_saida\[22\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[23\] GND " "Pin \"ULA_saida\[23\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[24\] GND " "Pin \"ULA_saida\[24\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[25\] GND " "Pin \"ULA_saida\[25\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[26\] GND " "Pin \"ULA_saida\[26\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[27\] GND " "Pin \"ULA_saida\[27\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[28\] GND " "Pin \"ULA_saida\[28\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[29\] GND " "Pin \"ULA_saida\[29\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[30\] GND " "Pin \"ULA_saida\[30\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_saida\[31\] GND " "Pin \"ULA_saida\[31\]\" is stuck at GND" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604708154651 "|ProcessadorMIPS|ULA_saida[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604708154651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1022 " "1022 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604708154742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604708155572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604708155572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604708155984 "|ProcessadorMIPS|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604708155984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604708155985 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604708155985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604708155985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604708156062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 21:15:56 2020 " "Processing ended: Fri Nov 06 21:15:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604708156062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604708156062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604708156062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604708156062 ""}
