strict digraph "" {
	node [label="\N"];
	"18:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb9335b0d0>",
		fillcolor=turquoise,
		label="18:BL
gnt1 = req1 & ~req2;
gnt2 = req2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb9335e250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb9335ef50>]",
		style=filled,
		typ=Block];
	"Leaf_16:AL"	 [def_var="['gnt2', 'gnt1']",
		label="Leaf_16:AL"];
	"18:BL" -> "Leaf_16:AL"	 [cond="[]",
		lineno=None];
	"17:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdb93a65cd0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:BL"	 [cond="['state']",
		label=state,
		lineno=17];
	"23:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb9335b150>",
		fillcolor=turquoise,
		label="23:BL
gnt1 = req1;
gnt2 = req2 & ~req1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb9335b190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb9335b2d0>]",
		style=filled,
		typ=Block];
	"17:IF" -> "23:BL"	 [cond="['state']",
		label="!(state)",
		lineno=17];
	"16:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fdb9335b550>",
		clk_sens=False,
		fillcolor=gold,
		label="16:AL",
		sens="['req1', 'req2']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['state', 'req1', 'req2']"];
	"16:AL" -> "17:IF"	 [cond="[]",
		lineno=None];
	"23:BL" -> "Leaf_16:AL"	 [cond="[]",
		lineno=None];
}
