{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 09:16:32 2006 " "Info: Processing started: Fri Dec 08 09:16:32 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c t51_elektor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c t51_elektor" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/altpll48.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/altpll48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll48-SYN " "Info: Found design unit 1: altpll48-SYN" {  } { { "../rtl/FPGA/altpll48.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/altpll48.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 altpll48 " "Info: Found entity 1: altpll48" {  } { { "../rtl/FPGA/altpll48.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/altpll48.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/rom_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/rom_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cyclone-SYN " "Info: Found design unit 1: rom_cyclone-SYN" {  } { { "../rtl/FPGA/rom_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/rom_cyclone.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 rom_cyclone " "Info: Found entity 1: rom_cyclone" {  } { { "../rtl/FPGA/rom_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/rom_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/xram_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/xram_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xram_cyclone-SYN " "Info: Found design unit 1: xram_cyclone-SYN" {  } { { "../rtl/FPGA/xram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/xram_cyclone.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 xram_cyclone " "Info: Found entity 1: xram_cyclone" {  } { { "../rtl/FPGA/xram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/xram_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 PS2Keyboard " "Info: Found entity 1: PS2Keyboard" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Keyboard-rtl " "Info: Found design unit 1: PS2Keyboard-rtl" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/InputSync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/InputSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputSync-rtl " "Info: Found design unit 1: InputSync-rtl" {  } { { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/InputSync.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 InputSync " "Info: Found entity 1: InputSync" {  } { { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/InputSync.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file ../rtl/T51_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Pack " "Info: Found design unit 1: T51_Pack" {  } { { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T51_Pack-body " "Info: Found design unit 2: T51_Pack-body" {  } { { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Pack.vhd" 407 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_UART.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_UART-rtl " "Info: Found design unit 1: T51_UART-rtl" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 81 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_UART " "Info: Found entity 1: T51_UART" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_ALU-rtl " "Info: Found design unit 1: T51_ALU-rtl" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_ALU " "Info: Found entity 1: T51_ALU" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Glue.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Glue-rtl " "Info: Found design unit 1: T51_Glue-rtl" {  } { { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Glue.vhd" 131 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_Glue " "Info: Found entity 1: T51_Glue" {  } { { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Glue.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_MD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_MD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_MD-rtl " "Info: Found design unit 1: T51_MD-rtl" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_MD.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_MD " "Info: Found entity 1: T51_MD" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_MD.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Port-rtl " "Info: Found design unit 1: T51_Port-rtl" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_Port " "Info: Found entity 1: T51_Port" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM-rtl " "Info: Found design unit 1: T51_RAM-rtl" {  } { { "../rtl/T51_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_RAM.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM " "Info: Found entity 1: T51_RAM" {  } { { "../rtl/T51_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_RAM.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_TC01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC01-rtl " "Info: Found design unit 1: T51_TC01-rtl" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC01 " "Info: Found entity 1: T51_TC01" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_TC2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC2-rtl " "Info: Found design unit 1: T51_TC2-rtl" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC2.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC2 " "Info: Found entity 1: T51_TC2" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC2.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/iram_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/iram_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_cyclone-SYN " "Info: Found design unit 1: iram_cyclone-SYN" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 iram_cyclone " "Info: Found entity 1: iram_cyclone" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T51_RAM_altera.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T51_RAM_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM_Altera-rtl " "Info: Found design unit 1: T51_RAM_Altera-rtl" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM_Altera " "Info: Found entity 1: T51_RAM_Altera" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51-rtl " "Info: Found design unit 1: T51-rtl" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51 " "Info: Found entity 1: T51" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/sevenseg_if.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/sevenseg_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_if-RTL " "Info: Found design unit 1: sevenseg_if-RTL" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_if " "Info: Found entity 1: sevenseg_if" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T8052.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8052-rtl " "Info: Found design unit 1: T8052-rtl" {  } { { "../rtl/FPGA/T8052.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T8052 " "Info: Found entity 1: T8052" {  } { { "../rtl/FPGA/T8052.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/wishBoneBus_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/wishBoneBus_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbConstants_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbConstants_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbHostControl_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbHostControl_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbHostSlave_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbHostSlave_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbSerialInterfaceEngine_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbSerialInterfaceEngine_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/include/usbSlaveControl_h.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/unitUSB/src/include/usbSlaveControl_h.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/USBSlaveControlBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/USBSlaveControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBSlaveControlBI " "Info: Found entity 1: USBSlaveControlBI" {  } { { "../rtl/unitUSB/src/slaveController/USBSlaveControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/USBSlaveControlBI.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/endpMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/endpMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 endpMux " "Info: Found entity 1: endpMux" {  } { { "../rtl/unitUSB/src/slaveController/endpMux.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/endpMux.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/fifoMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/fifoMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoMux " "Info: Found entity 1: fifoMux" {  } { { "../rtl/unitUSB/src/slaveController/fifoMux.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/fifoMux.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/sctxportarbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/sctxportarbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCTxPortArbiter " "Info: Found entity 1: SCTxPortArbiter" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slavecontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slavecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slavecontroller " "Info: Found entity 1: slavecontroller" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveDirectControl " "Info: Found entity 1: slaveDirectControl" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveGetpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveGetpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveGetPacket " "Info: Found entity 1: slaveGetPacket" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveRxStatusMonitor " "Info: Found entity 1: slaveRxStatusMonitor" {  } { { "../rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveRxStatusMonitor.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/slaveSendpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/slaveSendpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveSendPacket " "Info: Found entity 1: slaveSendPacket" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/slaveController/usbSlaveControl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/slaveController/usbSlaveControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSlaveControl " "Info: Found entity 1: usbSlaveControl" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeUSBWireData " "Info: Found entity 1: writeUSBWireData" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lineControlUpdate " "Info: Found entity 1: lineControlUpdate" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/lineControlUpdate.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxBit " "Info: Found entity 1: processRxBit" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxByte " "Info: Found entity 1: processRxByte" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processTxByte " "Info: Found entity 1: processTxByte" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 readUSBWireData " "Info: Found entity 1: readUSBWireData" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIEReceiver " "Info: Found entity 1: SIEReceiver" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIETransmitter " "Info: Found entity 1: SIETransmitter" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC5 " "Info: Found entity 1: updateCRC5" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC16 " "Info: Found entity 1: updateCRC16" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC16.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSerialInterfaceEngine " "Info: Found entity 1: usbSerialInterfaceEngine" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBTxWireArbiter " "Info: Found entity 1: USBTxWireArbiter" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMuxBI " "Info: Found entity 1: hostSlaveMuxBI" {  } { { "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostSlaveMux/hostSlaveMuxBI.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMux " "Info: Found entity 1: hostSlaveMux" {  } { { "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/USBHostControlBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/USBHostControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBHostControlBI " "Info: Found entity 1: USBHostControlBI" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 97 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/directcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/directcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 directControl " "Info: Found entity 1: directControl" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/getpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/getpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPacket " "Info: Found entity 1: getPacket" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hctxportarbiter.v(156) " "Warning (10268): Verilog HDL information at hctxportarbiter.v(156): Always Construct contains both blocking and non-blocking assignments" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/hctxportarbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/hctxportarbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HCTxPortArbiter " "Info: Found entity 1: HCTxPortArbiter" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/hostcontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/hostcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostcontroller " "Info: Found entity 1: hostcontroller" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/rxStatusMonitor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/rxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxStatusMonitor " "Info: Found entity 1: rxStatusMonitor" {  } { { "../rtl/unitUSB/src/hostController/rxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/rxStatusMonitor.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/sendpacket.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/sendpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacket " "Info: Found entity 1: sendPacket" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/sendpacketarbiter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/sendpacketarbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketArbiter " "Info: Found entity 1: sendPacketArbiter" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketCheckPreamble " "Info: Found entity 1: sendPacketCheckPreamble" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/sofcontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/sofcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFController " "Info: Found entity 1: SOFController" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/softransmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/softransmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFTransmit " "Info: Found entity 1: SOFTransmit" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/speedCtrlMux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/speedCtrlMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedCtrlMux " "Info: Found entity 1: speedCtrlMux" {  } { { "../rtl/unitUSB/src/hostController/speedCtrlMux.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/speedCtrlMux.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/hostController/usbHostControl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/hostController/usbHostControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbHostControl " "Info: Found entity 1: usbHostControl" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/busInterface/wishBoneBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/busInterface/wishBoneBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishBoneBI " "Info: Found entity 1: wishBoneBI" {  } { { "../rtl/unitUSB/src/busInterface/wishBoneBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/busInterface/wishBoneBI.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/buffers/TxFifoBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/buffers/TxFifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxfifoBI " "Info: Found entity 1: TxfifoBI" {  } { { "../rtl/unitUSB/src/buffers/TxFifoBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/TxFifoBI.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/buffers/dpMem_dc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/buffers/dpMem_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpMem_dc " "Info: Found entity 1: dpMem_dc" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/buffers/fifoRTL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/buffers/fifoRTL.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoRTL " "Info: Found entity 1: fifoRTL" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/buffers/RxFifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/buffers/RxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxFifo " "Info: Found entity 1: RxFifo" {  } { { "../rtl/unitUSB/src/buffers/RxFifo.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/RxFifo.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/buffers/RxFifoBI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/buffers/RxFifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxfifoBI " "Info: Found entity 1: RxfifoBI" {  } { { "../rtl/unitUSB/src/buffers/RxFifoBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/RxFifoBI.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/buffers/TxFifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/buffers/TxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxFifo " "Info: Found entity 1: TxFifo" {  } { { "../rtl/unitUSB/src/buffers/TxFifo.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/TxFifo.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/wrapper/usbHostSlave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitUSB/src/wrapper/usbHostSlave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbHostSlave " "Info: Found entity 1: usbHostSlave" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitUSB/src/USB.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/unitUSB/src/USB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB-rtl " "Info: Found design unit 1: USB-rtl" {  } { { "../rtl/unitUSB/src/USB.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/USB.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 USB " "Info: Found entity 1: USB" {  } { { "../rtl/unitUSB/src/USB.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/USB.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T8052_Toplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052_Toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8052_Toplevel-RTL " "Info: Found design unit 1: T8052_Toplevel-RTL" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T8052_Toplevel " "Info: Found entity 1: T8052_Toplevel" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "T8052_Toplevel " "Info: Elaborating entity \"T8052_Toplevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "WB_CYC_s T8052_Toplevel.vhd(107) " "Warning (10036): Verilog HDL or VHDL warning at T8052_Toplevel.vhd(107): object \"WB_CYC_s\" assigned a value but never read" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll48 altpll48:\\use_dll:dll " "Info: Elaborating entity \"altpll48\" for hierarchy \"altpll48:\\use_dll:dll\"" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "\\use_dll:dll" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 122 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 365 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll48:\\use_dll:dll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll48:\\use_dll:dll\|altpll:altpll_component\"" {  } { { "../rtl/FPGA/altpll48.vhd" "altpll_component" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/altpll48.vhd" 133 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll48:\\use_dll:dll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll48:\\use_dll:dll\|altpll:altpll_component\"" {  } { { "../rtl/FPGA/altpll48.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/altpll48.vhd" 133 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T8052 T8052:u0 " "Info: Elaborating entity \"T8052\" for hierarchy \"T8052:u0\"" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "u0" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 137 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "RAM_Cycle T8052.vhd(253) " "Warning (10036): Verilog HDL or VHDL warning at T8052.vhd(253): object \"RAM_Cycle\" assigned a value but never read" {  } { { "../rtl/FPGA/T8052.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cyclone T8052:u0\|rom_cyclone:Altera_rom " "Info: Elaborating entity \"rom_cyclone\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\"" {  } { { "../rtl/FPGA/T8052.vhd" "Altera_rom" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 307 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 426 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/FPGA/rom_cyclone.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/rom_cyclone.vhd" 88 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/FPGA/rom_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/rom_cyclone.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ngk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngk1 " "Info: Found entity 1: altsyncram_ngk1" {  } { { "db/altsyncram_ngk1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ngk1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngk1 T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated " "Info: Elaborating entity \"altsyncram_ngk1\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unn2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_unn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unn2 " "Info: Found entity 1: altsyncram_unn2" {  } { { "db/altsyncram_unn2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unn2 T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1 " "Info: Elaborating entity \"altsyncram_unn2\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\"" {  } { { "db/altsyncram_ngk1.tdf" "altsyncram1" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ngk1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 3984 " "Warning: Memory depth value (8192) in design file differs from memory depth value (3984) in Memory Initialization File -- setting initial value for remaining addresses to 0" {  } { { "db/altsyncram_unn2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 62 2 0 } }  } 0 0 "Memory depth value (%1!d!) in design file differs from memory depth value (%2!d!) in Memory Initialization File -- setting initial value for remaining addresses to 0" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fga.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_fga.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fga " "Info: Found entity 1: decode_fga" {  } { { "db/decode_fga.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/decode_fga.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fga T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|decode_fga:decode4 " "Info: Elaborating entity \"decode_fga\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|decode_fga:decode4\"" {  } { { "db/altsyncram_unn2.tdf" "decode4" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fga T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|decode_fga:decode_a " "Info: Elaborating entity \"decode_fga\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|decode_fga:decode_a\"" {  } { { "db/altsyncram_unn2.tdf" "decode_a" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vab " "Info: Found entity 1: mux_vab" {  } { { "db/mux_vab.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/mux_vab.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vab T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|mux_vab:mux6 " "Info: Elaborating entity \"mux_vab\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|altsyncram_unn2:altsyncram1\|mux_vab:mux6\"" {  } { { "db/altsyncram_unn2.tdf" "mux6" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_unn2.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mod_ram_rom_pack " "Info: Found design unit 1: sld_mod_ram_rom_pack" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_mod_ram_rom-rtl " "Info: Found design unit 2: sld_mod_ram_rom-rtl" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mod_ram_rom " "Info: Found entity 1: sld_mod_ram_rom" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ngk1.tdf" "mgl_prim2" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ngk1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ngk1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ngk1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 635 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\", which is child of megafunction instantiation \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 635 -1 0 } } { "db/altsyncram_ngk1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ngk1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"T8052:u0\|rom_cyclone:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_ngk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Info: Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Info: Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Info: Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "db/altsyncram_ngk1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ngk1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xram_cyclone T8052:u0\|xram_cyclone:Altera_ram " "Info: Elaborating entity \"xram_cyclone\" for hierarchy \"T8052:u0\|xram_cyclone:Altera_ram\"" {  } { { "../rtl/FPGA/T8052.vhd" "Altera_ram" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 316 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\"" {  } { { "../rtl/FPGA/xram_cyclone.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/xram_cyclone.vhd" 87 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\"" {  } { { "../rtl/FPGA/xram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/xram_cyclone.vhd" 87 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ulh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulh1 " "Info: Found entity 1: altsyncram_ulh1" {  } { { "db/altsyncram_ulh1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ulh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulh1 T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated " "Info: Elaborating entity \"altsyncram_ulh1\" for hierarchy \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppk2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ppk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppk2 " "Info: Found entity 1: altsyncram_ppk2" {  } { { "db/altsyncram_ppk2.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ppk2.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppk2 T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|altsyncram_ppk2:altsyncram1 " "Info: Elaborating entity \"altsyncram_ppk2\" for hierarchy \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|altsyncram_ppk2:altsyncram1\"" {  } { { "db/altsyncram_ulh1.tdf" "altsyncram1" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ulh1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ulh1.tdf" "mgl_prim2" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ulh1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"T8052:u0\|xram_cyclone:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ulh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ulh1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_ulh1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51 T8052:u0\|T51:core51 " "Info: Elaborating entity \"T51\" for hierarchy \"T8052:u0\|T51:core51\"" {  } { { "../rtl/FPGA/T8052.vhd" "core51" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 333 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "Do_ACC_Wr T51.vhd(201) " "Warning (10036): Verilog HDL or VHDL warning at T51.vhd(201): object \"Do_ACC_Wr\" assigned a value but never read" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_ALU T8052:u0\|T51:core51\|T51_ALU:alu " "Info: Elaborating entity \"T51_ALU\" for hierarchy \"T8052:u0\|T51:core51\|T51_ALU:alu\"" {  } { { "../rtl/T51.vhd" "alu" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 1147 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_MD T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md " "Info: Elaborating entity \"T51_MD\" for hierarchy \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\"" {  } { { "../rtl/T51_ALU.vhd" "md" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 503 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_RAM_Altera T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram " "Info: Elaborating entity \"T51_RAM_Altera\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\"" {  } { { "../rtl/T51.vhd" "\\Altera_MODEL:ram" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 1210 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_cyclone T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM " "Info: Elaborating entity \"iram_cyclone\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "IRAM" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 149 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/alt3pram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/alt3pram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt3pram " "Info: Found entity 1: alt3pram" {  } { { "alt3pram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf" 97 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborating entity \"alt3pram\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "alt3pram_component" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/altdpram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altdpram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altdpram " "Info: Found entity 1: altdpram" {  } { { "altdpram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altdpram.tdf" 165 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Info: Elaborating entity \"altdpram\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf" 184 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf" 184 2 0 } } { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Instantiated megafunction \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Info: Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Info: Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Info: Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Info: Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Info: Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Info: Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Info: Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Info: Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Info: Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a INCLOCK " "Info: Parameter \"rdcontrol_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b INCLOCK " "Info: Parameter \"rdcontrol_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Info: Parameter \"width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 8 " "Info: Parameter \"widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Info: Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Info: Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/quartus60/libraries/megafunctions/altdpram.tdf" 183 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altdpram.tdf" 183 4 0 } } { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Instantiated megafunction \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Info: Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Info: Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Info: Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Info: Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Info: Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Info: Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Info: Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Info: Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Info: Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a INCLOCK " "Info: Parameter \"rdcontrol_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b INCLOCK " "Info: Parameter \"rdcontrol_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Info: Parameter \"width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 8 " "Info: Parameter \"widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Info: Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Info: Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_49p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49p1 " "Info: Found entity 1: altsyncram_49p1" {  } { { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_49p1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49p1 T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated " "Info: Elaborating entity \"altsyncram_49p1\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Glue T8052:u0\|T51_Glue:glue51 " "Info: Elaborating entity \"T51_Glue\" for hierarchy \"T8052:u0\|T51_Glue:glue51\"" {  } { { "../rtl/FPGA/T8052.vhd" "glue51" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 364 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Port T8052:u0\|T51_Port:tp0 " "Info: Elaborating entity \"T51_Port\" for hierarchy \"T8052:u0\|T51_Port:tp0\"" {  } { { "../rtl/FPGA/T8052.vhd" "tp0" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 434 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC01 T8052:u0\|T51_TC01:tc01 " "Info: Elaborating entity \"T51_TC01\" for hierarchy \"T8052:u0\|T51_TC01:tc01\"" {  } { { "../rtl/FPGA/T8052.vhd" "tc01" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 498 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC2 T8052:u0\|T51_TC2:tc2 " "Info: Elaborating entity \"T51_TC2\" for hierarchy \"T8052:u0\|T51_TC2:tc2\"" {  } { { "../rtl/FPGA/T8052.vhd" "tc2" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 528 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_UART T8052:u0\|T51_UART:uart " "Info: Elaborating entity \"T51_UART\" for hierarchy \"T8052:u0\|T51_UART:uart\"" {  } { { "../rtl/FPGA/T8052.vhd" "uart" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 557 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_if T8052:u0\|sevenseg_if:SevSeg " "Info: Elaborating entity \"sevenseg_if\" for hierarchy \"T8052:u0\|sevenseg_if:SevSeg\"" {  } { { "../rtl/FPGA/T8052.vhd" "SevSeg" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 584 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "mux:ones sevenseg_if.vhd(128) " "Warning (10542): VHDL Variable Declaration warning at sevenseg_if.vhd(128): used initial value expression for variable \"mux:ones\" because variable was never assigned a value" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 128 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0}
{ "Warning" "WVRFX_VRFC_INDEX_SIGNAL_NOT_WIDE_ENOUGH" "sevenseg_if.vhd(180) " "Warning (10027): Verilog HDL or VHDL warning at sevenseg_if.vhd(180): index signal is not wide enough to address all bits of range" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/sevenseg_if.vhd" 180 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at %1!s!: index signal is not wide enough to address all bits of range" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Keyboard T8052:u0\|PS2Keyboard:PS2Kbd " "Info: Elaborating entity \"PS2Keyboard\" for hierarchy \"T8052:u0\|PS2Keyboard:PS2Kbd\"" {  } { { "../rtl/FPGA/T8052.vhd" "PS2Kbd" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052.vhd" 602 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputSync T8052:u0\|PS2Keyboard:PS2Kbd\|InputSync:IS1 " "Info: Elaborating entity \"InputSync\" for hierarchy \"T8052:u0\|PS2Keyboard:PS2Kbd\|InputSync:IS1\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "IS1" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 70 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputSync InputSync:ISRxd " "Info: Elaborating entity \"InputSync\" for hierarchy \"InputSync:ISRxd\"" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "ISRxd" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 176 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB USB:USB1 " "Info: Elaborating entity \"USB\" for hierarchy \"USB:USB1\"" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "USB1" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 246 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "USBWireDataInTick USB.vhd(95) " "Warning (10036): Verilog HDL or VHDL warning at USB.vhd(95): object \"USBWireDataInTick\" assigned a value but never read" {  } { { "../rtl/unitUSB/src/USB.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/USB.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "USBWireDataOutTick USB.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at USB.vhd(97): object \"USBWireDataOutTick\" assigned a value but never read" {  } { { "../rtl/unitUSB/src/USB.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/USB.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "USBFullSpeed USB.vhd(99) " "Warning (10036): Verilog HDL or VHDL warning at USB.vhd(99): object \"USBFullSpeed\" assigned a value but never read" {  } { { "../rtl/unitUSB/src/USB.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/USB.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbHostSlave USB:USB1\|usbHostSlave:usb1 " "Info: Elaborating entity \"usbHostSlave\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\"" {  } { { "../rtl/unitUSB/src/USB.vhd" "usb1" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/USB.vhd" 152 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbHostControl USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl " "Info: Elaborating entity \"usbHostControl\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "u_usbHostControl" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 246 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBHostControlBI USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI " "Info: Elaborating entity \"USBHostControlBI\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_USBHostControlBI" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 238 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "SOFTimerSTB USBHostControlBI.v(375) " "Warning (10036): Verilog HDL or VHDL warning at USBHostControlBI.v(375): object \"SOFTimerSTB\" assigned a value but never read" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostcontroller USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController " "Info: Elaborating entity \"hostcontroller\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_hostController" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 256 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOFController USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController " "Info: Elaborating entity \"SOFController\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_SOFController" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 269 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOFTransmit USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit " "Info: Elaborating entity \"SOFTransmit\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_SOFTransmit" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 282 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendPacketArbiter USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter " "Info: Elaborating entity \"sendPacketArbiter\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_sendPacketArbiter" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 296 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendPacketCheckPreamble USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble " "Info: Elaborating entity \"sendPacketCheckPreamble\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_sendPacketCheckPreamble" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 307 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendPacket USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket " "Info: Elaborating entity \"sendPacket\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_sendPacket" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 327 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "directControl USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl " "Info: Elaborating entity \"directControl\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_directControl" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 339 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HCTxPortArbiter USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter " "Info: Elaborating entity \"HCTxPortArbiter\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_HCTxPortArbiter" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 361 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getPacket USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket " "Info: Elaborating entity \"getPacket\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_getPacket" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 376 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxStatusMonitor USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor " "Info: Elaborating entity \"rxStatusMonitor\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\"" {  } { { "../rtl/unitUSB/src/hostController/usbHostControl.v" "u_rxStatusMonitor" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/usbHostControl.v" 385 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbSlaveControl USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl " "Info: Elaborating entity \"usbSlaveControl\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "u_usbSlaveControl" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 298 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBSlaveControlBI USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|USBSlaveControlBI:u_USBSlaveControlBI " "Info: Elaborating entity \"USBSlaveControlBI\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|USBSlaveControlBI:u_USBSlaveControlBI\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_USBSlaveControlBI" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 317 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slavecontroller USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller " "Info: Elaborating entity \"slavecontroller\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_slavecontroller" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 348 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpMux USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|endpMux:u_endpMux " "Info: Elaborating entity \"endpMux\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|endpMux:u_endpMux\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_endpMux" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 388 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slaveSendPacket USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket " "Info: Elaborating entity \"slaveSendPacket\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_slaveSendPacket" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 404 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slaveDirectControl USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl " "Info: Elaborating entity \"slaveDirectControl\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_slaveDirectControl" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 416 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCTxPortArbiter USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter " "Info: Elaborating entity \"SCTxPortArbiter\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_SCTxPortArbiter" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 435 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slaveGetPacket USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket " "Info: Elaborating entity \"slaveGetPacket\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_slaveGetPacket" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 458 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slaveRxStatusMonitor USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor " "Info: Elaborating entity \"slaveRxStatusMonitor\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_slaveRxStatusMonitor" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 467 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoMux USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|fifoMux:u_fifoMux " "Info: Elaborating entity \"fifoMux\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|fifoMux:u_fifoMux\"" {  } { { "../rtl/unitUSB/src/slaveController/usbSlaveControl.v" "u_fifoMux" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/usbSlaveControl.v" 498 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishBoneBI USB:USB1\|usbHostSlave:usb1\|wishBoneBI:u_wishBoneBI " "Info: Elaborating entity \"wishBoneBI\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|wishBoneBI:u_wishBoneBI\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "u_wishBoneBI" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 335 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostSlaveMux USB:USB1\|usbHostSlave:usb1\|hostSlaveMux:u_hostSlaveMux " "Info: Elaborating entity \"hostSlaveMux\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|hostSlaveMux:u_hostSlaveMux\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "u_hostSlaveMux" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 364 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hostSlaveMuxBI USB:USB1\|usbHostSlave:usb1\|hostSlaveMux:u_hostSlaveMux\|hostSlaveMuxBI:u_hostSlaveMuxBI " "Info: Elaborating entity \"hostSlaveMuxBI\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|hostSlaveMux:u_hostSlaveMux\|hostSlaveMuxBI:u_hostSlaveMuxBI\"" {  } { { "../rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" "u_hostSlaveMuxBI" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostSlaveMux/hostSlaveMux.v" 182 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbSerialInterfaceEngine USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine " "Info: Elaborating entity \"usbSerialInterfaceEngine\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "u_usbSerialInterfaceEngine" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 386 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineControlUpdate USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|lineControlUpdate:u_lineControlUpdate " "Info: Elaborating entity \"lineControlUpdate\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|lineControlUpdate:u_lineControlUpdate\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_lineControlUpdate" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 192 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIEReceiver USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver " "Info: Elaborating entity \"SIEReceiver\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_SIEReceiver" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 200 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processRxBit USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit " "Info: Elaborating entity \"processRxBit\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_processRxBit" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 217 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processRxByte USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte " "Info: Elaborating entity \"processRxByte\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_processRxByte" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 237 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "processRxByte.v(296) " "Warning (10175): Verilog HDL warning at processRxByte.v(296): ignoring system Task Enable Statement" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 296 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring system Task Enable Statement" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "processRxByte.v(309) " "Warning (10175): Verilog HDL warning at processRxByte.v(309): ignoring system Task Enable Statement" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 309 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring system Task Enable Statement" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_CASE_STATEMENT" "processRxByte.v(328) " "Warning (10270): Verilog HDL statement warning at processRxByte.v(328): incomplete Case Statement has no default case item" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 328 0 0 } }  } 0 10270 "Verilog HDL statement warning at %1!s!: incomplete Case Statement has no default case item" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_CASE_STATEMENT" "processRxByte.v(365) " "Warning (10270): Verilog HDL statement warning at processRxByte.v(365): incomplete Case Statement has no default case item" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 365 0 0 } }  } 0 10270 "Verilog HDL statement warning at %1!s!: incomplete Case Statement has no default case item" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateCRC5 USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5 " "Info: Elaborating entity \"updateCRC5\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "RxUpdateCRC5" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 248 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateCRC16 USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC16:RxUpdateCRC16 " "Info: Elaborating entity \"updateCRC16\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC16:RxUpdateCRC16\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "RxUpdateCRC16" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 257 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIETransmitter USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter " "Info: Elaborating entity \"SIETransmitter\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_SIETransmitter" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 290 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processTxByte USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte " "Info: Elaborating entity \"processTxByte\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_processTxByte" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 328 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBTxWireArbiter USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter " "Info: Elaborating entity \"USBTxWireArbiter\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_USBTxWireArbiter" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 351 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeUSBWireData USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData " "Info: Elaborating entity \"writeUSBWireData\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_writeUSBWireData" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 365 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readUSBWireData USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData " "Info: Elaborating entity \"readUSBWireData\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" "u_readUSBWireData" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbSerialInterfaceEngine.v" 381 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxFifo USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo " "Info: Elaborating entity \"TxFifo\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "HostTxFifo" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 402 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoRTL USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo " "Info: Elaborating entity \"fifoRTL\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\"" {  } { { "../rtl/unitUSB/src/buffers/TxFifo.v" "u_fifo" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/TxFifo.v" 114 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 fifoRTL.v(126) " "Warning (10230): Verilog HDL assignment warning at fifoRTL.v(126): truncated value with size 18 to match size of target (16)" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpMem_dc USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc " "Info: Elaborating entity \"dpMem_dc\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\"" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "u_dpMem_dc" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 162 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxfifoBI USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|TxfifoBI:u_TxfifoBI " "Info: Elaborating entity \"TxfifoBI\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|TxfifoBI:u_TxfifoBI\"" {  } { { "../rtl/unitUSB/src/buffers/TxFifo.v" "u_TxfifoBI" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/TxFifo.v" 130 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxFifo USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo " "Info: Elaborating entity \"RxFifo\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\"" {  } { { "../rtl/unitUSB/src/wrapper/usbHostSlave.v" "HostRxFifo" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/wrapper/usbHostSlave.v" 418 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxfifoBI USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|RxfifoBI:u_RxfifoBI " "Info: Elaborating entity \"RxfifoBI\" for hierarchy \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|RxfifoBI:u_RxfifoBI\"" {  } { { "../rtl/unitUSB/src/buffers/RxFifo.v" "u_RxfifoBI" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/RxFifo.v" 132 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file ../../../quartus60/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1133 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 564 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf" 37 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 595 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_decode.tdf" 62 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 684 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ogi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ogi " "Info: Found entity 1: decode_ogi" {  } { { "db/decode_ogi.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/decode_ogi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 763 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 842 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 910 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 953 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1018 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[14\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[13\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[12\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[11\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[10\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[9\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|numElementsInFifo\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/buffers/fifoRTL.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/fifoRTL.v" 146 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[3\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[3\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[1\] High " "Info: Power-up level of register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[1\] data_in VCC " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[3\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[3\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[1\] High " "Info: Power-up level of register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[1\] data_in VCC " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "T8052:u0\|T51_TC2:tc2\|E_r\[0\] High " "Info: Power-up level of register \"T8052:u0\|T51_TC2:tc2\|E_r\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC2.vhd" 172 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51_TC2:tc2\|E_r\[0\] data_in VCC " "Warning: Reduced register \"T8052:u0\|T51_TC2:tc2\|E_r\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC2.vhd" 172 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Tmp3\[8\] data_in GND " "Warning: Reduced register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Tmp3\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_MD.vhd" 92 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51_TC2:tc2\|Capture data_in GND " "Warning: Reduced register \"T8052:u0\|T51_TC2:tc2\|Capture\" with stuck data_in port to stuck value GND" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC2.vhd" 90 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|Rst_r_n T8052:u0\|T51_TC01:tc01\|I0_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|Rst_r_n\" merged to single register \"T8052:u0\|T51_TC01:tc01\|I0_r\[0\]\"" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 169 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|I0_r\[0\] T8052:u0\|T51_TC01:tc01\|T1_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|I0_r\[0\]\" merged to single register \"T8052:u0\|T51_TC01:tc01\|T1_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T1_r\[0\] T8052:u0\|T51_TC01:tc01\|T0_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T1_r\[0\]\" merged to single register \"T8052:u0\|T51_TC01:tc01\|T0_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T0_r\[0\] T8052:u0\|T51_TC2:tc2\|T_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T0_r\[0\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|oldConnectState\[0\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|oldConnectState\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[0\]\"" {  } { { "../rtl/unitUSB/src/hostController/rxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/rxStatusMonitor.v" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|connectStateInSTB\[0\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|connectStateInSTB\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[0\]\"" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 753 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|oldResumeDetected USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldResumeDetected " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|oldResumeDetected\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldResumeDetected\"" {  } { { "../rtl/unitUSB/src/hostController/rxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/rxStatusMonitor.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|oldConnectState\[1\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|oldConnectState\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[1\]\"" {  } { { "../rtl/unitUSB/src/hostController/rxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/rxStatusMonitor.v" 93 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|connectStateInSTB\[1\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|connectStateInSTB\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|oldConnectState\[1\]\"" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 753 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[6\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[5\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[4\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[3\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[2\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[1\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[7\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[7\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[6\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[5\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[4\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[3\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[2\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[1\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[0\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortData\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[0\] T8052:u0\|IO_Addr_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[0\]\" merged to single register \"T8052:u0\|IO_Addr_r\[0\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[1\] T8052:u0\|IO_Addr_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[1\]\" merged to single register \"T8052:u0\|IO_Addr_r\[1\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[2\] T8052:u0\|IO_Addr_r\[2\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[2\]\" merged to single register \"T8052:u0\|IO_Addr_r\[2\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[3\] T8052:u0\|IO_Addr_r\[3\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[3\]\" merged to single register \"T8052:u0\|IO_Addr_r\[3\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[4\] T8052:u0\|IO_Addr_r\[4\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[4\]\" merged to single register \"T8052:u0\|IO_Addr_r\[4\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[5\] T8052:u0\|IO_Addr_r\[5\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[5\]\" merged to single register \"T8052:u0\|IO_Addr_r\[5\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[6\] T8052:u0\|IO_Addr_r\[6\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[6\]\" merged to single register \"T8052:u0\|IO_Addr_r\[6\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T0_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T0_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T1_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T1_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|I0_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|I0_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_ALU:alu\|Do_B_Op\[1\] T8052:u0\|T51:core51\|T51_ALU:alu\|MOV_Op\[1\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_ALU:alu\|Do_B_Op\[1\]\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|MOV_Op\[1\]\"" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_ALU.vhd" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|HCTxPortCntl\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 176 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51:core51\|Int_Trig_r\[6\] data_in GND " "Warning: Reduced register \"T8052:u0\|T51:core51\|Int_Trig_r\[6\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 926 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|resumeIntInSTB USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|USBSlaveControlBI:u_USBSlaveControlBI\|resumeIntInSTB " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|resumeIntInSTB\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|USBSlaveControlBI:u_USBSlaveControlBI\|resumeIntInSTB\"" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 369 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|SIERxWEn USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|decBufferCnt " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|SIERxWEn\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|decBufferCnt\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 111 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteFullSpeedRate USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|USBWireFullSpeedRate " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteFullSpeedRate\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|USBWireFullSpeedRate\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 88 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[0\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:TxUpdateCRC5\|loopEnd\[2\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[6\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[5\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[4\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[3\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[2\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|TxByteOutCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[0\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|updateCRC5:RxUpdateCRC5\|loopEnd\[2\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/updateCRC5.v" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[6\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[5\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[4\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[3\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[2\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[6\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 410 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[5\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 410 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[4\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 410 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[3\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 410 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[2\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RxCtrlOut\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 410 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|connectionEventOut USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|resetEventOut " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|rxStatusMonitor:u_rxStatusMonitor\|connectionEventOut\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveRxStatusMonitor:u_slaveRxStatusMonitor\|resetEventOut\"" {  } { { "../rtl/unitUSB/src/hostController/rxStatusMonitor.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/rxStatusMonitor.v" 52 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[6\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[5\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[4\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[3\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[1\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[7\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[7\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[6\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[5\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[4\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[3\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[2\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortData\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[0\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[2\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[6\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 263 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[5\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 263 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[4\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 263 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[3\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|SCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 263 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|clrEPRdy USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|transDone " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|clrEPRdy\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|transDone\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 66 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|connEventInSTB USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|USBSlaveControlBI:u_USBSlaveControlBI\|resetEventInSTB " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|connEventInSTB\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|USBSlaveControlBI:u_USBSlaveControlBI\|resetEventInSTB\"" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[6\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[5\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[4\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[3\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[1\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[7\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[7\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[6\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[5\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[4\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[3\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[2\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortData\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[0\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[0\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[2\]\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[6\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[5\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[4\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[3\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|HCTxPortCntl\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 370 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|sendPacketWEn USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|SOFSent " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|sendPacketWEn\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|SOFSent\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 58 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|clearTXReq USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|transDone " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|clearTXReq\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|transDone\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 60 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|clrTransReqSTB USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|transDoneInSTB " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|clrTransReqSTB\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|USBHostControlBI:u_USBHostControlBI\|transDoneInSTB\"" {  } { { "../rtl/unitUSB/src/hostController/USBHostControlBI.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/USBHostControlBI.v" 373 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_UART:uart\|Baud_Cnt\[0\] T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_UART:uart\|Baud_Cnt\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 142 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[6\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 479 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[5\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 479 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[4\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 479 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[3\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 479 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[2\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|TxByteCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 479 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[6\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[5\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[4\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[3\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|SIEPortCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 785 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[6\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[5\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[4\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[3\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[2\] USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RxCtrl\[7\]\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 496 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[6\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 381 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[5\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 381 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[4\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 381 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[3\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 381 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[2\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 381 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|USBEndPControlRegCopy\[1\] USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|endPointReadyToGetPkt " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|USBEndPControlRegCopy\[1\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|endPointReadyToGetPkt\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 516 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[6\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[6\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 395 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[5\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[5\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 395 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[4\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[4\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 395 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[3\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[3\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 395 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[2\] USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[2\]\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|RXStreamStatus\[7\]\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 395 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|SCTxPortCntl\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 200 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\] data_in GND " "Warning: Reduced register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|HCTxPortCntl\[7\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 199 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 " "Warning: Created node \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a RAM by generating altsyncram megafunction to implement register logic with M512 or M4K memory block or M-RAM. Pass-through logic has been added." 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~20\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~17\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~14\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~8\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~5\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferOutIndex\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|Prescaler\[0\] T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|Prescaler\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC2:tc2\|Prescaler\[0\] T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC2:tc2\|Prescaler\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_TC2.vhd" 172 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_UART:uart\|Prescaler\[0\] T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_UART:uart\|Prescaler\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 362 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[7\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[6\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Old_ACC\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~19\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[5\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~16\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[4\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~13\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[3\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~10\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[2\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~7\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[1\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\] " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~4\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|bufferInIndexSyncToRdClk\[0\]\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~36\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~22\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~24\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~26\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~28\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~30\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~32\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~34\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState 3 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState\" contains 3 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState 3 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState\" contains 3 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState 2 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState\" contains 2 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 112 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb 4 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb\" contains 4 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB 29 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB\" contains 29 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx 57 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx\" contains 57 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte 15 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte\" contains 15 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState 6 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState\" contains 6 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit 15 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit\" contains 15 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState 4 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState\" contains 4 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr 9 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr\" contains 9 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState 7 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState\" contains 7 states" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt 19 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt\" contains 19 states" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb 4 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb\" contains 4 states" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl 8 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl\" contains 8 states" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt 14 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt\" contains 14 states" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl 20 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl\" contains 20 states" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt 18 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt\" contains 18 states" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb 5 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb\" contains 5 states" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl 3 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl\" contains 3 states" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl 8 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl\" contains 8 states" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt 23 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt\" contains 23 states" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP 14 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP\" contains 14 states" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb 4 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb\" contains 4 states" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx 7 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx\" contains 7 states" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl 6 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl\" contains 6 states" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl 35 " "Info: State machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl\" contains 35 states" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state 5 " "Info: State machine \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state\" contains 5 states" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 42 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.00\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.10\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.01\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.00 000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.00\" uses code string \"000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.01 101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.01\" uses code string \"101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.10 110 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|readUSBWireData:u_readUSBWireData\|bufferOutStMachCurrState.10\" uses code string \"110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/readUSBWireData.v" 187 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.00\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.10\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.01\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.00 000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.00\" uses code string \"000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.01 101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.01\" uses code string \"101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.10 110 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferInStMachCurrState.10\" uses code string \"110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 111 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 112 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState.10\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 112 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState.01 0 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState.01\" uses code string \"0\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 112 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState.10 1 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|writeUSBWireData:u_writeUSBWireData\|bufferOutStMachCurrState.10\" uses code string \"1\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 112 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/writeUSBWireData.v" 112 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.01\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.10\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.11 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.11\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.00\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.00 0000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.00\" uses code string \"0000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.11 0011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.11\" uses code string \"0011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.10 0101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.10\" uses code string \"0101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.01 1001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.01\" uses code string \"1001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "29 " "Info: Completed encoding using 29 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00000 00000000000000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00000\" uses code string \"00000000000000000000000000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10101 00000000000000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10101\" uses code string \"00000000000000000000000000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10010 00000000000000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10010\" uses code string \"00000000000000000000000000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10001 00000000000000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10001\" uses code string \"00000000000000000000000001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10110 00000000000000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10110\" uses code string \"00000000000000000000000010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10100 00000000000000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10100\" uses code string \"00000000000000000000000100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11000 00000000000000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11000\" uses code string \"00000000000000000000001000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10111 00000000000000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10111\" uses code string \"00000000000000000000010000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01110 00000000000000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01110\" uses code string \"00000000000000000000100000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01101 00000000000000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01101\" uses code string \"00000000000000000001000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01100 00000000000000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01100\" uses code string \"00000000000000000010000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01001 00000000000000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01001\" uses code string \"00000000000000000100000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11100 00000000000000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11100\" uses code string \"00000000000000001000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11011 00000000000000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11011\" uses code string \"00000000000000010000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01010 00000000000000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01010\" uses code string \"00000000000000100000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11001 00000000000001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11001\" uses code string \"00000000000001000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11010 00000000000010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.11010\" uses code string \"00000000000010000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00111 00000000000100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00111\" uses code string \"00000000000100000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00110 00000000001000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00110\" uses code string \"00000000001000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01011 00000000010000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01011\" uses code string \"00000000010000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00101 00000000100000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00101\" uses code string \"00000000100000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00100 00000001000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00100\" uses code string \"00000001000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00011 00000010000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00011\" uses code string \"00000010000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10000 00000100000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10000\" uses code string \"00000100000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10011 00001000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.10011\" uses code string \"00001000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01111 00010000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01111\" uses code string \"00010000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00010 00100000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00010\" uses code string \"00100000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01000 01000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.01000\" uses code string \"01000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00001 10000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00001\" uses code string \"10000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "57 " "Info: Completed encoding using 57 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.111000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.111000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010010 000000000000000000000000000000000000000000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010010\" uses code string \"000000000000000000000000000000000000000000000000000000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110001 000000000000000000000000000000000000000000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110001\" uses code string \"000000000000000000000000000000000000000000000000000000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101110 000000000000000000000000000000000000000000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101110\" uses code string \"000000000000000000000000000000000000000000000000000000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101111 000000000000000000000000000000000000000000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101111\" uses code string \"000000000000000000000000000000000000000000000000000001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110010 000000000000000000000000000000000000000000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110010\" uses code string \"000000000000000000000000000000000000000000000000000010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110011 000000000000000000000000000000000000000000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110011\" uses code string \"000000000000000000000000000000000000000000000000000100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110000 000000000000000000000000000000000000000000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110000\" uses code string \"000000000000000000000000000000000000000000000000001000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001111 000000000000000000000000000000000000000000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001111\" uses code string \"000000000000000000000000000000000000000000000000010000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001110 000000000000000000000000000000000000000000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001110\" uses code string \"000000000000000000000000000000000000000000000000100000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010001 000000000000000000000000000000000000000000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010001\" uses code string \"000000000000000000000000000000000000000000000001000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000001 000000000000000000000000000000000000000000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000001\" uses code string \"000000000000000000000000000000000000000000000010000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100011 000000000000000000000000000000000000000000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100011\" uses code string \"000000000000000000000000000000000000000000000100000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010000 000000000000000000000000000000000000000000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010000\" uses code string \"000000000000000000000000000000000000000000001000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110110 000000000000000000000000000000000000000000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110110\" uses code string \"000000000000000000000000000000000000000000010000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110101 000000000000000000000000000000000000000000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110101\" uses code string \"000000000000000000000000000000000000000000100000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110111 000000000000000000000000000000000000000001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110111\" uses code string \"000000000000000000000000000000000000000001000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110100 000000000000000000000000000000000000000010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.110100\" uses code string \"000000000000000000000000000000000000000010000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011000 000000000000000000000000000000000000000100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011000\" uses code string \"000000000000000000000000000000000000000100000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001001 000000000000000000000000000000000000001000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001001\" uses code string \"000000000000000000000000000000000000001000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011010 000000000000000000000000000000000000010000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011010\" uses code string \"000000000000000000000000000000000000010000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010101 000000000000000000000000000000000000100000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010101\" uses code string \"000000000000000000000000000000000000100000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001000 000000000000000000000000000000000001000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001000\" uses code string \"000000000000000000000000000000000001000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101010 000000000000000000000000000000000010000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101010\" uses code string \"000000000000000000000000000000000010000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100000 000000000000000000000000000000000100000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100000\" uses code string \"000000000000000000000000000000000100000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010110 000000000000000000000000000000001000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010110\" uses code string \"000000000000000000000000000000001000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001100 000000000000000000000000000000010000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001100\" uses code string \"000000000000000000000000000000010000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101100 000000000000000000000000000000100000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101100\" uses code string \"000000000000000000000000000000100000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100100 000000000000000000000000000001000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100100\" uses code string \"000000000000000000000000000001000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011001 000000000000000000000000000010000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011001\" uses code string \"000000000000000000000000000010000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001010 000000000000000000000000000100000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001010\" uses code string \"000000000000000000000000000100000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000111 000000000000000000000000001000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000111\" uses code string \"000000000000000000000000001000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000110 000000000000000000000000010000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000110\" uses code string \"000000000000000000000000010000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010111 000000000000000000000000100000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010111\" uses code string \"000000000000000000000000100000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000101 000000000000000000000001000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000101\" uses code string \"000000000000000000000001000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000011 000000000000000000000010000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000011\" uses code string \"000000000000000000000010000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100101 000000000000000000000100000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100101\" uses code string \"000000000000000000000100000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011011 000000000000000000001000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011011\" uses code string \"000000000000000000001000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101011 000000000000000000010000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101011\" uses code string \"000000000000000000010000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100111 000000000000000000100000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100111\" uses code string \"000000000000000000100000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001101 000000000000000001000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001101\" uses code string \"000000000000000001000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001011 000000000000000010000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.001011\" uses code string \"000000000000000010000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101000 000000000000000100000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101000\" uses code string \"000000000000000100000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000010 000000000000001000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000010\" uses code string \"000000000000001000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011111 000000000000010000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011111\" uses code string \"000000000000010000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100010 000000000000100000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100010\" uses code string \"000000000000100000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011110 000000000001000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011110\" uses code string \"000000000001000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100001 000000000010000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100001\" uses code string \"000000000010000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000000 000000000100000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000000\" uses code string \"000000000100000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100110 000000001000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.100110\" uses code string \"000000001000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.111000 000000010000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.111000\" uses code string \"000000010000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010011 000000100000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010011\" uses code string \"000000100000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011100 000001000000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011100\" uses code string \"000001000000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000100 000010000000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.000100\" uses code string \"000010000000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011101 000100000000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.011101\" uses code string \"000100000000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101101 001000000000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101101\" uses code string \"001000000000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101001 010000000000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.101001\" uses code string \"010000000000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010100 100000000000000000000000000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010100\" uses code string \"100000000000000000000000000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "15 " "Info: Completed encoding using 15 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0001 000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0001\" uses code string \"000000000000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1001 000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1001\" uses code string \"000000000000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1010 000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1010\" uses code string \"000000000000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1100 000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1100\" uses code string \"000000000001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1011 000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1011\" uses code string \"000000000010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0110 000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0110\" uses code string \"000000000100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0111 000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0111\" uses code string \"000000001000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0000 000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0000\" uses code string \"000000010000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0010 000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0010\" uses code string \"000000100000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1110 000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1110\" uses code string \"000001000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0011 000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0011\" uses code string \"000010000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0100 000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0100\" uses code string \"000100000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0101 001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0101\" uses code string \"001000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1000 010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1000\" uses code string \"010000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1101 100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.1101\" uses code string \"100000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.000 000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.000\" uses code string \"000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.010 000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.010\" uses code string \"000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.101 000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.101\" uses code string \"000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.011 001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.011\" uses code string \"001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.100 010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.100\" uses code string \"010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.001 100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|RXByteStMachCurrState.001\" uses code string \"100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 95 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "15 " "Info: Completed encoding using 15 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0000 000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0000\" uses code string \"000000000000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1010 000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1010\" uses code string \"000000000000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0111 000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0111\" uses code string \"000000000000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1110 000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1110\" uses code string \"000000000001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1000 000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1000\" uses code string \"000000000010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0100 000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0100\" uses code string \"000000000100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0110 000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0110\" uses code string \"000000001000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1101 000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1101\" uses code string \"000000010000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0001 000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0001\" uses code string \"000000100000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1100 000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1100\" uses code string \"000001000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0011 000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0011\" uses code string \"000010000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1011 000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1011\" uses code string \"000100000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1001 001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.1001\" uses code string \"001000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0101 010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0101\" uses code string \"010000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0010 100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0010\" uses code string \"100000000000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.11 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.11\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.01\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.10\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.00\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.00 0000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.00\" uses code string \"0000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.10 0011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.10\" uses code string \"0011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.01 0101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.01\" uses code string \"0101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.11 1001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|RXBitStMachCurrState.11\" uses code string \"1001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 84 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "9 " "Info: Completed encoding using 9 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0111\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.1000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.1000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0101 000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0101\" uses code string \"000000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0100 000000110 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0100\" uses code string \"000000110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.1000 000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.1000\" uses code string \"000000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0011 000001010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0011\" uses code string \"000001010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0000 000010010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0000\" uses code string \"000010010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0001 000100010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0001\" uses code string \"000100010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0010 001000010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0010\" uses code string \"001000010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0110 010000010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0110\" uses code string \"010000010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0111 100000010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0111\" uses code string \"100000010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0110\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0010\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0000 0000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0000\" uses code string \"0000000\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0101 0000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0101\" uses code string \"0000011\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0011 0000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0011\" uses code string \"0000101\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0100 0001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0100\" uses code string \"0001001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0001 0010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0001\" uses code string \"0010001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0010 0100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0010\" uses code string \"0100001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0110 1000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|RXStMachCurrState.0110\" uses code string \"1000001\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 64 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "19 " "Info: Completed encoding using 19 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01111\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01110\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00010\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00110\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00111\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10010\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01010\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01100 0000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01100\" uses code string \"0000000000000000000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10001 0000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10001\" uses code string \"0000000000000000011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01011 0000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01011\" uses code string \"0000000000000000101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01010 0000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01010\" uses code string \"0000000000000001001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10010 0000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10010\" uses code string \"0000000000000010001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01001 0000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01001\" uses code string \"0000000000000100001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01000 0000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01000\" uses code string \"0000000000001000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00111 0000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00111\" uses code string \"0000000000010000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00110 0000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00110\" uses code string \"0000000000100000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00101 0000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00101\" uses code string \"0000000001000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00100 0000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00100\" uses code string \"0000000010000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00011 0000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00011\" uses code string \"0000000100000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00010 0000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00010\" uses code string \"0000001000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00001 0000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00001\" uses code string \"0000010000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01101 0000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01101\" uses code string \"0000100000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00000 0001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.00000\" uses code string \"0001000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10000 0010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.10000\" uses code string \"0010000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01110 0100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01110\" uses code string \"0100000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01111 1000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01111\" uses code string \"1000000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.01\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.10\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.00\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.11 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.11\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.11 0000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.11\" uses code string \"0000\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.00 0011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.00\" uses code string \"0011\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.10 0101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.10\" uses code string \"0101\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.01 1001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.01\" uses code string \"1001\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.010\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.110\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.111\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.000 00000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.000\" uses code string \"00000000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.101 00000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.101\" uses code string \"00000011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.111 00000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.111\" uses code string \"00000101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.011 00001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.011\" uses code string \"00001001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.100 00010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.100\" uses code string \"00010001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.110 00100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.110\" uses code string \"00100001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.010 01000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.010\" uses code string \"01000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.001 10000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.001\" uses code string \"10000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "14 " "Info: Completed encoding using 14 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0010\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0111\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1010\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0110\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0000 00000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0000\" uses code string \"00000000000000\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0110 00000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0110\" uses code string \"00000000000011\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1001 00000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1001\" uses code string \"00000000000101\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1010 00000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1010\" uses code string \"00000000001001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0111 00000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0111\" uses code string \"00000000010001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1101 00000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1101\" uses code string \"00000000100001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1100 00000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1100\" uses code string \"00000001000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1011 00000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1011\" uses code string \"00000010000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1000 00000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.1000\" uses code string \"00000100000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0100 00001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0100\" uses code string \"00001000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0101 00010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0101\" uses code string \"00010000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0011 00100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0011\" uses code string \"00100000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0010 01000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0010\" uses code string \"01000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0001 10000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0001\" uses code string \"10000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "20 " "Info: Completed encoding using 20 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00011\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00000\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01101\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01010\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10010\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01000\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00111\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01011\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10011\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00100\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00010\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00110\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01111\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10000\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00101\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01110\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01110 00000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01110\" uses code string \"00000000000000000000\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00101 00000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00101\" uses code string \"00000000000000000011\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10000 00000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10000\" uses code string \"00000000000000000101\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01111 00000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01111\" uses code string \"00000000000000001001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00110 00000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00110\" uses code string \"00000000000000010001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00010 00000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00010\" uses code string \"00000000000000100001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00100 00000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00100\" uses code string \"00000000000001000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10001 00000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10001\" uses code string \"00000000000010000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10011 00000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10011\" uses code string \"00000000000100000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01001 00000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01001\" uses code string \"00000000001000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01011 00000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01011\" uses code string \"00000000010000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01100 00000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01100\" uses code string \"00000000100000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00001 00000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00001\" uses code string \"00000001000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00111 00000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00111\" uses code string \"00000010000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01000 00000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01000\" uses code string \"00000100000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10010 00001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.10010\" uses code string \"00001000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01010 00010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01010\" uses code string \"00010000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01101 00100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01101\" uses code string \"00100000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00000 01000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00000\" uses code string \"01000000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00011 10000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.00011\" uses code string \"10000000000000000001\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "18 " "Info: Completed encoding using 18 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01111\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10000\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01110\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00000\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01101\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00010\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00011\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00100\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00101\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00110\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00111\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01000\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01010\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01011\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\" uses code string \"000000000000000000\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10001 000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10001\" uses code string \"000000000000000011\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01011 000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01011\" uses code string \"000000000000000101\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01010 000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01010\" uses code string \"000000000000001001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01001 000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01001\" uses code string \"000000000000010001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01000 000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01000\" uses code string \"000000000000100001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00111 000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00111\" uses code string \"000000000001000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00110 000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00110\" uses code string \"000000000010000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00101 000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00101\" uses code string \"000000000100000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00100 000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00100\" uses code string \"000000001000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00011 000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00011\" uses code string \"000000010000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00010 000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00010\" uses code string \"000000100000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00001 000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00001\" uses code string \"000001000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01101 000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01101\" uses code string \"000010000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00000 000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.00000\" uses code string \"000100000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01110 001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01110\" uses code string \"001000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10000 010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.10000\" uses code string \"010000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01111 100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01111\" uses code string \"100000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/getpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/getpacket.v" 114 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.001\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.010\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.011\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.000\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.100\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.000 00000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.000\" uses code string \"00000\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.100 00011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.100\" uses code string \"00011\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.011 00110 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.011\" uses code string \"00110\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.010 01010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.010\" uses code string \"01010\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.001 10010 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.001\" uses code string \"10010\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.00\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.10\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.01\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.00 000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.00\" uses code string \"000\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.10 110 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.10\" uses code string \"110\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.01 101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|muxCntl.01\" uses code string \"101\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 105 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.001\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.010\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.110\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.100\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.011\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.111\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.101\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.000\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.000 00000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.000\" uses code string \"00000000\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.101 00000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.101\" uses code string \"00000011\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.111 00000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.111\" uses code string \"00000101\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.011 00001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.011\" uses code string \"00001001\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.100 00010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.100\" uses code string \"00010001\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.110 00100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.110\" uses code string \"00100001\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.010 01000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.010\" uses code string \"01000001\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.001 10000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.001\" uses code string \"10000001\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "23 " "Info: Completed encoding using 23 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00010\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01110\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01010\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00110\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00111\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10010\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01111\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10110\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00000 00000000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00000\" uses code string \"00000000000000000000000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10110 00000000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10110\" uses code string \"00000000000000000000011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01100 00000000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01100\" uses code string \"00000000000000000000101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01111 00000000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01111\" uses code string \"00000000000000000001001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10000 00000000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10000\" uses code string \"00000000000000000010001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01101 00000000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01101\" uses code string \"00000000000000000100001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10100 00000000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10100\" uses code string \"00000000000000001000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10011 00000000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10011\" uses code string \"00000000000000010000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01011 00000000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01011\" uses code string \"00000000000000100000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01001 00000000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01001\" uses code string \"00000000000001000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10010 00000000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10010\" uses code string \"00000000000010000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00111 00000000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00111\" uses code string \"00000000000100000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01000 00000000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01000\" uses code string \"00000000001000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10001 00000000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10001\" uses code string \"00000000010000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00101 00000000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00101\" uses code string \"00000000100000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00110 00000001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00110\" uses code string \"00000001000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01010 00000010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01010\" uses code string \"00000010000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01110 00000100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.01110\" uses code string \"00000100000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00100 00001000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00100\" uses code string \"00001000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00011 00010000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00011\" uses code string \"00010000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10101 00100000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.10101\" uses code string \"00100000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00010 01000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00010\" uses code string \"01000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00001 10000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00001\" uses code string \"10000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "14 " "Info: Completed encoding using 14 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0010\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0111\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0110\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1010\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0001 00000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0001\" uses code string \"00000000000000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1000 00000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1000\" uses code string \"00000000000011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1010 00000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1010\" uses code string \"00000000000101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1011 00000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1011\" uses code string \"00000000001001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0110 00000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0110\" uses code string \"00000000010001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1101 00000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1101\" uses code string \"00000000100001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0111 00000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0111\" uses code string \"00000001000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1100 00000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1100\" uses code string \"00000010000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0011 00000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0011\" uses code string \"00000100000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0101 00001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0101\" uses code string \"00001000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1001 00010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.1001\" uses code string \"00010000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0100 00100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0100\" uses code string \"00100000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0000 01000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0000\" uses code string \"01000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0010 10000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0010\" uses code string \"10000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.10 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.10\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.01 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.01\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.00 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.00\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.11 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.11\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.11 0000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.11\" uses code string \"0000\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.00 0011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.00\" uses code string \"0011\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.01 0101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.01\" uses code string \"0101\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.10 1001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.10\" uses code string \"1001\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.001\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.010\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.011\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.100\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.101\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.110\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.000\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.000 0000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.000\" uses code string \"0000000\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.110 0000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.110\" uses code string \"0000011\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.101 0000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.101\" uses code string \"0000101\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.100 0001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.100\" uses code string \"0001001\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.011 0010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.011\" uses code string \"0010001\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.010 0100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.010\" uses code string \"0100001\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.001 1000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.001\" uses code string \"1000001\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.001\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.100\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.101\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.010\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.011\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.000\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.000 000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.000\" uses code string \"000000\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.011 000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.011\" uses code string \"000011\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.010 000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.010\" uses code string \"000101\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.101 001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.101\" uses code string \"001001\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.100 010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.100\" uses code string \"010001\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.001 100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.001\" uses code string \"100001\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl " "Info: Encoding result for state machine \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "35 " "Info: Completed encoding using 35 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001010\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010011\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010000\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011101\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000010\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100010\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010100\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010101\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000011\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000111\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001000\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001011\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000101\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010010\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010111\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000100\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010110\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000110\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001100\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100000\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011001 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011000\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001111\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001110\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001101 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001101\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011111 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011111\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011010 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011010\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011110 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011110\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011011 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011011\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011100 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011100\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000000 " "Info: Encoded state bit \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000000\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000000 00000000000000000000000000000000000 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000000\" uses code string \"00000000000000000000000000000000000\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011100 00000000000000000000000000000000011 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011100\" uses code string \"00000000000000000000000000000000011\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011011 00000000000000000000000000000000101 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011011\" uses code string \"00000000000000000000000000000000101\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011110 00000000000000000000000000000001001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011110\" uses code string \"00000000000000000000000000000001001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011010 00000000000000000000000000000010001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011010\" uses code string \"00000000000000000000000000000010001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011111 00000000000000000000000000000100001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011111\" uses code string \"00000000000000000000000000000100001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001101 00000000000000000000000000001000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001101\" uses code string \"00000000000000000000000000001000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001110 00000000000000000000000000010000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001110\" uses code string \"00000000000000000000000000010000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001111 00000000000000000000000000100000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001111\" uses code string \"00000000000000000000000000100000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011000 00000000000000000000000001000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011000\" uses code string \"00000000000000000000000001000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011001 00000000000000000000000010000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011001\" uses code string \"00000000000000000000000010000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100000 00000000000000000000000100000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100000\" uses code string \"00000000000000000000000100000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001100 00000000000000000000001000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001100\" uses code string \"00000000000000000000001000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000110 00000000000000000000010000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000110\" uses code string \"00000000000000000000010000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010110 00000000000000000000100000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010110\" uses code string \"00000000000000000000100000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000100 00000000000000000001000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000100\" uses code string \"00000000000000000001000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010111 00000000000000000010000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010111\" uses code string \"00000000000000000010000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010010 00000000000000000100000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010010\" uses code string \"00000000000000000100000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000101 00000000000000001000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000101\" uses code string \"00000000000000001000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001011 00000000000000010000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001011\" uses code string \"00000000000000010000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001000 00000000000000100000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001000\" uses code string \"00000000000000100000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000111 00000000000001000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000111\" uses code string \"00000000000001000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000011 00000000000010000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000011\" uses code string \"00000000000010000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010101 00000000000100000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010101\" uses code string \"00000000000100000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010100 00000000001000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010100\" uses code string \"00000000001000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100010 00000000010000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100010\" uses code string \"00000000010000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000010 00000000100000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000010\" uses code string \"00000000100000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100001 00000001000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.100001\" uses code string \"00000001000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001001 00000010000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001001\" uses code string \"00000010000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011101 00000100000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.011101\" uses code string \"00000100000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010000 00001000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010000\" uses code string \"00001000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010001 00010000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010001\" uses code string \"00010000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010011 00100000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.010011\" uses code string \"00100000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001010 01000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.001010\" uses code string \"01000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000001 10000000000000000000000000000000001 " "Info: State \"\|T8052_Toplevel\|USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000001\" uses code string \"10000000000000000000000000000000001\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 42 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state " "Info: Encoding result for state machine \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:PS2Kbd\|state.stop " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:PS2Kbd\|state.stop\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:PS2Kbd\|state.data " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:PS2Kbd\|state.data\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:PS2Kbd\|state.start " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:PS2Kbd\|state.start\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:PS2Kbd\|state.delay " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:PS2Kbd\|state.delay\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:PS2Kbd\|state.idle " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:PS2Kbd\|state.idle\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.idle 00000 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.idle\" uses code string \"00000\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.delay 00011 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.delay\" uses code string \"00011\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.start 00101 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.start\" uses code string \"00101\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.data 01001 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.data\" uses code string \"01001\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.stop 10001 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:PS2Kbd\|state.stop\" uses code string \"10001\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 42 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.00 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|USBTxWireArbiter:u_USBTxWireArbiter\|CurrState_txWireArb.00\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/usbTxWireArbiter.v" 104 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processTxByte:u_processTxByte\|CurrState_prcTxB.00000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processTxByte.v" 124 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010010 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIETransmitter:u_SIETransmitter\|CurrState_SIETx.010010\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/SIETransmitter.v" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0001 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxByte:u_processRxByte\|CurrState_prRxByte.0001\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxByte.v" 122 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|processRxBit:u_processRxBit\|CurrState_prRxBit.0000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/processRxBit.v" 106 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0101 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSerialInterfaceEngine:u_usbSerialInterfaceEngine\|SIEReceiver:u_SIEReceiver\|CurrState_rcvr.0101\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/serialInterfaceEngine/siereceiver.v" 79 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01100 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveGetPacket:u_slaveGetPacket\|CurrState_slvGetPkt.01100\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveGetpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveGetpacket.v" 118 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.11 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|SCTxPortArbiter:u_SCTxPortArbiter\|CurrState_SCTxArb.11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/sctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/sctxportarbiter.v" 94 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveDirectControl:u_slaveDirectControl\|CurrState_slvDrctCntl.000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveDirectcontrol.v" 83 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slaveSendPacket:u_slaveSendPacket\|CurrState_slvSndPkt.0000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/slaveSendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slaveSendpacket.v" 101 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01110 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbSlaveControl:u_usbSlaveControl\|slavecontroller:u_slavecontroller\|CurrState_slvCntrl.01110\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/slaveController/slavecontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/slaveController/slavecontroller.v" 141 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|HCTxPortArbiter:u_HCTxPortArbiter\|CurrState_HCTxArb.000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/hctxportarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hctxportarbiter.v" 115 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|directControl:u_directControl\|CurrState_drctCntl.000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/directcontrol.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/directcontrol.v" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacket:u_sendPacket\|CurrState_sndPkt.00000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacket.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacket.v" 119 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0001 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketCheckPreamble:u_sendPacketCheckPreamble\|CurrState_sendPktCP.0001\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketcheckpreamble.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.11 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|sendPacketArbiter:u_sendPacketArbiter\|CurrState_sendPktArb.11\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/sendpacketarbiter.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sendpacketarbiter.v" 83 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFTransmit:u_SOFTransmit\|CurrState_SOFTx.000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/softransmit.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/softransmit.v" 87 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|SOFController:u_SOFController\|CurrState_sofCntl.000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/sofcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/sofcontroller.v" 82 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000000 USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100 " "Info: Duplicate register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|hostcontroller:u_hostController\|CurrState_hstCntrl.000000\" merged to single register \"USB:USB1\|usbHostSlave:usb1\|usbHostControl:u_usbHostControl\|getPacket:u_getPacket\|CurrState_getPkt.01100\"" {  } { { "../rtl/unitUSB/src/hostController/hostcontroller.v" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/hostController/hostcontroller.v" 121 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP0RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP1RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP2RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|RxFifo:EP3RxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP0TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP1TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP2TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|TxFifo:EP3TxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0 64 8 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=64, WIDTH_A=8) from the following design logic: \"USB:USB1\|usbHostSlave:usb1\|TxFifo:HostTxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|buffer~0\"" {  } { { "../rtl/unitUSB/src/buffers/dpMem_dc.v" "buffer~0" { Text "C:/altera/FPGA_course/ex23/rtl/unitUSB/src/buffers/dpMem_dc.v" 70 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|altsyncram:buffer_rtl_0 " "Info: Elaborated megafunction instantiation \"USB:USB1\|usbHostSlave:usb1\|RxFifo:HostRxFifo\|fifoRTL:u_fifo\|dpMem_dc:u_dpMem_dc\|altsyncram:buffer_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1fi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fi1 " "Info: Found entity 1: altsyncram_1fi1" {  } { { "db/altsyncram_1fi1.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/altsyncram_1fi1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 281 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0\"" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_MD.vhd" 77 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qk01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qk01 " "Info: Found entity 1: mult_qk01" {  } { { "db/mult_qk01.tdf" "" { Text "C:/altera/FPGA_course/ex23/syn/db/mult_qk01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "140 " "Info: Ignored 140 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "140 " "Info: Ignored 140 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "usb_conn_ls VCC " "Warning: Pin \"usb_conn_ls\" stuck at VCC" {  } { { "../rtl/FPGA/T8052_Toplevel.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/T8052_Toplevel.vhd" 52 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 281 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 984 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 673 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 673 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 673 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 50 -1 0 } } { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 50 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/InputSync.vhd" 28 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 45 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 92 -1 0 } } { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/FPGA/InputSync.vhd" 28 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 164 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex23/rtl/T51_UART.vhd" 164 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "7248 " "Info: Implemented 7248 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "6 " "Info: Implemented 6 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "7079 " "Info: Implemented 7079 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "120 " "Info: Implemented 120 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0} { "Info" "ISCL_SCL_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 09:27:06 2006 " "Info: Processing ended: Fri Dec 08 09:27:06 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:10:34 " "Info: Elapsed time: 00:10:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/FPGA_course/ex23/syn/t51_elektor.map.smsg " "Info: Generated suppressed messages file C:/altera/FPGA_course/ex23/syn/t51_elektor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
