module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 genvar i;
// Demonstrate tristate and generate
// generate works with if and for.  begin block needs name
// condition operator = condition ? value-if-true : value-if-false
 generate
  for (i=0; i<=3;i=i+1)
   begin:blkname
    assign LEDR[0] = SW[i+4] ? SW[i] : 1'bz;
   end
 endgenerate
endmodule
