{
  "DESIGN_NAME": "openframe_project_wrapper",

  "VERILOG_DEFINES": [
    "USE_POWER_PINS",
    "OPENFRAME_IO_PADS=44"
  ],
  "YOSYS_DEFINES": ["USE_POWER_PINS"],

  "PDK" : "sky130A",
  "STD_CELL_LIBRARY"                : "sky130_fd_sc_hd",


  "VERILOG_FILES": [
    "dir::rtl/microwatt_q17.v",
    "dir::rtl/openframe_project_wrapper.v",
    "dir::rtl/microwatt_wrapper.v",
    "dir::rtl/tap_top.v",
    "dir::rtl/simplebus_host.v",
    "dir::rtl/raminfr.v",
    "dir::rtl/uart_defines.v",
    "dir::rtl/uart_receiver.v",
    "dir::rtl/uart_regs.v",
    "dir::rtl/uart_rfifo.v",
    "dir::rtl/uart_sync_flops.v",
    "dir::rtl/uart_tfifo.v",
    "dir::rtl/uart_top.v",
    "dir::rtl/uart_transmitter.v",
    "dir::rtl/uart_wb.v"
  ],


  "VERILOG_FILES_BLACKBOX": [
     "dir::rtl/RAM512.v",
     "dir::rtl/RAM32_1RW1R.v",
     "dir::rtl/Microwatt_FP_DFFRFile.v",
     "dir::rtl/multiply_add_64x64.v"
  ],

  "EXTRA_LEFS": [
    "dir::lef/Microwatt_FP_DFFRFile.lef",
    "dir::lef/RAM32_1RW1R.lef",
    "dir::lef/multiply_add_64x64.lef",
    "dir::lef/RAM512.lef"
      ],
  "EXTRA_GDS_FILES": [
    "dir::gds/Microwatt_FP_DFFRFile.gds",
    "dir::gds/multiply_add_64x64.gds",
    "dir::gds/RAM32_1RW1R.gds",
    "dir::gds/RAM512.gds"

  ],
  "EXTRA_LIBS": [

    "dir::libs/Microwatt_FP_DFFRFile.lib",
    "dir::libs/multiply_add_64x64.lib",
    "dir::libs/RAM32_1RW1R.lib",
    "dir::libs/RAM512.lib"
  ],


     "FP_PDN_MACRO_HOOKS": [

"microwatt_inst.soc_inst.bram_bram0.ram_0.memory_0                                  vccd1 vssd1 VPWR VGND",
"microwatt_inst.soc_inst.processors_1_core.dcache_0.rams_n1_way.cache_ram_0          vccd1 vssd1 VPWR VGND",
"microwatt_inst.soc_inst.processors_1_core.icache_0.rams_n1_way.cache_ram_0          vccd1 vssd1 VPWR VGND",
"microwatt_inst.soc_inst.processors_1_core.execute1_0.multiply_0.multiplier         vccd1 vssd1 VPWR VGND",
"microwatt_inst.soc_inst.processors_1_core.with_fpu_fpu_0.fpu_multiply_0.multiplier vccd1 vssd1 VPWR VGND",
"microwatt_inst.soc_inst.processors_1_core.register_file_0.register_file_0          vccd1 vssd1 VPWR VGND"

],

  "MACRO_PLACEMENT_CFG": "dir::macro.cfg",


  "FALLBACK_SDC_FILE": "dir::base.sdc",
  "PNR_SDC_FILE": "dir::base.sdc",
  "SIGNOFF_SDC_FILE": "dir::base.sdc",

  "VERILOG_POWER_DEFINE": "USE_POWER_PINS",

  "CLOCK_PORT": "gpio_in",
  "CLOCK_PERIOD": 10.0,
    "MAX_TRANSITION_CONSTRAINT": 0.5,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 0,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "RUN_CTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0,
    "FP_PDN_VPITCH": 60,
    "FP_PDN_HPITCH": 60,
    "FP_PDN_VOFFSET": 18.43,
    "FP_PDN_HOFFSET": 22.83,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 20,
    "FP_PDN_CORE_RING_HWIDTH": 20,
    "FP_PDN_CORE_RING_VOFFSET": -4,
    "FP_PDN_CORE_RING_HOFFSET": -4,
    "FP_PDN_CORE_RING_VSPACING": 2.4,
    "FP_PDN_CORE_RING_HSPACING": 2.4,
    "FP_PDN_VWIDTH": 6.4,
    "FP_PDN_HWIDTH": 6.4,
    "FP_PDN_HSPACING": 3.2,
    "FP_PDN_VSPACING": 3.2,
    "PL_TARGET_DENSITY": 0.1,
    "GLB_OVERFLOW_ITERS": 300,
    "FP_CORE_UTIL": 35,
    "GLB_ADJUSTMENT": 0.25,
    "GRT_ALLOW_CONGESTION": 0,
    "ROUTING_CORES": 8,
    "DIODE_PADDING": 1,





      "VDD_NETS": [
        "vccd1"
    ],
  "GND_NETS": [
        "vssd1"
    ],
  "FP_TEMPLATE_PINS": [
        "vccd1",
        "vssd1"
    ],

    "DIE_AREA": "0 0 3166.63 4766.630",
    "CORE_AREA": "40 40 3126.63 4726.630",
    "RUN_IRDROP_REPORT": 0,
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    "RUN_LINTER": 0,
    "MAGIC_DEF_LABELS": 0,
    "RUN_LVS": 0,
    "RUN_MAGIC_DRC": 0
  }
