#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 11 19:31:08 2023
# Process ID: 27924
# Current directory: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex
# Command line: vivado -source /tmp/vivado.4354817928559004801.tmp
# Log file: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/vivado.log
# Journal file: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 4000.011 MHz, CPU Physical cores: 4, Host memory: 16701 MB
#-----------------------------------------------------------
start_gui
source /tmp/vivado.4354817928559004801.tmp
# open_project /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 6585.512 ; gain = 255.395 ; free physical = 2212 ; free virtual = 33530
# set_property part xcu250-figd2104-2L-e [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Apr 11 19:32:43 2023] Launched synth_1...
Run output will be captured here: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'kernel_prueba_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'kernel_prueba_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L xilinx_vip -prj kernel_prueba_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.gen/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.gen/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m00_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.gen/sources_1/ip/control_kernel_prueba_vip/sim/control_kernel_prueba_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.gen/sources_1/ip/control_kernel_prueba_vip/sim/control_kernel_prueba_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_kernel_prueba_vip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_prueba
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_prueba_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_prueba_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot kernel_prueba_tb_behav xil_defaultlib.kernel_prueba_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot kernel_prueba_tb_behav xil_defaultlib.kernel_prueba_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.kernel_prueba_control_s_axi(C_S_...
Compiling module xil_defaultlib.kernel_prueba
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.control_kernel_prueba_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_ADDR_W...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.kernel_prueba_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot kernel_prueba_tb_behav
execute_script: Time (s): cpu = 00:00:55 ; elapsed = 00:00:12 . Memory (MB): peak = 6711.539 ; gain = 0.000 ; free physical = 1860 ; free virtual = 31119
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kernel_prueba_tb_behav -key {Behavioral:sim_1:Functional:kernel_prueba_tb} -tclbatch {kernel_prueba_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source kernel_prueba_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /kernel_prueba_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /kernel_prueba_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /kernel_prueba_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: kernel_prueba_tb.inst_control_kernel_prueba_vip.inst
XilinxAXIVIP: Found at Path: kernel_prueba_tb.inst_slv_m00_axi_vip.inst

Time: 2 ns Started: 2 ns Scope: /kernel_prueba_tb/inst_slv_m00_axi_vip/inst/IF/PC File: /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:1817
Fatal: AXI4_ERRM_AWVALID_X: When not in reset, a value of X on AWVALID is not permitted. Spec: section A3.1.2.
Time: 2 ns  Iteration: 0  Process: /kernel_prueba_tb/inst_slv_m00_axi_vip/inst/IF/PC//kernel_prueba_tb/inst_slv_m00_axi_vip/inst/IF/PC  Scope: kernel_prueba_tb.inst_slv_m00_axi_vip.inst.IF.PC.arm_amba4_pc_msg_err  File: /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 2 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kernel_prueba_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 6797.621 ; gain = 86.082 ; free physical = 3651 ; free virtual = 32914
# --------------------------------------------
# Start: RTL Kernel Packaging of Sources
#
source -notrace /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/package_kernel.tcl
# Removing Directory: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba'
# Packaging project
package_project /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba pablo kernel kernel_prueba
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_example_adder.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_example.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_example_axi_read_master.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_example_axi_write_master.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_example_counter.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel_prueba_example_vadd.sv'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm00_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# Removing existing XO file: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/exports/kernel_prueba.xo'
package_xo  -xo_path /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/exports/kernel_prueba.xo -kernel_name kernel_prueba -ip_directory /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/kernel_prueba -kernel_xml /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kernel_prueba_ex/imports/kernel.xml
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
# Complete: RTL Kernel Packaging of Sources
# --------------------------------------------
file mkdir /home/pablo1318/workspace/prueba2vectores_kernels/src/vitis_rtl_kernel/kernel_prueba
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 19:35:24 2023...
