<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 354</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page354-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a354.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">14-26&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH AVX, FMA&#160;AND&#160;AVX2</p>
<p style="position:absolute;top:100px;left:107px;white-space:nowrap" class="ft02">done:</p>
<p style="position:absolute;top:123px;left:68px;white-space:nowrap" class="ft07">}<br/>-------------------------------------------------------------------------------<br/>Note that FMA&#160;comprises&#160;256-bit and&#160;128-bit&#160;SIMD instructions&#160;operating&#160;on YMM states.</p>
<p style="position:absolute;top:223px;left:68px;white-space:nowrap" class="ft03">14.6&#160;</p>
<p style="position:absolute;top:223px;left:147px;white-space:nowrap" class="ft03">OVERVIEW OF&#160;INTEL® ADVANCED VECTOR EXTENSIONS 2&#160;(INTEL® AVX2)</p>
<p style="position:absolute;top:258px;left:68px;white-space:nowrap" class="ft02">Intel</p>
<p style="position:absolute;top:255px;left:99px;white-space:nowrap" class="ft04">®&#160;</p>
<p style="position:absolute;top:258px;left:113px;white-space:nowrap" class="ft02">AVX2 extends Intel&#160;AVX by&#160;promoting most of&#160;the 128-bit SIMD&#160;integer instructions with 256-bit&#160;numeric&#160;</p>
<p style="position:absolute;top:274px;left:68px;white-space:nowrap" class="ft08">processing capabilities. AVX2 instructions follow&#160;the&#160;same&#160;programming model&#160;as AVX instructions.&#160;<br/>In&#160;addition, AVX2 provide enhanced&#160;functionalities&#160;for&#160;broadcast/permute operations on&#160;data elements, vector&#160;<br/>shift&#160;instructions with&#160;variable-shift count per&#160;data element,&#160;and instructions&#160;to&#160;fetch non-contiguous data&#160;<br/>elements from memory.</p>
<p style="position:absolute;top:380px;left:68px;white-space:nowrap" class="ft05">14.6.1&#160;</p>
<p style="position:absolute;top:380px;left:148px;white-space:nowrap" class="ft05">AVX2 and 256-bit Vector Integer Processing</p>
<p style="position:absolute;top:409px;left:68px;white-space:nowrap" class="ft07">AVX2&#160;promotes the vast majority&#160;of 128-bit&#160;integer&#160;SIMD&#160;instruction&#160;sets to&#160;operate with 256-bit wide&#160;YMM&#160;regis-<br/>ters. AVX2&#160;instructions are&#160;encoded using the&#160;VEX prefix&#160;and require the&#160;same&#160;operating&#160;system support as&#160;AVX.&#160;<br/>Generally,&#160;most of the promoted&#160;256-bit vector&#160;integer instructions follow the&#160;128-bit lane&#160;operation, similar&#160;to&#160;the&#160;<br/>promoted 256-bit&#160;floating-point&#160;SIMD instructions&#160;in&#160;AVX.<br/>Newer&#160;functionalities in AVX2 generally&#160;fall into&#160;the&#160;following categories:</p>
<p style="position:absolute;top:503px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:504px;left:93px;white-space:nowrap" class="ft08">Fetching non-contiguous data&#160;elements&#160;from memory&#160;using vector-index&#160;memory addressing. These “gather”&#160;<br/>instructions introduce&#160;a new&#160;memory-addressing form, consisting of a&#160;base&#160;register&#160;and&#160;multiple indices&#160;<br/>specified by a&#160;vector&#160;register (either XMM&#160;or YMM).&#160;Data&#160;elements sizes&#160;of 32&#160;and&#160;64-bits are&#160;supported,&#160;and&#160;<br/>data types for floating-point&#160;and integer&#160;elements are also&#160;supported.</p>
<p style="position:absolute;top:575px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:576px;left:93px;white-space:nowrap" class="ft08">Cross-lane functionalities&#160;are provided&#160;with several&#160;new instructions for broadcast&#160;and permute operations.&#160;<br/>Some&#160;of the&#160;256-bit vector integer&#160;instructions&#160;promoted&#160;from&#160;legacy&#160;SSE instruction sets also&#160;exhibit cross-<br/>lane behavior,&#160;e.g.&#160;VPMOVZ/VPMOVS&#160;family.</p>
<p style="position:absolute;top:631px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:631px;left:93px;white-space:nowrap" class="ft08">AVX2&#160;complements&#160;the AVX instructions that are&#160;typed&#160;for&#160;floating-point operation with a&#160;full&#160;compliment of&#160;<br/>equivalent set&#160;for&#160;operating with 32/64-bit integer data elements.</p>
<p style="position:absolute;top:670px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:670px;left:93px;white-space:nowrap" class="ft02">Vector shift instructions with per-element shift count.&#160;Data&#160;elements&#160;sizes of 32&#160;and&#160;64-bits&#160;are supported.</p>
<p style="position:absolute;top:726px;left:68px;white-space:nowrap" class="ft03">14.7&#160;</p>
<p style="position:absolute;top:726px;left:147px;white-space:nowrap" class="ft03">PROMOTED VECTOR INTEGER INSTRUCTIONS IN AVX2&#160;</p>
<p style="position:absolute;top:760px;left:68px;white-space:nowrap" class="ft08">In&#160;AVX2, most SSE/SSE2/SSE3/SSSE3/SSE4 vector integer&#160;instructions have&#160;been promoted&#160;to support VEX.256&#160;<br/>encodings.<a href="o_7281d5ea06a5b67a-355.html">&#160;Table&#160;14-18</a>&#160;summarizes the&#160;promotion status for existing instructions. The column “VEX.128” indicates&#160;<br/>whether&#160;the instruction using&#160;VEX.128&#160;prefix encoding&#160;is&#160;supported.&#160;<br/>The&#160;column “VEX.256” indicates whether 256-bit vector form&#160;of&#160;the instruction using&#160;the&#160;VEX.256 prefix&#160;encoding&#160;<br/>is supported,&#160;and under&#160;which feature flag.&#160;</p>
</div>
</body>
</html>
