#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* USB_arb_int */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_bus_reset */
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_Dm */
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7
#define USB_Dm__SLW CYREG_PRT15_SLW

/* USB_Dp */
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USB_dp_int */
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_0 */
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_1 */
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x01u
#define USB_ep_1__INTC_NUMBER 0u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_2 */
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x02u
#define USB_ep_2__INTC_NUMBER 1u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_3 */
#define USB_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_3__INTC_MASK 0x04u
#define USB_ep_3__INTC_NUMBER 2u
#define USB_ep_3__INTC_PRIOR_NUM 7u
#define USB_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USB_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ord_int */
#define USB_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ord_int__INTC_MASK 0x2000000u
#define USB_ord_int__INTC_NUMBER 25u
#define USB_ord_int__INTC_PRIOR_NUM 7u
#define USB_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USB_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_sof_int */
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 7u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_USB */
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Pin_LEDBusy */
#define Pin_LEDBusy__0__MASK 0x04u
#define Pin_LEDBusy__0__PC CYREG_PRT6_PC2
#define Pin_LEDBusy__0__PORT 6u
#define Pin_LEDBusy__0__SHIFT 2
#define Pin_LEDBusy__AG CYREG_PRT6_AG
#define Pin_LEDBusy__AMUX CYREG_PRT6_AMUX
#define Pin_LEDBusy__BIE CYREG_PRT6_BIE
#define Pin_LEDBusy__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_LEDBusy__BYP CYREG_PRT6_BYP
#define Pin_LEDBusy__CTL CYREG_PRT6_CTL
#define Pin_LEDBusy__DM0 CYREG_PRT6_DM0
#define Pin_LEDBusy__DM1 CYREG_PRT6_DM1
#define Pin_LEDBusy__DM2 CYREG_PRT6_DM2
#define Pin_LEDBusy__DR CYREG_PRT6_DR
#define Pin_LEDBusy__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_LEDBusy__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_LEDBusy__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_LEDBusy__MASK 0x04u
#define Pin_LEDBusy__PORT 6u
#define Pin_LEDBusy__PRT CYREG_PRT6_PRT
#define Pin_LEDBusy__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_LEDBusy__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_LEDBusy__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_LEDBusy__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_LEDBusy__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_LEDBusy__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_LEDBusy__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_LEDBusy__PS CYREG_PRT6_PS
#define Pin_LEDBusy__SHIFT 2
#define Pin_LEDBusy__SLW CYREG_PRT6_SLW

/* Pin_LEDIdle */
#define Pin_LEDIdle__0__MASK 0x08u
#define Pin_LEDIdle__0__PC CYREG_PRT6_PC3
#define Pin_LEDIdle__0__PORT 6u
#define Pin_LEDIdle__0__SHIFT 3
#define Pin_LEDIdle__AG CYREG_PRT6_AG
#define Pin_LEDIdle__AMUX CYREG_PRT6_AMUX
#define Pin_LEDIdle__BIE CYREG_PRT6_BIE
#define Pin_LEDIdle__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_LEDIdle__BYP CYREG_PRT6_BYP
#define Pin_LEDIdle__CTL CYREG_PRT6_CTL
#define Pin_LEDIdle__DM0 CYREG_PRT6_DM0
#define Pin_LEDIdle__DM1 CYREG_PRT6_DM1
#define Pin_LEDIdle__DM2 CYREG_PRT6_DM2
#define Pin_LEDIdle__DR CYREG_PRT6_DR
#define Pin_LEDIdle__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_LEDIdle__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_LEDIdle__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_LEDIdle__MASK 0x08u
#define Pin_LEDIdle__PORT 6u
#define Pin_LEDIdle__PRT CYREG_PRT6_PRT
#define Pin_LEDIdle__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_LEDIdle__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_LEDIdle__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_LEDIdle__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_LEDIdle__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_LEDIdle__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_LEDIdle__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_LEDIdle__PS CYREG_PRT6_PS
#define Pin_LEDIdle__SHIFT 3
#define Pin_LEDIdle__SLW CYREG_PRT6_SLW

/* timer_clock_2 */
#define timer_clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock_2__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_2__INDEX 0x00u
#define timer_clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_2__PM_ACT_MSK 0x01u
#define timer_clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_2__PM_STBY_MSK 0x01u

/* isr_sendData */
#define isr_sendData__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_sendData__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_sendData__INTC_MASK 0x20000u
#define isr_sendData__INTC_NUMBER 17u
#define isr_sendData__INTC_PRIOR_NUM 7u
#define isr_sendData__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_sendData__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_sendData__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Recieve_Input */
#define Recieve_Input__0__MASK 0x01u
#define Recieve_Input__0__PC CYREG_PRT6_PC0
#define Recieve_Input__0__PORT 6u
#define Recieve_Input__0__SHIFT 0
#define Recieve_Input__AG CYREG_PRT6_AG
#define Recieve_Input__AMUX CYREG_PRT6_AMUX
#define Recieve_Input__BIE CYREG_PRT6_BIE
#define Recieve_Input__BIT_MASK CYREG_PRT6_BIT_MASK
#define Recieve_Input__BYP CYREG_PRT6_BYP
#define Recieve_Input__CTL CYREG_PRT6_CTL
#define Recieve_Input__DM0 CYREG_PRT6_DM0
#define Recieve_Input__DM1 CYREG_PRT6_DM1
#define Recieve_Input__DM2 CYREG_PRT6_DM2
#define Recieve_Input__DR CYREG_PRT6_DR
#define Recieve_Input__INP_DIS CYREG_PRT6_INP_DIS
#define Recieve_Input__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Recieve_Input__LCD_EN CYREG_PRT6_LCD_EN
#define Recieve_Input__MASK 0x01u
#define Recieve_Input__PORT 6u
#define Recieve_Input__PRT CYREG_PRT6_PRT
#define Recieve_Input__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Recieve_Input__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Recieve_Input__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Recieve_Input__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Recieve_Input__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Recieve_Input__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Recieve_Input__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Recieve_Input__PS CYREG_PRT6_PS
#define Recieve_Input__SHIFT 0
#define Recieve_Input__SLW CYREG_PRT6_SLW

/* Transm_Output */
#define Transm_Output__0__MASK 0x40u
#define Transm_Output__0__PC CYREG_PRT6_PC6
#define Transm_Output__0__PORT 6u
#define Transm_Output__0__SHIFT 6
#define Transm_Output__AG CYREG_PRT6_AG
#define Transm_Output__AMUX CYREG_PRT6_AMUX
#define Transm_Output__BIE CYREG_PRT6_BIE
#define Transm_Output__BIT_MASK CYREG_PRT6_BIT_MASK
#define Transm_Output__BYP CYREG_PRT6_BYP
#define Transm_Output__CTL CYREG_PRT6_CTL
#define Transm_Output__DM0 CYREG_PRT6_DM0
#define Transm_Output__DM1 CYREG_PRT6_DM1
#define Transm_Output__DM2 CYREG_PRT6_DM2
#define Transm_Output__DR CYREG_PRT6_DR
#define Transm_Output__INP_DIS CYREG_PRT6_INP_DIS
#define Transm_Output__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Transm_Output__LCD_EN CYREG_PRT6_LCD_EN
#define Transm_Output__MASK 0x40u
#define Transm_Output__PORT 6u
#define Transm_Output__PRT CYREG_PRT6_PRT
#define Transm_Output__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Transm_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Transm_Output__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Transm_Output__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Transm_Output__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Transm_Output__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Transm_Output__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Transm_Output__PS CYREG_PRT6_PS
#define Transm_Output__SHIFT 6
#define Transm_Output__SLW CYREG_PRT6_SLW

/* Timer_sendData_TimerHW */
#define Timer_sendData_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_sendData_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_sendData_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_sendData_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_sendData_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_sendData_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_sendData_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_sendData_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_sendData_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_sendData_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_sendData_TimerHW__PM_ACT_MSK 0x01u
#define Timer_sendData_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_sendData_TimerHW__PM_STBY_MSK 0x01u
#define Timer_sendData_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_sendData_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_sendData_TimerHW__SR0 CYREG_TMR0_SR0

/* isr_BusyToIdle */
#define isr_BusyToIdle__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_BusyToIdle__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_BusyToIdle__INTC_MASK 0x10u
#define isr_BusyToIdle__INTC_NUMBER 4u
#define isr_BusyToIdle__INTC_PRIOR_NUM 7u
#define isr_BusyToIdle__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_BusyToIdle__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_BusyToIdle__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_RisingEdge */
#define isr_RisingEdge__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_RisingEdge__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_RisingEdge__INTC_MASK 0x40u
#define isr_RisingEdge__INTC_NUMBER 6u
#define isr_RisingEdge__INTC_PRIOR_NUM 7u
#define isr_RisingEdge__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_RisingEdge__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_RisingEdge__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_FallingEdge */
#define isr_FallingEdge__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_FallingEdge__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_FallingEdge__INTC_MASK 0x20u
#define isr_FallingEdge__INTC_NUMBER 5u
#define isr_FallingEdge__INTC_PRIOR_NUM 7u
#define isr_FallingEdge__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_FallingEdge__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_FallingEdge__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_LEDCollision */
#define Pin_LEDCollision__0__MASK 0x80u
#define Pin_LEDCollision__0__PC CYREG_PRT3_PC7
#define Pin_LEDCollision__0__PORT 3u
#define Pin_LEDCollision__0__SHIFT 7
#define Pin_LEDCollision__AG CYREG_PRT3_AG
#define Pin_LEDCollision__AMUX CYREG_PRT3_AMUX
#define Pin_LEDCollision__BIE CYREG_PRT3_BIE
#define Pin_LEDCollision__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_LEDCollision__BYP CYREG_PRT3_BYP
#define Pin_LEDCollision__CTL CYREG_PRT3_CTL
#define Pin_LEDCollision__DM0 CYREG_PRT3_DM0
#define Pin_LEDCollision__DM1 CYREG_PRT3_DM1
#define Pin_LEDCollision__DM2 CYREG_PRT3_DM2
#define Pin_LEDCollision__DR CYREG_PRT3_DR
#define Pin_LEDCollision__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_LEDCollision__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_LEDCollision__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_LEDCollision__MASK 0x80u
#define Pin_LEDCollision__PORT 3u
#define Pin_LEDCollision__PRT CYREG_PRT3_PRT
#define Pin_LEDCollision__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_LEDCollision__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_LEDCollision__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_LEDCollision__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_LEDCollision__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_LEDCollision__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_LEDCollision__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_LEDCollision__PS CYREG_PRT3_PS
#define Pin_LEDCollision__SHIFT 7
#define Pin_LEDCollision__SLW CYREG_PRT3_SLW

/* Timer_BusyToIdle_TimerUDB */
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Timer_BusyToIdle_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_BusyToIdle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_BusyToIdle_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* isr_BusyToCollision */
#define isr_BusyToCollision__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_BusyToCollision__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_BusyToCollision__INTC_MASK 0x08u
#define isr_BusyToCollision__INTC_NUMBER 3u
#define isr_BusyToCollision__INTC_PRIOR_NUM 7u
#define isr_BusyToCollision__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_BusyToCollision__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_BusyToCollision__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_BusyToCollision_TimerUDB */
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define Timer_BusyToCollision_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_BusyToCollision_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB14_A0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB14_A1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB14_D0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB14_D1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB14_F0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB14_F1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB15_A0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB15_A1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB15_D0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB15_D1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB15_F0
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB15_F1
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_BusyToCollision_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000078u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
