--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.479 ns
From           : slot_id[2]
To             : dispatch:cmd0|pres_state.fetch
From Clock     : --
To Clock       : inclk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 23.566 ns
From           : ac_dac_ctrl:ac_dac_ctrl_slave|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7lo1:auto_generated|ram_block1a0~portb_address_reg5
To             : dac_clk[32]
From Clock     : inclk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -5.394 ns
From           : smb_data
To             : fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg|reg[0]
From Clock     : --
To Clock       : inclk
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : -6.181 ns
From           : ac_pll:pll0|altpll:altpll_component|_clk3
To             : dac_clk[27]
From Clock     : inclk
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 4.498 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 64.51 MHz ( period = 15.502 ns )
From           : dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle
To             : dispatch:cmd0|altsyncram:buf|altsyncram_dkl3:auto_generated|ram_block1a22~porta_datain_reg0
From Clock     : ac_pll:pll0|altpll:altpll_component|_clk0
To Clock       : ac_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 4.623 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 185.98 MHz ( period = 5.377 ns )
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1|safe_q[0]
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14|ram_block15a18~porta_datain_reg13
From Clock     : ac_pll:pll0|altpll:altpll_component|_clk2
To Clock       : ac_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : id_thermo:id_thermo0|counter:byte_counter|count[1]
To             : id_thermo:id_thermo0|counter:byte_counter|count[1]
From Clock     : ac_pll:pll0|altpll:altpll_component|_clk0
To Clock       : ac_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.667 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[4]
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[4]
From Clock     : ac_pll:pll0|altpll:altpll_component|_clk2
To Clock       : ac_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

