Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sat Oct 18 13:14:07 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FIR_HLS_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.564        0.000                      0                32884        0.046        0.000                      0                32884        4.238        0.000                       0                  9694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.564        0.000                      0                32884        0.046        0.000                      0                32884        4.238        0.000                       0                  9694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.917ns (39.257%)  route 4.514ns (60.743%))
  Logic Levels:           18  (CARRY8=7 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X20Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/Q
                         net (fo=2, routed)           0.130     0.287    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384[1]
    SLICE_X19Y146        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     0.511 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237/O
                         net (fo=1, routed)           0.013     0.524    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237_n_0
    SLICE_X19Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     0.850 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_221/O[5]
                         net (fo=3, routed)           0.823     1.673    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp_fu_3860_p2[5]
    SLICE_X25Y135        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     1.901 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215/O
                         net (fo=1, routed)           0.318     2.219    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.084     2.303 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195/CO[7]
                         net (fo=1, routed)           0.030     2.333    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     2.426 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_194/O[2]
                         net (fo=3, routed)           0.559     2.985    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp7_fu_3876_p2[10]
    SLICE_X30Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     3.068 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159/O
                         net (fo=1, routed)           0.305     3.373    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159_n_0
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     3.641 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.412     4.053    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103_n_10
    SLICE_X27Y132        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     4.110 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149/O
                         net (fo=1, routed)           0.110     4.220    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149_n_0
    SLICE_X28Y132        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.369 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97/O
                         net (fo=1, routed)           0.029     4.398    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97_n_0
    SLICE_X28Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     4.595 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_57/O[7]
                         net (fo=4, routed)           0.514     5.110    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp11_fu_3904_p2[15]
    SLICE_X26Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     5.191 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65/O
                         net (fo=2, routed)           0.098     5.289    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65_n_0
    SLICE_X26Y139        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     5.424 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26/O
                         net (fo=2, routed)           0.257     5.681    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26_n_0
    SLICE_X25Y140        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.138     5.819 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29/O
                         net (fo=1, routed)           0.017     5.836    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     6.023 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_15/O[2]
                         net (fo=6, routed)           0.360     6.383    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp15_fu_3936_p2[18]
    SLICE_X26Y144        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.516 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18/O
                         net (fo=4, routed)           0.254     6.770    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18_n_0
    SLICE_X26Y144        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4/O
                         net (fo=2, routed)           0.238     7.089    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4_n_0
    SLICE_X23Y144        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     7.170 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11/O
                         net (fo=1, routed)           0.013     7.183    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11_n_0
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     7.441 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.033     7.474    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_0_in[21]
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X23Y144        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  2.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK



