
*** Running vivado
    with args -log risc_soc_synth.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source risc_soc_synth.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source risc_soc_synth.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tanveer/PYNQ/YOLO_Tiny/code/test/ip_example'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top risc_soc_synth -part xc7a50ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/tanveer/risc/Non_Pipelined/vivado/risc_np.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'DMEM'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tanveer/risc/Non_Pipelined/vivado/risc_np.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/tanveer/risc/Non_Pipelined/vivado/risc_np.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.859 ; gain = 0.000 ; free physical = 6749 ; free virtual = 12932
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1746.172 ; gain = 146.312 ; free physical = 6743 ; free virtual = 12914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13f589f92

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2127.172 ; gain = 381.000 ; free physical = 6498 ; free virtual = 12659

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f589f92

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6384 ; free virtual = 12545
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13f589f92

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6384 ; free virtual = 12545
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15dc692b8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6384 ; free virtual = 12545
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15dc692b8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6384 ; free virtual = 12545
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15dc692b8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6384 ; free virtual = 12545
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15dc692b8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6383 ; free virtual = 12545
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6383 ; free virtual = 12545
Ending Logic Optimization Task | Checksum: 17fb69a16

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2243.109 ; gain = 0.000 ; free physical = 6383 ; free virtual = 12545

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-8.963 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1191d576d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.883 ; gain = 0.000 ; free physical = 6377 ; free virtual = 12539
Ending Power Optimization Task | Checksum: 1191d576d

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2447.883 ; gain = 204.773 ; free physical = 6377 ; free virtual = 12539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1191d576d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.883 ; gain = 0.000 ; free physical = 6377 ; free virtual = 12539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.883 ; gain = 0.000 ; free physical = 6377 ; free virtual = 12538
Ending Netlist Obfuscation Task | Checksum: 11310dc4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.883 ; gain = 0.000 ; free physical = 6377 ; free virtual = 12538
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2447.883 ; gain = 848.023 ; free physical = 6377 ; free virtual = 12538
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.883 ; gain = 0.000 ; free physical = 6377 ; free virtual = 12538
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.883 ; gain = 0.000 ; free physical = 6377 ; free virtual = 12539
INFO: [Common 17-1381] The checkpoint '/home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file risc_soc_synth_drc_opted.rpt -pb risc_soc_synth_drc_opted.pb -rpx risc_soc_synth_drc_opted.rpx
Command: report_drc -file risc_soc_synth_drc_opted.rpt -pb risc_soc_synth_drc_opted.pb -rpx risc_soc_synth_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (RISC_NP/DU/IDU/alu_rs1_rdata_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (RISC_NP/CU/FSM_onehot_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (RISC_NP/CU/FSM_onehot_current_state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (RISC_NP/DU/IFU/IR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (RISC_NP/DU/IFU/IR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (RISC_NP/DU/IFU/IR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1) which is driven by a register (RISC_NP/DU/IFU/IR_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2) which is driven by a register (RISC_NP/CU/FSM_onehot_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN (net: DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2) which is driven by a register (RISC_NP/DU/IFU/IR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.898 ; gain = 0.000 ; free physical = 6408 ; free virtual = 12572
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 844f50b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.898 ; gain = 0.000 ; free physical = 6408 ; free virtual = 12572
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.898 ; gain = 0.000 ; free physical = 6408 ; free virtual = 12572

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bebe21fc

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2495.906 ; gain = 16.008 ; free physical = 6408 ; free virtual = 12572

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16979c4b3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2527.922 ; gain = 48.023 ; free physical = 6408 ; free virtual = 12572

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16979c4b3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2527.922 ; gain = 48.023 ; free physical = 6408 ; free virtual = 12572
Phase 1 Placer Initialization | Checksum: 16979c4b3

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2527.922 ; gain = 48.023 ; free physical = 6408 ; free virtual = 12572

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a2bc7a39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2527.922 ; gain = 48.023 ; free physical = 6407 ; free virtual = 12571

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6457 ; free virtual = 12621

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c6f4ee67

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6457 ; free virtual = 12621
Phase 2.2 Global Placement Core | Checksum: a6c57ad3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6457 ; free virtual = 12620
Phase 2 Global Placement | Checksum: a6c57ad3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6457 ; free virtual = 12620

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125c66b2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6457 ; free virtual = 12620

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2814eb06

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6456 ; free virtual = 12620

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 975a0e34

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6456 ; free virtual = 12620

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ce20eebe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6456 ; free virtual = 12620

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: a214c452

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6455 ; free virtual = 12619

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13747e163

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6455 ; free virtual = 12619

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dc1b0bdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6455 ; free virtual = 12618

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13dd4b9f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6454 ; free virtual = 12618
Phase 3 Detail Placement | Checksum: 13dd4b9f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6454 ; free virtual = 12618

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: eb3bb90d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: eb3bb90d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6453 ; free virtual = 12617
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d0c1333b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800
Phase 4.1 Post Commit Optimization | Checksum: d0c1333b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d0c1333b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d0c1333b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6656 ; free virtual = 12800
Phase 4.4 Final Placement Cleanup | Checksum: 13578507b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13578507b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800
Ending Placer Task | Checksum: 9c118c7f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6656 ; free virtual = 12800
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2535.926 ; gain = 56.027 ; free physical = 6665 ; free virtual = 12809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6665 ; free virtual = 12809
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6664 ; free virtual = 12809
INFO: [Common 17-1381] The checkpoint '/home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file risc_soc_synth_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6658 ; free virtual = 12802
INFO: [runtcl-4] Executing : report_utilization -file risc_soc_synth_utilization_placed.rpt -pb risc_soc_synth_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file risc_soc_synth_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6679 ; free virtual = 12823
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6654 ; free virtual = 12797

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-2.336 |
Phase 1 Physical Synthesis Initialization | Checksum: 10bea42df

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6652 ; free virtual = 12794

Phase 2 Slr Crossing Optimization
Phase 2 Slr Crossing Optimization | Checksum: 10bea42df

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6652 ; free virtual = 12794
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-2.336 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 10bea42df

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6652 ; free virtual = 12794

Phase 4 Placement Based Optimization
INFO: [Physopt 32-660] Identified 56 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[0].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[0]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[15].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[15]
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[10].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[10]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[2].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[2]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[14].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[14]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[11].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[11]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[4].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[4]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[5].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[5]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[6].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[6]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[3].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[3]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[1].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[1]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[13]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[13]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]_0[1].  Did not re-place instance RISC_NP/DU/IDU/i__carry_i_3
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[13].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[13]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[12].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[12]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[9].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[9]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[1].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[1]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[8].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[8]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[7].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[7]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[11]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[11]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[9]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[9]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[5]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[5]_i_4
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-2.295 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12792
Phase 4 Placement Based Optimization | Checksum: 14a5557e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12792

Phase 5 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 53 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12791
Phase 5 MultiInst Placement Optimization | Checksum: fb8fc357

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12791

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12792
Phase 6 Rewire | Checksum: fb8fc357

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12792

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Critical Cell Optimization | Checksum: fb8fc357

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12792

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: fb8fc357

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12792

Phase 9 Placement Based Optimization
INFO: [Physopt 32-660] Identified 53 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[0].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[0]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[15].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[15]
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[10].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[10]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[2].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[2]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[14].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[14]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[11].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[11]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[4].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[4]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[5].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[5]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[6].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[6]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[3].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[3]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[12].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[12]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[9].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[9]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[13].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[13]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[1].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[1]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[8].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[8]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[7].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[7]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[0].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[13]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[13]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]_0[0].  Did not re-place instance RISC_NP/DU/IDU/i__carry_i_4
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-2.295 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6648 ; free virtual = 12791
Phase 9 Placement Based Optimization | Checksum: 1274f0c35

Time (s): cpu = 00:00:17 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6648 ; free virtual = 12791

Phase 10 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 50 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6647 ; free virtual = 12790
Phase 10 MultiInst Placement Optimization | Checksum: 15fb9a675

Time (s): cpu = 00:00:21 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6647 ; free virtual = 12790

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6647 ; free virtual = 12790
Phase 11 Rewire | Checksum: 15fb9a675

Time (s): cpu = 00:00:21 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6647 ; free virtual = 12790

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 15fb9a675

Time (s): cpu = 00:00:21 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6648 ; free virtual = 12790

Phase 13 Slr Crossing Optimization
Phase 13 Slr Crossing Optimization | Checksum: 15fb9a675

Time (s): cpu = 00:00:21 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6648 ; free virtual = 12790

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 15fb9a675

Time (s): cpu = 00:00:21 ; elapsed = 00:00:03 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6648 ; free virtual = 12790

Phase 15 Placement Based Optimization
INFO: [Physopt 32-660] Identified 50 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[0].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[0]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[15].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[15]
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[10].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[10]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[2].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[2]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[14].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[14]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[11].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[11]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[4].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[4]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[5].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[5]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[6].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[6]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[3].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[3]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[12].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[12]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[9].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[9]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[13].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[13]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[1].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[1]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[8].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[8]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[7].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[7]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6647 ; free virtual = 12790
Phase 15 Placement Based Optimization | Checksum: 1be8813aa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6647 ; free virtual = 12790

Phase 16 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 50 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[2].  Did not re-place instance RISC_NP/DU/IFU/ex_data[2]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789
Phase 16 MultiInst Placement Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6645 ; free virtual = 12788
Phase 17 Rewire | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6645 ; free virtual = 12788

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6645 ; free virtual = 12788

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 11 nets.  Swapped 130 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 130 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.148 | TNS=-0.981 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789
Phase 27 Critical Pin Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: f1c839b2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6646 ; free virtual = 12789

Phase 29 Placement Based Optimization
INFO: [Physopt 32-660] Identified 85 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[11].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[11]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[4].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[4]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[5].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[5]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[6].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[6]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[3].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[3]
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/Q[4].  Re-placed instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[4]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_2.  Re-placed instance RISC_NP/DU/IDU/ex_data[15]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_0[0].  Did not re-place instance RISC_NP/DU/IDU/i__carry__0_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[15].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[15]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[12].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[12]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/Q[5].  Re-placed instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[5]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_0[1].  Did not re-place instance RISC_NP/DU/IDU/i__carry__0_i_3
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[5].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[5]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[9].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[9]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/Q[8].  Re-placed instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[8]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs2_rdata_reg[11]_0[0].  Did not re-place instance RISC_NP/DU/IDU/i__carry__1_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/Q[1].  Did not re-place instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[1]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]_0[1].  Did not re-place instance RISC_NP/DU/IDU/i__carry_i_3
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[1].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[1]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/S[1].  Re-placed instance RISC_NP/DU/IDU/rslt_r0_carry_i_3
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[7].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_3[3].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry__0_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[13].  Did not re-place instance RISC_NP/DU/IFU/ex_data[13]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[13].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[13]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[1].  Did not re-place instance RISC_NP/DU/IFU/ex_data[1]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[1].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[1]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[8].  Did not re-place instance RISC_NP/DU/IFU/ex_data[8]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[8].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[8]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[7].  Did not re-place instance RISC_NP/DU/IFU/ex_data[7]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[7].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[7]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[0].  Did not re-place instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[0]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/S[0].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry_i_4
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[8].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[8]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[11]_2[0].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry__1_i_4
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/Q[0].  Re-placed instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[0]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]_0[0].  Re-placed instance RISC_NP/DU/IDU/i__carry_i_4
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/Q[6].  Re-placed instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[6]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_3[2].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry__0_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[0].  Did not re-place instance RISC_NP/DU/IFU/ex_data[0]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[0].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[0]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[6].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[6]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_3[0].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry__0_i_4
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/Q[2].  Re-placed instance RISC_NP/DU/IDU/alu_rs2_rdata_reg[2]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/S[2].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_0[3].  Did not re-place instance RISC_NP/DU/IDU/i__carry__0_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[13]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[13]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[14].  Did not re-place instance RISC_NP/DU/IFU/ex_data[14]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[14].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[14]
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[3].  Re-placed instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]_0[3].  Did not re-place instance RISC_NP/DU/IDU/i__carry_i_1
INFO: [Physopt 32-663] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[10]_0.  Re-placed instance RISC_NP/DU/IDU/ex_data[10]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[10].  Did not re-place instance RISC_NP/DU/IFU/ex_data[10]_i_1
INFO: [Physopt 32-662] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[10].  Did not re-place instance RISC_NP/DU/EXU/ex_data_reg[10]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[12].  Did not re-place instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[12]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_4[0].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry__2_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[7]_0[2].  Did not re-place instance RISC_NP/DU/IDU/i__carry__0_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[11]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[11]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[3]_0[2].  Did not re-place instance RISC_NP/DU/IDU/i__carry_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[9]_0.  Did not re-place instance RISC_NP/DU/IDU/ex_data[9]_i_4
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[15]_0[9].  Did not re-place instance RISC_NP/DU/IDU/alu_rs1_rdata_reg[9]
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IDU/alu_rs1_rdata_reg[11]_2[1].  Did not re-place instance RISC_NP/DU/IDU/rslt_r0_carry__1_i_3
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.148 | TNS=-0.941 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12787
Phase 29 Placement Based Optimization | Checksum: 14380d641

Time (s): cpu = 00:00:39 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12787

Phase 30 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 60 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[12].  Did not re-place instance RISC_NP/DU/IFU/ex_data[12]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[9].  Did not re-place instance RISC_NP/DU/IFU/ex_data[9]_i_2/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_1/O
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[15].  Did not re-place instance RISC_NP/DU/IFU/ex_data[15]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12787
Phase 30 MultiInst Placement Optimization | Checksum: df798e53

Time (s): cpu = 00:00:40 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12787

Phase 31 Slr Crossing Optimization
Phase 31 Slr Crossing Optimization | Checksum: df798e53

Time (s): cpu = 00:00:41 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12787

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.148 | TNS=-0.941 |
INFO: [Physopt 32-702] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_1/O
INFO: [Physopt 32-702] Processed net RISC_NP/DU/IFU/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[4].  Did not re-place instance RISC_NP/DU/IFU/ex_data[4]_i_2/O
INFO: [Physopt 32-735] Processed net RISC_NP/DU/IFU/li_lw[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.148 | TNS=-0.794 |
INFO: [Physopt 32-702] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_1/O
INFO: [Physopt 32-702] Processed net RISC_NP/DU/IFU/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[11].  Did not re-place instance RISC_NP/DU/IFU/ex_data[11]_i_2/O
INFO: [Physopt 32-735] Processed net RISC_NP/DU/IFU/li_lw[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.143 | TNS=-0.646 |
INFO: [Physopt 32-702] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[5].  Did not re-place instance RISC_NP/DU/IFU/ex_data[5]_i_1/O
INFO: [Physopt 32-735] Processed net RISC_NP/DU/IFU/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-0.508 |
INFO: [Physopt 32-702] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_1/O
INFO: [Physopt 32-702] Processed net RISC_NP/DU/IFU/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/li_lw[6].  Did not re-place instance RISC_NP/DU/IFU/ex_data[6]_i_2/O
INFO: [Physopt 32-735] Processed net RISC_NP/DU/IFU/li_lw[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-0.371 |
INFO: [Physopt 32-702] Processed net RISC_NP/DU/EXU/ex_data_reg[15]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net RISC_NP/DU/IFU/D[3].  Did not re-place instance RISC_NP/DU/IFU/ex_data[3]_i_1/O
INFO: [Physopt 32-735] Processed net RISC_NP/DU/IFU/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.247 |
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.247 |
Phase 32 Critical Path Optimization | Checksum: 10b63e51e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6643 ; free virtual = 12786

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.247 |
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.  Did not re-place instance DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3
INFO: [Physopt 32-702] Processed net DMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net IMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-0.247 |
Phase 33 Critical Path Optimization | Checksum: 10b63e51e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6643 ; free virtual = 12786

Phase 34 BRAM Enable Optimization
Removing net DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_2.
Removing net DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1.
Phase 34 BRAM Enable Optimization | Checksum: d5381ab4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6643 ; free virtual = 12786
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6643 ; free virtual = 12786
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.032 | TNS=-0.057 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Placement Based       |          0.000  |          0.081  |            0  |              0  |                    18  |           0  |           4  |  00:00:04  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:02  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.132  |          1.314  |            0  |              0  |                    11  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.066  |          0.190  |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.050  |          0.694  |            0  |              0  |                     5  |           0  |           2  |  00:00:01  |
|  Total                 |          0.248  |          2.279  |            0  |              2  |                    36  |           0  |          33  |  00:00:06  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6643 ; free virtual = 12786
Ending Physical Synthesis Task | Checksum: 1bb166bcd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6643 ; free virtual = 12786
INFO: [Common 17-83] Releasing license: Implementation
548 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12786
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6644 ; free virtual = 12786
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6642 ; free virtual = 12786
INFO: [Common 17-1381] The checkpoint '/home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f2347f1f ConstDB: 0 ShapeSum: 3435d515 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 117e78845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6535 ; free virtual = 12678
Post Restoration Checksum: NetGraph: 5a6f34af NumContArr: bd785396 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 117e78845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6535 ; free virtual = 12678

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 117e78845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6502 ; free virtual = 12645

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 117e78845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6502 ; free virtual = 12645
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 247670bd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6492 ; free virtual = 12635
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.111 | TNS=-0.713 | WHS=-0.221 | THS=-12.622|

Phase 2 Router Initialization | Checksum: 195927188

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6492 ; free virtual = 12635

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 292
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 292
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23dec8be4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6490 ; free virtual = 12633
INFO: [Route 35-580] Design has 5 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                          RISC_NP/DU/EXU/ex_data_reg[13]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                           RISC_NP/DU/EXU/ex_data_reg[8]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                           RISC_NP/DU/EXU/ex_data_reg[7]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                          RISC_NP/DU/EXU/ex_data_reg[11]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                               RISC_NP/DU/IFU/PC_reg[15]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.097 | TNS=-0.238 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1de05ad42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.097 | TNS=-0.364 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1881734c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
Phase 4 Rip-up And Reroute | Checksum: 1881734c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 164ec471e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 13a6b1fa4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 19bb7d4ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
Phase 5.1 TNS Cleanup | Checksum: 19bb7d4ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19bb7d4ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
Phase 5 Delay and Skew Optimization | Checksum: 19bb7d4ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c5c09dc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c5c09dc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
Phase 6 Post Hold Fix | Checksum: 1c5c09dc1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 198785d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 198785d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.105876 %
  Global Horizontal Routing Utilization  = 0.132353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 198785d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 198785d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1bb9e9a43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12632

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6521 ; free virtual = 12664
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.017. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 12ee68314

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 12694
Phase 11 Incr Placement Change | Checksum: 1bb9e9a43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 12694

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: bae4bba5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 12694
Post Restoration Checksum: NetGraph: 159740b8 NumContArr: dfd8bd10 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: f56ffdc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6521 ; free virtual = 12664

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: f56ffdc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6491 ; free virtual = 12634

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: f56ffdc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6491 ; free virtual = 12634

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 191167263

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.032 | WHS=0.085  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: 191167263

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 1f5b842bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.097 | TNS=-0.369 | WHS=-0.221 | THS=-12.622|

Phase 13 Router Initialization | Checksum: 167e44b3b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.105876 %
  Global Horizontal Routing Utilization  = 0.132353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 17ee5af74

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-580] Design has 5 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                           RISC_NP/DU/EXU/ex_data_reg[8]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                          RISC_NP/DU/EXU/ex_data_reg[13]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                          RISC_NP/DU/EXU/ex_data_reg[11]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                           RISC_NP/DU/EXU/ex_data_reg[7]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                               RISC_NP/DU/IFU/PC_reg[15]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.097 | TNS=-0.364 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 19d9c402f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.097 | TNS=-0.349 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: ed84c111

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
Phase 15 Rip-up And Reroute | Checksum: ed84c111

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 142e32629

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 13e0d6059

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: dd589361

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
Phase 16.1 TNS Cleanup | Checksum: dd589361

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: dd589361

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
Phase 16 Delay and Skew Optimization | Checksum: dd589361

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1171ddaf6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=0.083  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1171ddaf6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
Phase 17 Post Hold Fix | Checksum: 1171ddaf6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1274c4d15

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1274c4d15

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6487 ; free virtual = 12631

Phase 19 Reset Design
INFO: [Route 35-307] 296 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 5da923a1 NumContArr: fb3f26be Constraints: 0 Timing: 631de5db
Phase 19 Reset Design | Checksum: 1bc06303a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6481 ; free virtual = 12624

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.017 | TNS=-0.032 | WHS=0.085  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 2357e5117

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6481 ; free virtual = 12624
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12714

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
583 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12714
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12714
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2535.926 ; gain = 0.000 ; free physical = 6570 ; free virtual = 12715
INFO: [Common 17-1381] The checkpoint '/home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file risc_soc_synth_drc_routed.rpt -pb risc_soc_synth_drc_routed.pb -rpx risc_soc_synth_drc_routed.rpx
Command: report_drc -file risc_soc_synth_drc_routed.rpt -pb risc_soc_synth_drc_routed.pb -rpx risc_soc_synth_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file risc_soc_synth_methodology_drc_routed.rpt -pb risc_soc_synth_methodology_drc_routed.pb -rpx risc_soc_synth_methodology_drc_routed.rpx
Command: report_methodology -file risc_soc_synth_methodology_drc_routed.rpt -pb risc_soc_synth_methodology_drc_routed.pb -rpx risc_soc_synth_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file risc_soc_synth_power_routed.rpt -pb risc_soc_synth_power_summary_routed.pb -rpx risc_soc_synth_power_routed.rpx
Command: report_power -file risc_soc_synth_power_routed.rpt -pb risc_soc_synth_power_summary_routed.pb -rpx risc_soc_synth_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
595 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file risc_soc_synth_route_status.rpt -pb risc_soc_synth_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file risc_soc_synth_timing_summary_routed.rpt -pb risc_soc_synth_timing_summary_routed.pb -rpx risc_soc_synth_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file risc_soc_synth_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file risc_soc_synth_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file risc_soc_synth_bus_skew_routed.rpt -pb risc_soc_synth_bus_skew_routed.pb -rpx risc_soc_synth_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6563 ; free virtual = 12707

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.017 | TNS=-0.032 | WHS=0.085 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bf38ec83

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6563 ; free virtual = 12707

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.017 | TNS=-0.032 | WHS=0.085 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: RISC_NP/DU/EXU/ex_data_reg[15]_0[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: RISC_NP/DU/IFU/D[4].
INFO: [Physopt 32-710] Processed net RISC_NP/DU/IFU/D[4]. Critical path length was reduced through logic transformation on cell RISC_NP/DU/IFU/ex_data[4]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.014. Path group: sys_clk_pin. Processed net: RISC_NP/DU/IFU/li_lw[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: RISC_NP/DU/EXU/ex_data_reg[15]_0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: RISC_NP/DU/IFU/D[15].
INFO: [Physopt 32-710] Processed net RISC_NP/DU/IFU/D[15]. Critical path length was reduced through logic transformation on cell RISC_NP/DU/IFU/ex_data[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net RISC_NP/DU/IFU/li_lw[15]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.085 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.085 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1bf38ec83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12658
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12658
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.085 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.047  |          0.032  |            0  |              0  |                     2  |           0  |           1  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12658
Ending Physical Synthesis Task | Checksum: 1bf38ec83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12658
INFO: [Common 17-83] Releasing license: Implementation
626 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6571 ; free virtual = 12717
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6571 ; free virtual = 12717
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2611.566 ; gain = 0.000 ; free physical = 6571 ; free virtual = 12718
INFO: [Common 17-1381] The checkpoint '/home/tanveer/risc/Non_Pipelined/vivado/risc_np.runs/impl_1/risc_soc_synth_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file risc_soc_synth_timing_summary_postroute_physopted.rpt -pb risc_soc_synth_timing_summary_postroute_physopted.pb -rpx risc_soc_synth_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file risc_soc_synth_bus_skew_postroute_physopted.rpt -pb risc_soc_synth_bus_skew_postroute_physopted.pb -rpx risc_soc_synth_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 16:26:27 2023...
