0.7
2020.1
May 27 2020
20:09:33
C:/Users/lenovo/Desktop/FPGALock-master/lock.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/lenovo/Desktop/FPGALock-master/lock.srcs/sources_1/new/clock_make.v,1607860476,verilog,,C:/Users/lenovo/Desktop/FPGALock-master/lock.srcs/sources_1/new/digital_put.v,,clock_make,,,,,,,,
C:/Users/lenovo/Desktop/FPGALock-master/lock.srcs/sources_1/new/digital_put.v,1607834645,verilog,,C:/Users/lenovo/Desktop/FPGALock-master/lock.srcs/sources_1/new/lock.v,,digital_put,,,,,,,,
C:/Users/lenovo/Desktop/FPGALock-master/lock.srcs/sources_1/new/lock.v,1607954422,verilog,,,,lock,,,,,,,,
