{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731397378265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731397378265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 15:42:58 2024 " "Processing started: Tue Nov 12 15:42:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731397378265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731397378265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2023063114THR -c 2023063114THR " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2023063114THR -c 2023063114THR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731397378265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731397378631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT24 " "Found entity 1: CNT24" {  } { { "CNT24.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/CNT24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731397378676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731397378676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_14194.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t_14194.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_14194 " "Found entity 1: T_14194" {  } { { "T_14194.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/T_14194.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731397378677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731397378677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2023063114thr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2023063114thr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2023063114THR " "Found entity 1: 2023063114THR" {  } { { "2023063114THR.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731397378678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731397378678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2023063114THR " "Elaborating entity \"2023063114THR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731397378710 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst7 " "Block or symbol \"GND\" of instance \"inst7\" overlaps another block or symbol" {  } { { "2023063114THR.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 408 888 920 440 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1731397378711 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "2023063114THR.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 416 888 920 448 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1731397378712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:ist88 " "Elaborating entity \"74160\" for hierarchy \"74160:ist88\"" {  } { { "2023063114THR.bdf" "ist88" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 192 424 544 376 "ist88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731397378728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:ist88 " "Elaborated megafunction instantiation \"74160:ist88\"" {  } { { "2023063114THR.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 192 424 544 376 "ist88" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731397378729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:ist66 " "Elaborating entity \"7447\" for hierarchy \"7447:ist66\"" {  } { { "2023063114THR.bdf" "ist66" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 664 648 768 824 "ist66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731397378742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:ist66 " "Elaborated megafunction instantiation \"7447:ist66\"" {  } { { "2023063114THR.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 664 648 768 824 "ist66" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731397378744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst1 " "Elaborating entity \"74194\" for hierarchy \"74194:inst1\"" {  } { { "2023063114THR.bdf" "inst1" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 768 176 296 960 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731397378754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst1 " "Elaborated megafunction instantiation \"74194:inst1\"" {  } { { "2023063114THR.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E7/2023063114THR.bdf" { { 768 176 296 960 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731397378755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731397379341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731397379600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731397379600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731397379631 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731397379631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731397379631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731397379631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731397379644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 15:42:59 2024 " "Processing ended: Tue Nov 12 15:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731397379644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731397379644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731397379644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731397379644 ""}
