// Seed: 2552092913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  assign id_4 = id_3;
  wire id_5;
  assign id_3 = -1;
  module_3 modCall_1 (id_5);
endmodule
module module_1;
  wand id_1 = id_1 ? 1 : -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri id_0
);
  wire id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  initial id_1 = -1;
  wire id_2;
  wire id_3;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 = -1;
    end
  end
endmodule
