<stg><name>lstm_function_Pipeline_VITIS_LOOP_59_1</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln59 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %j_3 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln59 = icmp_eq  i4 %j_3, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln59 = add i4 %j_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %VITIS_LOOP_10_2.lr.ph.i.loopexit5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln59 = zext i4 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %lstm_weights_0_txt_0_addr = getelementptr i16 %lstm_weights_0_txt_0, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="lstm_weights_0_txt_0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="4">
<![CDATA[
for.inc.split:5 %lstm_weights_0_txt_0_load = load i4 %lstm_weights_0_txt_0_addr

]]></Node>
<StgValue><ssdm name="lstm_weights_0_txt_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:7 %store_ln59 = store i4 %add_ln59, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i.loopexit5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln59"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %matrix_row_addr = getelementptr i16 %matrix_row, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="matrix_row_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="4">
<![CDATA[
for.inc.split:5 %lstm_weights_0_txt_0_load = load i4 %lstm_weights_0_txt_0_addr

]]></Node>
<StgValue><ssdm name="lstm_weights_0_txt_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc.split:6 %store_ln60 = store i16 %lstm_weights_0_txt_0_load, i8 %matrix_row_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:8 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="matrix_row" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="matrix_row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="lstm_weights_0_txt_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="lstm_weights_0_txt_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="j" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln59" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="j" to="store_ln59" fromId="5" toId="6">
</dataflow>
<dataflow id="40" from="j" to="j_3" fromId="5" toId="8">
</dataflow>
<dataflow id="41" from="j_3" to="icmp_ln59" fromId="8" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_42" to="icmp_ln59" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="44" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_46" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_46" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_46" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="50" from="j_3" to="add_ln59" fromId="8" toId="11">
</dataflow>
<dataflow id="52" from="StgValue_51" to="add_ln59" fromId="51" toId="11">
</dataflow>
<dataflow id="53" from="icmp_ln59" to="br_ln59" fromId="9" toId="12">
</dataflow>
<dataflow id="54" from="j_3" to="zext_ln59" fromId="8" toId="13">
</dataflow>
<dataflow id="55" from="lstm_weights_0_txt_0" to="lstm_weights_0_txt_0_addr" fromId="34" toId="14">
</dataflow>
<dataflow id="57" from="StgValue_56" to="lstm_weights_0_txt_0_addr" fromId="56" toId="14">
</dataflow>
<dataflow id="58" from="zext_ln59" to="lstm_weights_0_txt_0_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="59" from="lstm_weights_0_txt_0_addr" to="lstm_weights_0_txt_0_load" fromId="14" toId="15">
</dataflow>
<dataflow id="60" from="add_ln59" to="store_ln59" fromId="11" toId="16">
</dataflow>
<dataflow id="61" from="j" to="store_ln59" fromId="5" toId="16">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecPipeline" to="specpipeline_ln59" fromId="62" toId="17">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln59" fromId="64" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln59" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specpipeline_ln59" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specpipeline_ln59" fromId="66" toId="17">
</dataflow>
<dataflow id="71" from="empty_0" to="specpipeline_ln59" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopName" to="specloopname_ln59" fromId="72" toId="18">
</dataflow>
<dataflow id="75" from="empty_15" to="specloopname_ln59" fromId="74" toId="18">
</dataflow>
<dataflow id="76" from="matrix_row" to="matrix_row_addr" fromId="33" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_56" to="matrix_row_addr" fromId="56" toId="19">
</dataflow>
<dataflow id="78" from="zext_ln59" to="matrix_row_addr" fromId="13" toId="19">
</dataflow>
<dataflow id="79" from="lstm_weights_0_txt_0_addr" to="lstm_weights_0_txt_0_load" fromId="14" toId="20">
</dataflow>
<dataflow id="80" from="lstm_weights_0_txt_0_load" to="store_ln60" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="matrix_row_addr" to="store_ln60" fromId="19" toId="21">
</dataflow>
<dataflow id="82" from="icmp_ln59" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
