<?xml version='1.0' encoding='utf-8'?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://graphml.graphdrawing.org/xmlns http://graphml.graphdrawing.org/xmlns/1.0/graphml.xsd">
  <key id="d11" for="edge" attr.name="created_at" attr.type="long" />
  <key id="d10" for="edge" attr.name="file_path" attr.type="string" />
  <key id="d9" for="edge" attr.name="source_id" attr.type="string" />
  <key id="d8" for="edge" attr.name="keywords" attr.type="string" />
  <key id="d7" for="edge" attr.name="description" attr.type="string" />
  <key id="d6" for="edge" attr.name="weight" attr.type="double" />
  <key id="d5" for="node" attr.name="created_at" attr.type="long" />
  <key id="d4" for="node" attr.name="file_path" attr.type="string" />
  <key id="d3" for="node" attr.name="source_id" attr.type="string" />
  <key id="d2" for="node" attr.name="description" attr.type="string" />
  <key id="d1" for="node" attr.name="entity_type" attr.type="string" />
  <key id="d0" for="node" attr.name="entity_id" attr.type="string" />
  <graph edgedefault="undirected">
    <node id="DMA">
      <data key="d0">DMA</data>
      <data key="d1">method</data>
      <data key="d2">DMA (Direct Memory Access) is a method that allows I/O devices to transfer data directly to and from main memory without involving the CPU.&lt;SEP&gt;DMA refers to Direct Memory Access, a method that allows hardware components to directly access system memory without CPU intervention during data transfers.</data>
      <data key="d3">chunk-08b1a8b3f922d005c9811f3b79ed98e3&lt;SEP&gt;chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966912</data>
    </node>
    <node id="Main Memory">
      <data key="d0">Main Memory</data>
      <data key="d1">artifact</data>
      <data key="d2">Main memory is the primary storage component in a computer system used for storing data and instructions.&lt;SEP&gt;Main memory stores data and instructions currently in use by the CPU.&lt;SEP&gt;Main memory is a primary storage component where data is temporarily held during processing and I/O operations.&lt;SEP&gt;Main memory is a component of the computer system that stores data and is accessible by both the CPU and external devices.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a&lt;SEP&gt;chunk-c087dea9f41cf22f5e1a8fbd49c2182e&lt;SEP&gt;chunk-a43a0bff0513846a7b62552d93d29c74&lt;SEP&gt;chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967080</data>
    </node>
    <node id="I/O Device">
      <data key="d0">I/O Device</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O device refers to any peripheral device that communicates with the computer system by sending or receiving data.&lt;SEP&gt;An I/O device is a peripheral component that communicates with the CPU and may generate interrupt requests when ready.&lt;SEP&gt;I/O device refers to peripheral equipment used for input and output operations that communicate with the CPU through interrupt requests.&lt;SEP&gt;The I/O device is a hardware component responsible for preparing data for input or output and signaling the DMA controller when ready.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-08b1a8b3f922d005c9811f3b79ed98e3&lt;SEP&gt;chunk-d9e6d15f744c7305ca7d60880a6381b6&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966912</data>
    </node>
    <node id="CPU">
      <data key="d0">CPU</data>
      <data key="d1">artifact</data>
      <data key="d2">CPU, the Central Processing Unit, is the primary processing component of a computer system, serving as the core of its architectural design. It is responsible for executing instructions fetched from memory, performing arithmetic and logical operations through its Arithmetic Logic Unit (ALU), and managing the flow of data across system components. The CPU oversees all system operations, coordinating tasks between software applications and hardware elements, and plays a central role in managing input/output (I/O) processes by issuing commands and reading status signals through the I/O interface. It is tasked with handling interrupt requests, detecting signals from peripheral devices and system events, and managing the interruption of program execution to address urgent tasks such as hardware signals or time-sensitive operations. This includes executing interrupt service programs and responding to external stimuli in a timely and efficient manner. Additionally, the CPU manages DMA (Direct Memory Access) operations by initializing the DMA controller and temporarily relinquishing control of the system bus to allow the DMA controller to handle data transfers independently, thereby improving system efficiency. After data transfer completion, the CPU performs post-processing tasks to ensure data integrity and operational continuity. Consistently described as the central component driving computation and system coordination, the CPU integrates instruction execution, data management, interrupt handling, and I/O control, establishing its fundamental role in the functionality and performance of computing systems.&lt;SEP&gt;CPU is the central processing unit, which is bypassed during data transfers in DMA mode to reduce processing overhead.&lt;SEP&gt;CPU is the central processing unit responsible for executing initialization programs, issuing commands, and querying device status during I/O operations.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a&lt;SEP&gt;chunk-cf6b9c226ca3b2608b5f06be919d2f78&lt;SEP&gt;chunk-d9e6d15f744c7305ca7d60880a6381b6&lt;SEP&gt;chunk-5b39ca8d8912721150379240e1b18770&lt;SEP&gt;chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-c087dea9f41cf22f5e1a8fbd49c2182e&lt;SEP&gt;chunk-08b1a8b3f922d005c9811f3b79ed98e3&lt;SEP&gt;chunk-11164f80acaa191542c607dd77b4bf89&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b&lt;SEP&gt;chunk-b1ff6047029c8a2aee70916cb8dd575e&lt;SEP&gt;chunk-0d8935ce9bd8607bca4267af692221b6&lt;SEP&gt;chunk-6876428dd42a0ca26ea6d7ef9718d4c1&lt;SEP&gt;chunk-a43a0bff0513846a7b62552d93d29c74&lt;SEP&gt;chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-be16a52421e09740f425560cea4aa97b&lt;SEP&gt;chunk-d37f763dacfa5481b7d9737db68dc3fb&lt;SEP&gt;chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Stop CPU Access">
      <data key="d0">Stop CPU Access</data>
      <data key="d1">method</data>
      <data key="d2">Stop CPU Access is a DMA strategy where the CPU halts its access to main memory during DMA data transfer.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966307</data>
    </node>
    <node id="Cycle Stealing">
      <data key="d0">Cycle Stealing</data>
      <data key="d1">method</data>
      <data key="d2">Cycle Stealing is a DMA technique where the I/O device temporarily takes over a memory cycle to transfer data, prioritizing I/O operations.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966307</data>
    </node>
    <node id="Alternate CPU and DMA Access">
      <data key="d0">Alternate CPU and DMA Access</data>
      <data key="d1">method</data>
      <data key="d2">Alternate CPU and DMA Access is a DMA method that divides the CPU’s work cycle into two parts, one dedicated to CPU access and another to DMA access.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966307</data>
    </node>
    <node id="Memory Access Conflict">
      <data key="d0">Memory Access Conflict</data>
      <data key="d1">concept</data>
      <data key="d2">Memory Access Conflict occurs when both the CPU and I/O device attempt to access main memory simultaneously, potentially causing data integrity issues.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966307</data>
    </node>
    <node id="Data Transfer Rate">
      <data key="d0">Data Transfer Rate</data>
      <data key="d1">concept</data>
      <data key="d2">Data Transfer Rate refers to the speed at which data is moved between devices and memory, a critical factor for high-performance I/O operations.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966309</data>
    </node>
    <node id="Bus Control">
      <data key="d0">Bus Control</data>
      <data key="d1">concept</data>
      <data key="d2">Bus Control refers to the management of access to the system bus, especially in scenarios involving multiple devices competing for access.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966309</data>
    </node>
    <node id="Memory Cycle">
      <data key="d0">Memory Cycle</data>
      <data key="d1">concept</data>
      <data key="d2">Memory Cycle is the time required to complete a single memory access operation, essential for timing in DMA operations.</data>
      <data key="d3">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966309</data>
    </node>
    <node id="Data Buffer Register">
      <data key="d0">Data Buffer Register</data>
      <data key="d1">artifact</data>
      <data key="d2">The Data Buffer Register is used to temporarily store data being transferred between the CPU or memory and the I/O interface.&lt;SEP&gt;Data buffer register, also known as data port, is a hardware component in the I/O interface used to temporarily hold data during transfer.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1&lt;SEP&gt;chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Status Register">
      <data key="d0">Status Register</data>
      <data key="d1">artifact</data>
      <data key="d2">The Status Register records the operational status information of the I/O interface and connected devices.&lt;SEP&gt;The status register in the I/O interface holds readiness and operational status information reported by the peripheral device, which is then forwarded to the CPU.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770&lt;SEP&gt;chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966778</data>
    </node>
    <node id="Control Register">
      <data key="d0">Control Register</data>
      <data key="d1">artifact</data>
      <data key="d2">The Control Register holds control information from the CPU intended for external devices.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966332</data>
    </node>
    <node id="I/O Interface">
      <data key="d0">I/O Interface</data>
      <data key="d1">artifact</data>
      <data key="d2">The I/O Interface is a hardware component that manages data transfer between the CPU and peripheral devices.&lt;SEP&gt;I/O Interface is a hardware component that facilitates communication between a computer and external devices, with various types based on data transfer methods, control strategies, and programmability.&lt;SEP&gt;I/O Interface, also known as I/O controller, serves as the interface between the host system and peripheral devices, enabling information exchange and resolving differences in working methods, data formats, and speeds.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe&lt;SEP&gt;chunk-5b39ca8d8912721150379240e1b18770&lt;SEP&gt;chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="I/O Control Logic">
      <data key="d0">I/O Control Logic</data>
      <data key="d1">artifact</data>
      <data key="d2">The I/O Control Logic interprets commands from the control register and manages data flow and signal transmission to external devices.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966332</data>
    </node>
    <node id="Data Line">
      <data key="d0">Data Line</data>
      <data key="d1">artifact</data>
      <data key="d2">The Data Line transmits read/write data, status information, control signals, and interrupt type codes between the CPU and I/O interface.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966332</data>
    </node>
    <node id="Address Line">
      <data key="d0">Address Line</data>
      <data key="d1">artifact</data>
      <data key="d2">The Address Line carries the address of the register within the I/O interface that is to be accessed.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966332</data>
    </node>
    <node id="Control Line">
      <data key="d0">Control Line</data>
      <data key="d1">artifact</data>
      <data key="d2">The Control Line transmits read/write signals, interrupt requests and responses, arbitration signals, and handshake signals.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966332</data>
    </node>
    <node id="I/O Instruction">
      <data key="d0">I/O Instruction</data>
      <data key="d1">method</data>
      <data key="d2">I/O Instructions are specialized commands used to access I/O registers and are restricted to use in operating system kernel-level I/O software.&lt;SEP&gt;I/O instructions are machine-level commands used by the CPU to communicate and exchange data with I/O devices.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f&lt;SEP&gt;chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966501</data>
    </node>
    <node id="Privilege Instruction">
      <data key="d0">Privilege Instruction</data>
      <data key="d1">concept</data>
      <data key="d2">A Privilege Instruction is a type of instruction that can only be executed in privileged mode, such as in the operating system kernel, and includes I/O instructions.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966334</data>
    </node>
    <node id="Peripheral Device">
      <data key="d0">Peripheral Device</data>
      <data key="d1">artifact</data>
      <data key="d2">A Peripheral Device is an external hardware component connected to the computer system via the I/O interface for input/output operations.</data>
      <data key="d3">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966334</data>
    </node>
    <node id="Interrupt Response Process">
      <data key="d0">Interrupt Response Process</data>
      <data key="d1">concept</data>
      <data key="d2">The interrupt response process is a sequence of hardware-implemented operations that occur when a CPU responds to an interrupt, including disabling interrupts, saving the program breakpoint, and initiating the interrupt service routine.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966355</data>
    </node>
    <node id="Interrupt Implicit Instruction">
      <data key="d0">Interrupt Implicit Instruction</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt implicit instruction refers to a series of automatic hardware operations performed during interrupt handling, not a formal instruction in the instruction set but a conceptual description of hardware actions.&lt;SEP&gt;The interrupt implicit instruction is a hardware mechanism that performs the initial steps of interrupt handling, including disabling interrupts and saving the breakpoint.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Interrupt Service Program">
      <data key="d0">Interrupt Service Program</data>
      <data key="d1">content</data>
      <data key="d2">The interrupt service program is a sequence of instructions executed by the CPU in response to an interrupt signal.&lt;SEP&gt;The interrupt service program is the software component responsible for executing specific tasks in response to an interrupt, located after the interrupt addressing phase.&lt;SEP&gt;The interrupt service program is a specific routine executed by the CPU in response to a valid interrupt request.&lt;SEP&gt;The interrupt service program is a software routine executed by the CPU in response to an interrupt signal from an I/O device.&lt;SEP&gt;Interrupt service program is a segment of code executed by the CPU in response to an interrupt request to handle data transfer or system events.&lt;SEP&gt;The interrupt service program is the code executed by the CPU in response to an interrupt request.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b&lt;SEP&gt;chunk-a43a0bff0513846a7b62552d93d29c74&lt;SEP&gt;chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-be16a52421e09740f425560cea4aa97b&lt;SEP&gt;chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Disable Interrupts">
      <data key="d0">Disable Interrupts</data>
      <data key="d1">method</data>
      <data key="d2">Disabling interrupts ensures that no higher-priority interrupts interfere during the protection of the program's breakpoint and context.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966355</data>
    </node>
    <node id="Save Breakpoint">
      <data key="d0">Save Breakpoint</data>
      <data key="d1">operation</data>
      <data key="d2">Saving the breakpoint involves storing the address of the next instruction to be executed, ensuring the program can resume correctly after the interrupt service routine.&lt;SEP&gt;Saving the breakpoint records the exact location in the program where execution was interrupted, allowing for correct resumption afterward.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Program Counter">
      <data key="d0">Program Counter</data>
      <data key="d1">artifact</data>
      <data key="d2">The Program Counter is a register that holds the address of the next instruction to be executed.&lt;SEP&gt;The program counter is a register in the CPU that holds the address of the next instruction to be executed, which is updated during interrupt processing.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="PSW">
      <data key="d0">PSW</data>
      <data key="d1">artifact</data>
      <data key="d2">The PSW (Program Status Word) is a register that contains status and control flags used by the CPU during program execution.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966355</data>
    </node>
    <node id="Vector Interrupt">
      <data key="d0">Vector Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">The vector interrupt method uses hardware-generated vectors to identify and directly route to the appropriate interrupt service routine.&lt;SEP&gt;A vector interrupt is a type of interrupt where the CPU uses a predefined interrupt vector to directly locate the service routine’s entry address, enabling faster response.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Hardware Vector Method">
      <data key="d0">Hardware Vector Method</data>
      <data key="d1">method</data>
      <data key="d2">The hardware vector method is a technique for identifying the source of an interrupt using hardware logic to generate the service routine address.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966357</data>
    </node>
    <node id="Software Query Method">
      <data key="d0">Software Query Method</data>
      <data key="d1">method</data>
      <data key="d2">The software query method determines the interrupt source by executing a software routine to poll the interrupt status.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966357</data>
    </node>
    <node id="Interrupt Source">
      <data key="d0">Interrupt Source</data>
      <data key="d1">concept</data>
      <data key="d2">The interrupt source refers to the origin of an interrupt signal, such as I/O devices or internal events.&lt;SEP&gt;An interrupt source is a device or event that generates an interrupt request to the CPU, with multiple sources possible in a computer system.&lt;SEP&gt;The interrupt source is any device or condition that generates a request for the CPU to pause current tasks and handle a higher-priority event.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-0d8935ce9bd8607bca4267af692221b6&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966516</data>
    </node>
    <node id="Breakpoint">
      <data key="d0">Breakpoint</data>
      <data key="d1">concept</data>
      <data key="d2">The breakpoint is the point in the program where execution was interrupted, typically the address of the next instruction to be executed.&lt;SEP&gt;Breakpoint is the point in the original program where execution is suspended during an interrupt and will resume afterward.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Re-Execute Instruction">
      <data key="d0">Re-Execute Instruction</data>
      <data key="d1">method</data>
      <data key="d2">The re-execute instruction method is used in exception handling, where the failed instruction is resumed after the exception is processed.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966357</data>
    </node>
    <node id="Interrupt Handling">
      <data key="d0">Interrupt Handling</data>
      <data key="d1">concept</data>
      <data key="d2">Interrupt handling is the process by which the CPU manages external or internal interrupt signals and executes the appropriate response.&lt;SEP&gt;Interrupt handling is the process by which a CPU responds to and manages interrupt requests from various sources.&lt;SEP&gt;Interrupt handling in DMA mode is restricted to error detection and end-of-transfer notifications, not data movement.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935&lt;SEP&gt;chunk-cf6b9c226ca3b2608b5f06be919d2f78&lt;SEP&gt;chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="Stack">
      <data key="d0">Stack</data>
      <data key="d1">artifact</data>
      <data key="d2">The stack is a data structure used by the CPU to store the program's breakpoint and context information during interrupt handling.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966357</data>
    </node>
    <node id="Specific Register">
      <data key="d0">Specific Register</data>
      <data key="d1">artifact</data>
      <data key="d2">A specific register is a dedicated hardware register used by the CPU to store the program's breakpoint and context when the stack is unavailable or not used.</data>
      <data key="d3">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966358</data>
    </node>
    <node id="Interrupt Handling Process">
      <data key="d0">Interrupt Handling Process</data>
      <data key="d1">process</data>
      <data key="d2">The interrupt handling process is a sequence of steps executed by a computer system to manage and respond to interrupt signals, ensuring system stability and task continuity.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Disabling Interrupts">
      <data key="d0">Disabling Interrupts</data>
      <data key="d1">operation</data>
      <data key="d2">Disabling interrupts is the first step in the interrupt handling process, preventing further interrupts from being processed during critical operations.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Interrupt Service Program Addressing">
      <data key="d0">Interrupt Service Program Addressing</data>
      <data key="d1">operation</data>
      <data key="d2">Interrupt service program addressing determines the starting address of the interrupt service routine, handled by hardware via the interrupt implicit instruction.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Save Context and Mask Word">
      <data key="d0">Save Context and Mask Word</data>
      <data key="d1">operation</data>
      <data key="d2">Saving context and mask word preserves the state of the CPU’s working registers and interrupt mask level to prevent corruption during interrupt processing.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Context Information">
      <data key="d0">Context Information</data>
      <data key="d1">data</data>
      <data key="d2">Context information refers to the values in user-visible work registers at the time of interruption, which must be preserved for proper restoration.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Breakpoint Information">
      <data key="d0">Breakpoint Information</data>
      <data key="d1">data</data>
      <data key="d2">Breakpoint information is the program counter value at the moment of interruption, automatically saved by hardware during interrupt response.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966371</data>
    </node>
    <node id="Enabling Interrupts">
      <data key="d0">Enabling Interrupts</data>
      <data key="d1">operation</data>
      <data key="d2">Enabling interrupts allows higher-priority interrupt requests to be handled, supporting interrupt nesting.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966372</data>
    </node>
    <node id="Execute Interrupt Service Program">
      <data key="d0">Execute Interrupt Service Program</data>
      <data key="d1">operation</data>
      <data key="d2">Executing the interrupt service program is the primary purpose of an interrupt, performing necessary tasks to handle the event.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Recovery Context and Mask Word">
      <data key="d0">Recovery Context and Mask Word</data>
      <data key="d1">operation</data>
      <data key="d2">Recovery context and mask word restores the CPU’s register state and interrupt mask to their pre-interrupt levels.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Interrupt Return">
      <data key="d0">Interrupt Return</data>
      <data key="d1">operation</data>
      <data key="d2">Interrupt return is the final step in the process, returning control to the original program at the saved breakpoint.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Single-Level Interrupt">
      <data key="d0">Single-Level Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">A single-level interrupt is a type of interrupt handling where interrupt nesting is disabled, omitting steps 5 and 7 from the full sequence.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Hardware-Implemented Steps">
      <data key="d0">Hardware-Implemented Steps</data>
      <data key="d1">method</data>
      <data key="d2">Hardware-implemented steps are performed automatically by the CPU, including disabling interrupts, saving the breakpoint, and interrupt addressing.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Software-Implemented Steps">
      <data key="d0">Software-Implemented Steps</data>
      <data key="d1">method</data>
      <data key="d2">Software-implemented steps are executed by the interrupt service program, including saving context, enabling interrupts, and recovery actions.</data>
      <data key="d3">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966373</data>
    </node>
    <node id="Interrupt Request">
      <data key="d0">Interrupt Request</data>
      <data key="d1">concept</data>
      <data key="d2">An interrupt request is a signal sent by a device or event to request the CPU's attention, occurring at random times.&lt;SEP&gt;An interrupt request is a signal sent to the CPU indicating that an external event requires immediate attention.&lt;SEP&gt;Interrupt request is a signal sent by an external device to the CPU to request immediate attention for processing.&lt;SEP&gt;An interrupt request is a signal sent by the DMA controller to the CPU to indicate that data transfer is complete and post-processing is needed.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-0d8935ce9bd8607bca4267af692221b6&lt;SEP&gt;chunk-08b1a8b3f922d005c9811f3b79ed98e3&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966914</data>
    </node>
    <node id="Interrupt Request Marking Flip-Flop">
      <data key="d0">Interrupt Request Marking Flip-Flop</data>
      <data key="d1">artifact</data>
      <data key="d2">A flip-flop used to record interrupt events and distinguish between different interrupt sources; when set to "1", it indicates a pending interrupt request.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966383</data>
    </node>
    <node id="Interrupt Request Marking Register">
      <data key="d0">Interrupt Request Marking Register</data>
      <data key="d1">artifact</data>
      <data key="d2">A register composed of multiple interrupt request marking flip-flops used to store the state of all interrupt sources, either centralized in the CPU or distributed across sources.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966383</data>
    </node>
    <node id="INTR Line">
      <data key="d0">INTR Line</data>
      <data key="d1">artifact</data>
      <data key="d2">A signal line used to transmit maskable interrupts to the CPU.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966383</data>
    </node>
    <node id="NMI Line">
      <data key="d0">NMI Line</data>
      <data key="d1">artifact</data>
      <data key="d2">A signal line used to transmit non-maskable interrupts to the CPU, which are not blocked by interrupt disable states.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966383</data>
    </node>
    <node id="Maskable Interrupt">
      <data key="d0">Maskable Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">An interrupt that can be disabled by the CPU through disabling interrupts; it has the lowest priority and is not processed when the CPU is in an interrupt-disabled state.&lt;SEP&gt;A maskable interrupt is a type of interrupt that can be disabled or blocked by the CPU and has lower priority than non-maskable interrupts.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6&lt;SEP&gt;chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="Non-Maskable Interrupt">
      <data key="d0">Non-Maskable Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">An interrupt that cannot be disabled by the CPU; used for critical and urgent events such as power failure or clock ticks, and has the highest priority.&lt;SEP&gt;A non-maskable interrupt is a type of interrupt that cannot be ignored by the CPU and has the highest priority in the interrupt response hierarchy.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6&lt;SEP&gt;chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="Clock Interrupt">
      <data key="d0">Clock Interrupt</data>
      <data key="d1">event</data>
      <data key="d2">A type of non-maskable interrupt used to manage timekeeping and system timing functions.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966385</data>
    </node>
    <node id="Power Failure">
      <data key="d0">Power Failure</data>
      <data key="d1">event</data>
      <data key="d2">A critical system event that triggers a non-maskable interrupt to initiate emergency response procedures.</data>
      <data key="d3">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966385</data>
    </node>
    <node id="Single Bus Structure">
      <data key="d0">Single Bus Structure</data>
      <data key="d1">concept</data>
      <data key="d2">The single bus structure connects the CPU, main memory, and I/O devices through a single shared bus, allowing direct communication between devices without intermediate intervention.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="Dual Bus Structure">
      <data key="d0">Dual Bus Structure</data>
      <data key="d1">concept</data>
      <data key="d2">The dual bus structure employs two independent buses: a memory bus for CPU and main memory communication, and an I/O bus for external device communication, reducing contention on the main data path.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="Three Bus Structure">
      <data key="d0">Three Bus Structure</data>
      <data key="d1">concept</data>
      <data key="d2">The three bus structure uses three independent buses-main memory bus, I/O bus, and DMA bus-to enable parallel data transfers between CPU, memory, peripherals, and high-speed devices.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="Address Bus">
      <data key="d0">Address Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The address bus transmits memory addresses from the CPU to main memory and I/O devices.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="Data Bus">
      <data key="d0">Data Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The data bus carries the actual data being transferred between components such as CPU, memory, and I/O devices.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="Control Bus">
      <data key="d0">Control Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The control bus carries signals that coordinate and regulate operations between system components.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="Main Memory Bus">
      <data key="d0">Main Memory Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The main memory bus facilitates data exchange between the CPU and main memory.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966442</data>
    </node>
    <node id="I/O Bus">
      <data key="d0">I/O Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The I/O bus enables communication between the CPU and various peripheral devices.&lt;SEP&gt;The I/O bus is a communication pathway that connects I/O hardware components to the host computer system.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f&lt;SEP&gt;chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966501</data>
    </node>
    <node id="DMA Bus">
      <data key="d0">DMA Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The DMA bus allows direct data transfer between main memory and high-speed peripheral devices without CPU involvement.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966443</data>
    </node>
    <node id="I/O Devices">
      <data key="d0">I/O Devices</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O devices are external hardware components that communicate with the computer system for input and output operations.&lt;SEP&gt;I/O devices are external components used for input and output operations, ranging from low to high data transfer rates.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e&lt;SEP&gt;chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966629</data>
    </node>
    <node id="Channel">
      <data key="d0">Channel</data>
      <data key="d1">artifact</data>
      <data key="d2">A channel is a hardware component used in dual and triple bus architectures to manage data transfers between the CPU, memory, and I/O devices.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966444</data>
    </node>
    <node id="High-Speed Peripheral">
      <data key="d0">High-Speed Peripheral</data>
      <data key="d1">artifact</data>
      <data key="d2">High-speed peripherals are devices that require rapid data transfer rates, often connected via dedicated DMA buses.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966444</data>
    </node>
    <node id="System Bus">
      <data key="d0">System Bus</data>
      <data key="d1">concept</data>
      <data key="d2">The system bus is the central communication pathway linking the main components of a computer system.&lt;SEP&gt;The system bus is the communication pathway connecting various components of a computer system, supporting data, address, and control signals.&lt;SEP&gt;The system bus is the communication pathway that allows data transfer between components, which the DMA controller accesses via a bus request during data transfer.&lt;SEP&gt;A system bus is a type of computer bus that connects the CPU to main components of the computer, such as memory and I/O controllers.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e&lt;SEP&gt;chunk-58502ad68e28a3ec9436fd875654faa8&lt;SEP&gt;chunk-08b1a8b3f922d005c9811f3b79ed98e3&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="Concurrency">
      <data key="d0">Concurrency</data>
      <data key="d1">concept</data>
      <data key="d2">Concurrency refers to the ability of a system to perform multiple operations simultaneously; single bus structures do not support this.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966444</data>
    </node>
    <node id="Bandwidth">
      <data key="d0">Bandwidth</data>
      <data key="d1">concept</data>
      <data key="d2">Bandwidth refers to the data transfer capacity of a bus; single bus structures have low bandwidth due to shared usage.&lt;SEP&gt;Bandwidth is the maximum rate of data transfer across a bus, measured in bits per second, indicating performance capability.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e&lt;SEP&gt;chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Load">
      <data key="d0">Load</data>
      <data key="d1">concept</data>
      <data key="d2">Load describes the amount of data traffic on a bus; single bus structures suffer from high load due to shared access.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966445</data>
    </node>
    <node id="Data Transfer">
      <data key="d0">Data Transfer</data>
      <data key="d1">concept</data>
      <data key="d2">Data transfer is the movement of information between system components via buses.&lt;SEP&gt;Data transfer refers to the process of moving data between devices over a bus, which is regulated by timing methods.&lt;SEP&gt;Data transfer refers to the process of moving information between two or more devices on a bus during a single bus cycle.&lt;SEP&gt;Data transfer is the movement of information between the host system and external devices, facilitated by interrupt mechanisms.&lt;SEP&gt;Data transfer is the core phase where the DMA controller manages the transfer of data blocks using hardware-level loops, without CPU involvement.&lt;SEP&gt;Data transfer is the movement of data between the CPU and an external device, typically occurring only when the device is ready.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e&lt;SEP&gt;chunk-08b1a8b3f922d005c9811f3b79ed98e3&lt;SEP&gt;chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-6876428dd42a0ca26ea6d7ef9718d4c1&lt;SEP&gt;chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Performance">
      <data key="d0">Performance</data>
      <data key="d1">concept</data>
      <data key="d2">Performance measures how efficiently a system handles operations; three bus structures improve performance by enabling faster responses.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966445</data>
    </node>
    <node id="Throughput">
      <data key="d0">Throughput</data>
      <data key="d1">concept</data>
      <data key="d2">Throughput refers to the amount of data processed over time; three bus structures improve system throughput.</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966445</data>
    </node>
    <node id="Multi-Device Communication">
      <data key="d0">Multi-Device Communication</data>
      <data key="d3">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d2">In single bus structures, multiple devices must compete for access to the single bus, limiting parallel data exchange.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966448</data>
    </node>
    <node id="Wait Response Signal Line">
      <data key="d0">Wait Response Signal Line</data>
      <data key="d1">artifact</data>
      <data key="d2">The Wait response signal line is used in a semi-synchronous bus system to indicate whether data is ready for transfer.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966464</data>
    </node>
    <node id="Semi-Synchronous Bus">
      <data key="d0">Semi-Synchronous Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">The semi-synchronous bus is a type of bus system that operates based on a clock signal and uses the Wait signal to determine data readiness.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966464</data>
    </node>
    <node id="Clock Signal">
      <data key="d0">Clock Signal</data>
      <data key="d1">artifact</data>
      <data key="d2">A clock signal is a periodic electronic signal used in synchronous timing to regulate data transfer cycles on a bus.&lt;SEP&gt;The clock signal defines timing intervals in a synchronous system, used for sampling signals such as Wait.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966464</data>
    </node>
    <node id="Data Ready Condition">
      <data key="d0">Data Ready Condition</data>
      <data key="d1">concept</data>
      <data key="d2">The data ready condition refers to the state where data has been prepared and is available for retrieval.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966464</data>
    </node>
    <node id="System Clock Frequency">
      <data key="d0">System Clock Frequency</data>
      <data key="d1">concept</data>
      <data key="d2">The system clock frequency determines the timing speed of operations in a system and limits how fast data transfers can occur.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966464</data>
    </node>
    <node id="Total System Speed">
      <data key="d0">Total System Speed</data>
      <data key="d1">concept</data>
      <data key="d2">Total system speed refers to the overall performance of a system under different timing methods.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966464</data>
    </node>
    <node id="Master Device">
      <data key="d0">Master Device</data>
      <data key="d1">artifact</data>
      <data key="d2">The master device is responsible for initiating data transfer by sending addresses and commands on the bus.&lt;SEP&gt;A master device is a system component that initiates data transfer requests on a bus and controls the communication sequence.&lt;SEP&gt;A master device is an initiator on the bus, such as a CPU or DMA, that requests and controls data transfer.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233&lt;SEP&gt;chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966757</data>
    </node>
    <node id="Slave Device">
      <data key="d0">Slave Device</data>
      <data key="d1">artifact</data>
      <data key="d2">The slave device is selected by the master device and responds to requests by preparing or transmitting data.&lt;SEP&gt;A slave device is a system component that responds to requests from a master device and performs data transfer upon instruction.&lt;SEP&gt;A slave device is a target on the bus, responding to access requests from a master device during data transfer.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233&lt;SEP&gt;chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966757</data>
    </node>
    <node id="Bus Transaction">
      <data key="d0">Bus Transaction</data>
      <data key="d1">concept</data>
      <data key="d2">A bus transaction involves the complete process of a data transfer, from initiation to completion.&lt;SEP&gt;A bus transaction is a sequence of operations from requesting bus access to completing bus usage, occurring within a single bus cycle.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Bus Usage">
      <data key="d0">Bus Usage</data>
      <data key="d1">concept</data>
      <data key="d2">Bus usage refers to the allocation and control of the bus during data transfer operations.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966466</data>
    </node>
    <node id="Separated Timing Method">
      <data key="d0">Separated Timing Method</data>
      <data key="d1">method</data>
      <data key="d2">The separated timing method divides a bus transaction into two distinct phases: request and response, improving bus utilization.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966466</data>
    </node>
    <node id="Request Phase">
      <data key="d0">Request Phase</data>
      <data key="d1">stage</data>
      <data key="d2">The request phase is the first stage of the separated timing method where the master device sends commands and addresses.&lt;SEP&gt;The request phase is when a master device (CPU or DMA) issues a bus transfer request and acquires bus control.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Response Phase">
      <data key="d0">Response Phase</data>
      <data key="d1">concept</data>
      <data key="d2">The response phase is the second stage where the slave device prepares and sends the requested data after obtaining bus access.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966466</data>
    </node>
    <node id="Single Direction Information Flow">
      <data key="d0">Single Direction Information Flow</data>
      <data key="d1">concept</data>
      <data key="d2">Single direction information flow refers to the unidirectional data and control transmission during each phase of the separated timing method.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966466</data>
    </node>
    <node id="Bus Access Release">
      <data key="d0">Bus Access Release</data>
      <data key="d1">concept</data>
      <data key="d2">Bus access release occurs when a device releases the bus after completing its transmission to allow other devices to use it.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966466</data>
    </node>
    <node id="Device A">
      <data key="d0">Device A</data>
      <data key="d1">artifact</data>
      <data key="d2">Device A refers to a master device that initiates a bus transaction by sending requests.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966466</data>
    </node>
    <node id="Device B">
      <data key="d0">Device B</data>
      <data key="d1">artifact</data>
      <data key="d2">Device B refers to a slave device that responds to a request by preparing and sending data.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Idle Wait Time">
      <data key="d0">Idle Wait Time</data>
      <data key="d1">concept</data>
      <data key="d2">Idle wait time is the period during which the bus remains unused while a slave device prepares data, representing inefficiency in traditional timing methods.</data>
      <data key="d3">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Bus Timing">
      <data key="d0">Bus Timing</data>
      <data key="d1">concept</data>
      <data key="d2">Bus timing refers to the time coordination required during data exchange on a bus, governed by protocols or rules, including synchronous, asynchronous, half-synchronous, and separated types.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Synchronous Timing">
      <data key="d0">Synchronous Timing</data>
      <data key="d1">method</data>
      <data key="d2">Synchronous timing uses a unified clock signal to coordinate data transfer between sender and receiver, with fixed bus cycles and consistent timing for all devices.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Asynchronous Timing">
      <data key="d0">Asynchronous Timing</data>
      <data key="d1">method</data>
      <data key="d2">Asynchronous timing relies on handshake signals between sender and receiver without a shared clock, allowing variable bus cycle lengths and compatibility with devices of differing speeds.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Half-Synchronous Timing">
      <data key="d0">Half-Synchronous Timing</data>
      <data key="d1">method</data>
      <data key="d2">Half-synchronous timing combines synchronous signal timing with asynchronous Wait signal handling, allowing slower devices to synchronize through a Wait response line.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Separated Timing">
      <data key="d0">Separated Timing</data>
      <data key="d1">method</data>
      <data key="d2">Separated timing is a bus timing method characterized by decoupled command and data phases, enabling independent timing for each component.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966468</data>
    </node>
    <node id="Bus Cycle">
      <data key="d0">Bus Cycle</data>
      <data key="d1">concept</data>
      <data key="d2">A bus cycle is a time interval during which data transfer occurs between sender and receiver, defined by a clocking mechanism or handshake.&lt;SEP&gt;A bus cycle refers to the time period in which a series of activities related to bus transactions takes place.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233&lt;SEP&gt;chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Handshake Signal">
      <data key="d0">Handshake Signal</data>
      <data key="d1">artifact</data>
      <data key="d2">A handshake signal is a control signal exchanged between devices during asynchronous timing to coordinate data transfer.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Request Signal">
      <data key="d0">Request Signal</data>
      <data key="d1">artifact</data>
      <data key="d2">A request signal is sent by a master device to initiate data exchange, used in asynchronous timing modes.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Response Signal">
      <data key="d0">Response Signal</data>
      <data key="d1">artifact</data>
      <data key="d2">A response signal is sent by a slave device to acknowledge a request signal, used in asynchronous timing.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Wait Signal">
      <data key="d0">Wait Signal</data>
      <data key="d1">artifact</data>
      <data key="d2">A Wait signal is an additional line used in half-synchronous timing to indicate whether data is ready for transfer.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Start Bit">
      <data key="d0">Start Bit</data>
      <data key="d1">artifact</data>
      <data key="d2">A start bit is a signal used in asynchronous serial communication to indicate the beginning of a data character.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Stop Bit">
      <data key="d0">Stop Bit</data>
      <data key="d1">artifact</data>
      <data key="d2">A stop bit is a signal used in asynchronous serial communication to mark the end of a data character.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Parity Bit">
      <data key="d0">Parity Bit</data>
      <data key="d1">artifact</data>
      <data key="d2">A parity bit is an optional bit used in asynchronous serial communication for basic error detection.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Data Bit">
      <data key="d0">Data Bit</data>
      <data key="d1">artifact</data>
      <data key="d2">Data bits are the primary bits carrying information in serial communication, transmitted one at a time.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Synchronous Serial Communication">
      <data key="d0">Synchronous Serial Communication</data>
      <data key="d1">method</data>
      <data key="d2">Synchronous serial communication involves bit-by-bit transmission where the receiver is synchronized with the sender’s clock, using start and end markers only at block boundaries.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966470</data>
    </node>
    <node id="Asynchronous Serial Communication">
      <data key="d0">Asynchronous Serial Communication</data>
      <data key="d1">method</data>
      <data key="d2">Asynchronous serial communication uses start and stop bits for each character, allowing independent timing between sender and receiver.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966471</data>
    </node>
    <node id="System Clock">
      <data key="d0">System Clock</data>
      <data key="d1">artifact</data>
      <data key="d2">A system clock is a centralized timing source used in synchronous systems to coordinate operations across all connected devices.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966472</data>
    </node>
    <node id="Bus Cycle Length">
      <data key="d0">Bus Cycle Length</data>
      <data key="d1">concept</data>
      <data key="d2">Bus cycle length is the duration of a single cycle in bus timing, which can be fixed in synchronous systems or variable in asynchronous systems.</data>
      <data key="d3">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966472</data>
    </node>
    <node id="Input/Output System">
      <data key="d0">Input/Output System</data>
      <data key="d1">concept</data>
      <data key="d2">The Input/Output System manages the transfer of information between external devices and the host computer, handling control of data input and output processes.&lt;SEP&gt;The Input/Output System is the overall framework responsible for managing data transfer between the CPU, main memory, and external I/O devices.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f&lt;SEP&gt;chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966631</data>
    </node>
    <node id="Host Computer">
      <data key="d0">Host Computer</data>
      <data key="d1">concept</data>
      <data key="d2">The host computer is the central system that receives input from external devices and sends output to them.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966499</data>
    </node>
    <node id="External Device">
      <data key="d0">External Device</data>
      <data key="d1">artifact</data>
      <data key="d2">External devices include input/output devices and external storage devices that connect via I/O interfaces.&lt;SEP&gt;External device is a hardware component that performs input/output tasks and can send an interrupt signal upon completion of a task.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966810</data>
    </node>
    <node id="Interface">
      <data key="d0">Interface</data>
      <data key="d1">artifact</data>
      <data key="d2">An interface is a logical component that coordinates data transfer between external devices and the host, handling speed matching, signal level conversion, and data format alignment.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966499</data>
    </node>
    <node id="Input Device">
      <data key="d0">Input Device</data>
      <data key="d1">artifact</data>
      <data key="d2">An input device is a hardware component used to enter commands, text, and data into a computer system, such as a keyboard or mouse.&lt;SEP&gt;An input device is a hardware component that sends data to the CPU and generates interrupts during data transfer.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f&lt;SEP&gt;chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966590</data>
    </node>
    <node id="Output Device">
      <data key="d0">Output Device</data>
      <data key="d1">artifact</data>
      <data key="d2">An output device is a hardware component that transfers information from the computer system to external environment for display or exchange, such as a monitor or printer.&lt;SEP&gt;An output device is a hardware component that receives data from the CPU and generates interrupts upon completion of data transfer.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f&lt;SEP&gt;chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966590</data>
    </node>
    <node id="External Storage Device">
      <data key="d0">External Storage Device</data>
      <data key="d1">artifact</data>
      <data key="d2">External storage devices are secondary storage units beyond main memory and CPU cache, such as hard disks and optical discs.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966499</data>
    </node>
    <node id="I/O Software">
      <data key="d0">I/O Software</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O software includes drivers, user programs, management software, and patches, enabling command processing and communication between CPU and I/O devices.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966499</data>
    </node>
    <node id="I/O Hardware">
      <data key="d0">I/O Hardware</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O hardware comprises external devices, device controllers, I/O interfaces, and I/O buses, forming the physical infrastructure for data transfer.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966501</data>
    </node>
    <node id="Device Controller">
      <data key="d0">Device Controller</data>
      <data key="d1">artifact</data>
      <data key="d2">A device controller manages the operational actions of individual I/O devices through control signals and data handling.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966501</data>
    </node>
    <node id="Channel Instruction">
      <data key="d0">Channel Instruction</data>
      <data key="d1">method</data>
      <data key="d2">Channel instructions are specialized commands that support data transfer between the CPU and I/O devices via dedicated channels.</data>
      <data key="d3">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966501</data>
    </node>
    <node id="Instruction Execution">
      <data key="d0">Instruction Execution</data>
      <data key="d1">concept</data>
      <data key="d2">Instruction execution refers to the process of completing a single CPU instruction, which determines the timing of interrupt sampling.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966516</data>
    </node>
    <node id="Interrupt Response Timing">
      <data key="d0">Interrupt Response Timing</data>
      <data key="d1">concept</data>
      <data key="d2">Interrupt response timing is the point at which the CPU checks for interrupt requests, occurring at the end of each instruction cycle.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966516</data>
    </node>
    <node id="System Control">
      <data key="d0">System Control</data>
      <data key="d1">concept</data>
      <data key="d2">System control refers to the set of conditions and state flags (e.g., interrupt enable) that govern whether the CPU responds to interrupts.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966516</data>
    </node>
    <node id="Interrupt Enable Flag">
      <data key="d0">Interrupt Enable Flag</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt enable flag is a status bit in the CPU that determines whether interrupts are allowed to be processed.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966518</data>
    </node>
    <node id="Exception">
      <data key="d0">Exception</data>
      <data key="d1">concept</data>
      <data key="d2">An exception is a type of interrupt that is not subject to the standard interrupt response rules, typically triggered by internal errors or urgent conditions.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966518</data>
    </node>
    <node id="Nonmaskable Interrupt">
      <data key="d0">Nonmaskable Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">A nonmaskable interrupt is a high-priority interrupt that cannot be blocked by the interrupt disable state and must be processed immediately.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966518</data>
    </node>
    <node id="Instruction Completion">
      <data key="d0">Instruction Completion</data>
      <data key="d1">concept</data>
      <data key="d2">Instruction completion marks the end of a single instruction cycle, which is the moment when the CPU checks for interrupt signals.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966518</data>
    </node>
    <node id="I/O Interrupt">
      <data key="d0">I/O Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">I/O interrupt refers to an interrupt generated by an input/output device to signal readiness or completion of a task, and is subject to CPU response timing at the end of instruction execution.</data>
      <data key="d3">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966518</data>
    </node>
    <node id="Interrupt Response Priority">
      <data key="d0">Interrupt Response Priority</data>
      <data key="d1">concept</data>
      <data key="d2">Interrupt response priority refers to the order in which a CPU responds to interrupt requests, determined by hardware logic or query programs when multiple interrupts occur simultaneously.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="Hardware Queue">
      <data key="d0">Hardware Queue</data>
      <data key="d1">artifact</data>
      <data key="d2">A hardware queue is a physical component used in interrupt handling to manage and prioritize incoming interrupt requests.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="Interrupt Query Program">
      <data key="d0">Interrupt Query Program</data>
      <data key="d1">method</data>
      <data key="d2">An interrupt query program is a software routine used to determine the order of interrupt responses when multiple requests are present.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="I/O Transfer Interrupt">
      <data key="d0">I/O Transfer Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">I/O transfer interrupts are generated during input/output operations and are prioritized based on device speed and function.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="High-Speed Device">
      <data key="d0">High-Speed Device</data>
      <data key="d1">artifact</data>
      <data key="d2">A high-speed device is an input/output device that generates interrupts requiring rapid response due to its fast data transfer rate.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="Low-Speed Device">
      <data key="d0">Low-Speed Device</data>
      <data key="d1">artifact</data>
      <data key="d2">A low-speed device is an input/output device that generates interrupts requiring less urgent attention compared to high-speed devices.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966588</data>
    </node>
    <node id="Real-Time Device">
      <data key="d0">Real-Time Device</data>
      <data key="d1">artifact</data>
      <data key="d2">A real-time device is a hardware component that requires immediate processing of interrupt requests due to time-sensitive operations.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966590</data>
    </node>
    <node id="Normal Device">
      <data key="d0">Normal Device</data>
      <data key="d1">artifact</data>
      <data key="d2">A normal device is a hardware component with standard interrupt handling requirements, without time-critical constraints.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966590</data>
    </node>
    <node id="Interrupt Masking">
      <data key="d0">Interrupt Masking</data>
      <data key="d1">method</data>
      <data key="d2">Interrupt masking is a technique used to dynamically control which interrupts are allowed to be processed, enabling adjustment of processing priority.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966590</data>
    </node>
    <node id="Multiple Interrupts">
      <data key="d0">Multiple Interrupts</data>
      <data key="d1">concept</data>
      <data key="d2">Multiple interrupts refer to the scenario where more than one interrupt request occurs simultaneously, requiring a structured response mechanism.</data>
      <data key="d3">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966590</data>
    </node>
    <node id="Program Query Method">
      <data key="d0">Program Query Method</data>
      <data key="d1">method</data>
      <data key="d2">The program query method involves the CPU continuously checking the status of I/O devices to determine if they are ready for data transfer.&lt;SEP&gt;Program query method is an I/O control technique where CPU directly executes programs to manage data exchange, involving status checking and data transfer cycles.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74&lt;SEP&gt;chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Program Interrupt Method">
      <data key="d0">Program Interrupt Method</data>
      <data key="d1">method</data>
      <data key="d2">The program interrupt method allows the CPU to respond only when an I/O device sends an interrupt request, indicating readiness for data transfer.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966629</data>
    </node>
    <node id="DMA Method">
      <data key="d0">DMA Method</data>
      <data key="d1">method</data>
      <data key="d2">The DMA method enables direct data transfer between main memory and I/O devices without CPU intervention, using a dedicated data path.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966629</data>
    </node>
    <node id="Channel Method">
      <data key="d0">Channel Method</data>
      <data key="d1">method</data>
      <data key="d2">The channel method uses a channel control unit to manage I/O operations; the host initiates the operation, and the channel executes the channel program to complete data transfer.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966629</data>
    </node>
    <node id="Channel Control Unit">
      <data key="d0">Channel Control Unit</data>
      <data key="d1">artifact</data>
      <data key="d2">The channel control unit is a hardware component that manages I/O operations, connecting the host to multiple peripheral devices.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966631</data>
    </node>
    <node id="Channel Program">
      <data key="d0">Channel Program</data>
      <data key="d1">data</data>
      <data key="d2">The channel program is a sequence of instructions executed by the channel control unit to perform a specified I/O operation.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966631</data>
    </node>
    <node id="Low Data Transfer Rate Devices">
      <data key="d0">Low Data Transfer Rate Devices</data>
      <data key="d1">concept</data>
      <data key="d2">Low data transfer rate devices are external peripherals that operate at a slower data exchange pace and are typically controlled via program query or interrupt methods.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966631</data>
    </node>
    <node id="High Data Transfer Rate Devices">
      <data key="d0">High Data Transfer Rate Devices</data>
      <data key="d1">concept</data>
      <data key="d2">High data transfer rate devices are peripherals requiring fast data movement and are typically managed using DMA or channel methods.</data>
      <data key="d3">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966631</data>
    </node>
    <node id="片内总线">
      <data key="d0">片内总线</data>
      <data key="d1">artifact</data>
      <data key="d2">片内总线is a bus within a CPU chip, used to connect internal registers and the ALU.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="系统总线">
      <data key="d0">系统总线</data>
      <data key="d1">artifact</data>
      <data key="d2">系统总线is a bus connecting major components within a computer system, such as CPU, main memory, and I/O interfaces.&lt;SEP&gt;系统总线是计算机中连接各部件并传输数据的关键通路，DMA控制器可接管其控制权进行数据传输。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89&lt;SEP&gt;chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="数据总线">
      <data key="d0">数据总线</data>
      <data key="d1">artifact</data>
      <data key="d2">数据总线is a bidirectional bus used to transfer data, instructions, and interrupt types between system components, with its width indicating the number of bits transmitted at once.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="地址总线">
      <data key="d0">地址总线</data>
      <data key="d1">artifact</data>
      <data key="d2">地址总线is a unidirectional bus that carries memory or I/O port addresses, with its bit width indicating the maximum addressable space.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="控制总线">
      <data key="d0">控制总线</data>
      <data key="d1">artifact</data>
      <data key="d2">控制总线transmits control signals such as clock, reset, bus request/allow, interrupt request/acknowledge, memory read/write, I/O read/write, and transfer acknowledgment.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="I/O总线">
      <data key="d0">I/O总线</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O总线connects low-speed I/O devices to the system via I/O interfaces, isolating them from high-speed buses to improve overall system performance.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="通信总线">
      <data key="d0">通信总线</data>
      <data key="d1">artifact</data>
      <data key="d2">通信总线is used for information transfer between computer systems or between computer systems and other systems, such as remote communication or test equipment; also known as external bus.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="同步总线">
      <data key="d0">同步总线</data>
      <data key="d1">artifact</data>
      <data key="d2">同步总线is a bus where all connected components operate under a common clock signal, executing operations at fixed time intervals.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966638</data>
    </node>
    <node id="异步总线">
      <data key="d0">异步总线</data>
      <data key="d1">artifact</data>
      <data key="d2">异步总线is a bus without a common clock, where component operations are coordinated via handshaking signals, allowing variable timing.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966640</data>
    </node>
    <node id="串行总线">
      <data key="d0">串行总线</data>
      <data key="d1">artifact</data>
      <data key="d2">串行总线transmits data one bit at a time over a single bidirectional or two unidirectional lines, suitable for long-distance communication due to lower line requirements.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966640</data>
    </node>
    <node id="并行总线">
      <data key="d0">并行总线</data>
      <data key="d1">artifact</data>
      <data key="d2">并行总线uses multiple data lines to transmit multiple bits simultaneously, offering higher efficiency than serial bus but limited to short distances due to signal interference and synchronization issues.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966640</data>
    </node>
    <node id="数据通路">
      <data key="d0">数据通路</data>
      <data key="d1">concept</data>
      <data key="d2">数据通路is the path formed by functional components connected through the data bus, representing the actual flow of data within a system.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966640</data>
    </node>
    <node id="主存">
      <data key="d0">主存</data>
      <data key="d1">artifact</data>
      <data key="d2">主存is the main memory in a computer system used for storing data and instructions currently in use.&lt;SEP&gt;主存是计算机中用于存储程序和数据的存储器，DMA控制器在数据传送过程中与主存进行交互。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89&lt;SEP&gt;chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966696</data>
    </node>
    <node id="I/O接口">
      <data key="d0">I/O接口</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O接口connects I/O devices to the system bus, enabling communication between the system and peripheral devices.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966640</data>
    </node>
    <node id="USB">
      <data key="d0">USB</data>
      <data key="d1">artifact</data>
      <data key="d2">USB is a common I/O bus standard used for connecting low-speed peripheral devices to a computer system.&lt;SEP&gt;USB, or Universal Serial Bus, is a widely used I/O bus for connecting external devices, supporting plug-and-play and hot-swapping capabilities with strong connectivity.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8&lt;SEP&gt;chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="PCI">
      <data key="d0">PCI</data>
      <data key="d1">artifact</data>
      <data key="d2">PCI is a common I/O bus standard widely used for connecting expansion cards and peripherals in computer systems.&lt;SEP&gt;PCI, or Peripheral Component Interconnect, is a high-performance 32-bit or 64-bit bus used for connecting peripherals such as graphics cards, sound cards, and network cards. It supports plug-and-play and is independent of the processor clock.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8&lt;SEP&gt;chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="时钟">
      <data key="d0">时钟</data>
      <data key="d1">concept</data>
      <data key="d2">时钟is a signal used to synchronize operations in a synchronous bus system.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="复位">
      <data key="d0">复位</data>
      <data key="d1">concept</data>
      <data key="d2">复位is a control signal used to reset the state of a component or system to a known initial state.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="总线请求/允许">
      <data key="d0">总线请求/允许</data>
      <data key="d1">concept</data>
      <data key="d2">总线请求/允许is a control signal pair used in bus arbitration to request and grant access to the bus.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="中断请求/回答">
      <data key="d0">中断请求/回答</data>
      <data key="d1">concept</data>
      <data key="d2">中断请求/回答is a control signal pair used to signal and acknowledge interrupt conditions.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="存储器读/写">
      <data key="d0">存储器读/写</data>
      <data key="d1">concept</data>
      <data key="d2">存储器读/写is a control signal pair used to initiate memory read and write operations.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="I/O读">
      <data key="d0">I/O读</data>
      <data key="d1">concept</data>
      <data key="d2">I/O读is a control signal used to initiate a read operation from an I/O device.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="I/O写">
      <data key="d0">I/O写</data>
      <data key="d1">concept</data>
      <data key="d2">I/O写is a control signal used to initiate a write operation to an I/O device.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966642</data>
    </node>
    <node id="传输确认">
      <data key="d0">传输确认</data>
      <data key="d1">concept</data>
      <data key="d2">传输确认is a control signal used to acknowledge the successful completion of a data transfer.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966643</data>
    </node>
    <node id="工作频率">
      <data key="d0">工作频率</data>
      <data key="d1">concept</data>
      <data key="d2">工作频率refers to the speed at which a bus or component operates, influencing data transfer rates.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966643</data>
    </node>
    <node id="协同性">
      <data key="d0">协同性</data>
      <data key="d1">concept</data>
      <data key="d2">协同性refers to the synchronization of data transmission across multiple lines in a parallel bus.</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966643</data>
    </node>
    <node id="握手">
      <data key="d0">握手</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">异步总线uses handshake signals to coordinate operations between components without a common clock.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966646</data>
    </node>
    <node id="长距离通信">
      <data key="d0">长距离通信</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">串行总线is suitable for long-distance communication due to lower line complexity and interference.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966647</data>
    </node>
    <node id="近距离通信">
      <data key="d0">近距离通信</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">并行总线is efficient for short-distance communication due to simultaneous multi-bit transmission.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966647</data>
    </node>
    <node id="控制信号">
      <data key="d0">控制信号</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">控制总线carries various control signals such as clock, reset, and read/write operations.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966648</data>
    </node>
    <node id="I/O设备">
      <data key="d0">I/O设备</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89&lt;SEP&gt;chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">I/O总线links low-speed I/O devices to the system through I/O interfaces.&lt;SEP&gt;I/O设备是需要进行数据传送的外设，能够向DMA控制器发出DMA传送请求。</data>
      <data key="d1">artifact</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="数据传输">
      <data key="d0">数据传输</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">数据总线is the physical medium for data transmission between system components.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966649</data>
    </node>
    <node id="最大寻址空间">
      <data key="d0">最大寻址空间</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">地址总线width determines the maximum memory space that can be addressed.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966649</data>
    </node>
    <node id="数据线">
      <data key="d0">数据线</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">串行总线uses one or two data lines for signal transmission.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966651</data>
    </node>
    <node id="总线操作">
      <data key="d0">总线操作</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">同步总线ensures consistent timing of bus operations through clock synchronization.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966651</data>
    </node>
    <node id="信号干扰">
      <data key="d0">信号干扰</data>
      <data key="d3">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d2">并行总线is limited by signal interference between data lines.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966652</data>
    </node>
    <node id="Parallel Interface">
      <data key="d0">Parallel Interface</data>
      <data key="d1">interface</data>
      <data key="d2">Parallel Interface transfers data in chunks where all bits of a byte or word are sent simultaneously, requiring more wires and supports higher data throughput.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="Serial Interface">
      <data key="d0">Serial Interface</data>
      <data key="d1">interface</data>
      <data key="d2">Serial Interface transmits data one bit at a time in sequence, using fewer wires and suitable for long-distance communication.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="Program Query Interface">
      <data key="d0">Program Query Interface</data>
      <data key="d1">interface</data>
      <data key="d2">Program Query Interface involves the CPU repeatedly checking the status of an I/O device until it is ready, leading to inefficient CPU utilization.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="Interrupt Interface">
      <data key="d0">Interrupt Interface</data>
      <data key="d1">interface</data>
      <data key="d2">Interrupt Interface allows a device to signal the CPU when it is ready, enabling the CPU to perform other tasks while waiting.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="DMA Interface">
      <data key="d0">DMA Interface</data>
      <data key="d1">interface</data>
      <data key="d2">DMA Interface enables direct memory access, allowing data to be transferred between memory and devices without CPU involvement, improving efficiency.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="Programmable Interface">
      <data key="d0">Programmable Interface</data>
      <data key="d1">interface</data>
      <data key="d2">Programmable Interface allows its functionality to be altered through software configuration, enabling flexible system adaptation.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="Non-Programmable Interface">
      <data key="d0">Non-Programmable Interface</data>
      <data key="d1">interface</data>
      <data key="d2">Non-Programmable Interface has fixed functionality determined by its hardware design and cannot be altered via software.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966684</data>
    </node>
    <node id="Data Format Conversion">
      <data key="d0">Data Format Conversion</data>
      <data key="d1">method</data>
      <data key="d2">Data Format Conversion is a function performed by the I/O interface to adapt data between the host system and external devices.</data>
      <data key="d3">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966686</data>
    </node>
    <node id="DMA控制器">
      <data key="d0">DMA控制器</data>
      <data key="d1">artifact</data>
      <data key="d2">DMA控制器是用于在数据传送过程中控制硬件设备的组件，能够接管系统总线以实现高效数据传输。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="主存地址计数器">
      <data key="d0">主存地址计数器</data>
      <data key="d1">artifact</data>
      <data key="d2">主存地址计数器用于存储数据传送的主存起始地址，每传送一个字后自动递增。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="传送长度计数器">
      <data key="d0">传送长度计数器</data>
      <data key="d1">artifact</data>
      <data key="d2">传送长度计数器记录待传送数据的总长度，每传送一个字后递减，直至为0。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="数据缓冲寄存器">
      <data key="d0">数据缓冲寄存器</data>
      <data key="d1">artifact</data>
      <data key="d2">数据缓冲寄存器用于暂存每次数据传送的数据，协调不同单位间的数据传输。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="DMA请求触发器">
      <data key="d0">DMA请求触发器</data>
      <data key="d1">artifact</data>
      <data key="d2">DMA请求触发器在I/O设备准备好数据后被置位，触发DMA请求。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966692</data>
    </node>
    <node id="控制/状态逻辑">
      <data key="d0">控制/状态逻辑</data>
      <data key="d1">artifact</data>
      <data key="d2">控制/状态逻辑用于指定数据传送方向，修改传送参数，并协调DMA请求与CPU响应之间的同步。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="中断机构">
      <data key="d0">中断机构</data>
      <data key="d1">artifact</data>
      <data key="d2">中断机构在DMA数据传送完成后触发中断，向CPU提出中断请求。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="DMA操作周期">
      <data key="d0">DMA操作周期</data>
      <data key="d1">category</data>
      <data key="d2">DMA操作周期是指DMA控制器接管总线后执行数据传送的阶段。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="DMA传送请求">
      <data key="d0">DMA传送请求</data>
      <data key="d1">category</data>
      <data key="d2">DMA传送请求是I/O设备向DMA控制器发出的请求，以启动数据传送流程。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="总线响应信号">
      <data key="d0">总线响应信号</data>
      <data key="d1">category</data>
      <data key="d2">总线响应信号是CPU对DMA请求的响应，表示让出总线控制权。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="数据传送方向">
      <data key="d0">数据传送方向</data>
      <data key="d1">category</data>
      <data key="d2">数据传送方向规定了数据在主存与外设之间的传输路径，如读或写。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="中断请求">
      <data key="d0">中断请求</data>
      <data key="d1">category</data>
      <data key="d2">中断请求是DMA传送完成后由中断机构发出的信号，通知CPU操作结束。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="数据传送">
      <data key="d0">数据传送</data>
      <data key="d1">concept</data>
      <data key="d2">数据传送是指在主存与外设之间进行的数据传输过程，由DMA控制器管理并执行。</data>
      <data key="d3">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966694</data>
    </node>
    <node id="总线">
      <data key="d0">总线</data>
      <data key="d1">concept</data>
      <data key="d2">总线是一组能为多个部件分时和共享的公共信息传送线路，具有分时和共享两个特点。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="分时">
      <data key="d0">分时</data>
      <data key="d1">concept</data>
      <data key="d2">分时是指同一时刻只允许有一个部件向总线发送信息，多个部件需分时地向总线发送信息。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="共享">
      <data key="d0">共享</data>
      <data key="d1">concept</data>
      <data key="d2">共享是指总线上可以挂接多个部件，各个部件之间交换的信息可通过总线分时共享，多个部件可同时从总线接收相同信息。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="总线设备">
      <data key="d0">总线设备</data>
      <data key="d1">artifact</data>
      <data key="d2">总线设备是连接在总线上的设备，根据是否有控制功能分为主设备和从设备。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="主设备">
      <data key="d0">主设备</data>
      <data key="d1">artifact</data>
      <data key="d2">主设备是发出总线请求并获得总线控制权的设备。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="从设备">
      <data key="d0">从设备</data>
      <data key="d1">artifact</data>
      <data key="d2">从设备是被主设备访问的设备，只能响应主设备发出的总线命令。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="机械特性">
      <data key="d0">机械特性</data>
      <data key="d1">concept</data>
      <data key="d2">机械特性指总线的尺寸、形状等物理特征。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="电气特性">
      <data key="d0">电气特性</data>
      <data key="d1">concept</data>
      <data key="d2">电气特性指总线传输方向和有效电平范围的特征。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966733</data>
    </node>
    <node id="功能特性">
      <data key="d0">功能特性</data>
      <data key="d1">concept</data>
      <data key="d2">功能特性指每根传输线在总线中所承担的功能。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966734</data>
    </node>
    <node id="时间特性">
      <data key="d0">时间特性</data>
      <data key="d1">concept</data>
      <data key="d2">时间特性指信号与时序之间的关系。</data>
      <data key="d3">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966735</data>
    </node>
    <node id="Arbitration Phase">
      <data key="d0">Arbitration Phase</data>
      <data key="d1">stage</data>
      <data key="d2">The arbitration phase is when the bus arbiter determines which requester will be granted bus access for the next transfer cycle.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Addressing Phase">
      <data key="d0">Addressing Phase</data>
      <data key="d1">stage</data>
      <data key="d2">The addressing phase is when the master device sends the address of the target slave device and associated commands via the bus to initiate the slave module.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Transfer Phase">
      <data key="d0">Transfer Phase</data>
      <data key="d1">stage</data>
      <data key="d2">The transfer phase is when data exchange occurs between the master and slave modules, which can be unidirectional or bidirectional.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Release Phase">
      <data key="d0">Release Phase</data>
      <data key="d1">stage</data>
      <data key="d2">The release phase is when the master device removes its information from the system bus, relinquishing bus ownership.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Non-Burst Transfer Mode">
      <data key="d0">Non-Burst Transfer Mode</data>
      <data key="d1">method</data>
      <data key="d2">Non-burst transfer mode involves sending address followed by data in each cycle, with typically only one word-length data transfer per cycle.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966755</data>
    </node>
    <node id="Burst Transfer Mode">
      <data key="d0">Burst Transfer Mode</data>
      <data key="d1">method</data>
      <data key="d2">Burst transfer mode enables continuous, grouped data transfers; the initial address is sent, followed by multiple consecutive data units without releasing the bus until the entire group is transferred.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966757</data>
    </node>
    <node id="Bus Arbiter">
      <data key="d0">Bus Arbiter</data>
      <data key="d1">artifact</data>
      <data key="d2">A bus arbiter is a component responsible for resolving competing requests and assigning the next bus access to a requesting entity.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966757</data>
    </node>
    <node id="Clock Cycle">
      <data key="d0">Clock Cycle</data>
      <data key="d1">concept</data>
      <data key="d2">A clock cycle is a single unit of time in which digital circuits perform operations, such as data transfer, synchronized by a clock signal.</data>
      <data key="d3">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966757</data>
    </node>
    <node id="Host System">
      <data key="d0">Host System</data>
      <data key="d1">concept</data>
      <data key="d2">The host system refers to the central computing unit that communicates with peripheral devices through the I/O interface.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="Peripheral Devices">
      <data key="d0">Peripheral Devices</data>
      <data key="d1">artifact</data>
      <data key="d2">Peripheral devices are external components that connect to the host system, exhibiting diverse working characteristics and requirements.&lt;SEP&gt;Peripheral devices include high-speed hardware such as disk drives, graphics cards, sound cards, and network cards, which transfer large volumes of data using DMA.</data>
      <data key="d3">chunk-cf6b9c226ca3b2608b5f06be919d2f78&lt;SEP&gt;chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="Address Decoding">
      <data key="d0">Address Decoding</data>
      <data key="d1">method</data>
      <data key="d2">Address decoding is the process by which the I/O interface interprets address codes from the CPU to select the appropriate peripheral device for communication.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="Communication Coordination">
      <data key="d0">Communication Coordination</data>
      <data key="d1">method</data>
      <data key="d2">Communication coordination enables the I/O interface to manage timing and synchronization between the host and peripherals of differing speeds.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="Data Buffering">
      <data key="d0">Data Buffering</data>
      <data key="d1">method</data>
      <data key="d2">Data buffering involves the use of temporary storage (data buffer registers) to bridge speed differences between the CPU and peripheral devices, preventing data loss.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="Signal Format Conversion">
      <data key="d0">Signal Format Conversion</data>
      <data key="d1">method</data>
      <data key="d2">Signal format conversion allows the I/O interface to adapt between different electrical levels, data formats, and coding schemes (e.g., parallel/serial, analog/digital).</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="Command and Status Transfer">
      <data key="d0">Command and Status Transfer</data>
      <data key="d1">method</data>
      <data key="d2">Command and status transfer involves the exchange of control commands and status information between the CPU, I/O interface, and peripheral devices through command and status registers.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966776</data>
    </node>
    <node id="Command Register">
      <data key="d0">Command Register</data>
      <data key="d1">artifact</data>
      <data key="d2">The command register within the I/O interface receives and stores control commands sent by the CPU to initiate or control peripheral device operations.</data>
      <data key="d3">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966778</data>
    </node>
    <node id="Multilevel Interrupt">
      <data key="d0">Multilevel Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">Multilevel interrupt refers to the ability of a CPU to suspend a current interrupt service routine to handle a higher-priority interrupt, also known as interrupt nesting.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Single Interrupt">
      <data key="d0">Single Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">Single interrupt occurs when a CPU does not respond to a new interrupt request with higher priority while executing an interrupt service program.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Interrupt Priority">
      <data key="d0">Interrupt Priority</data>
      <data key="d1">concept</data>
      <data key="d2">Interrupt priority denotes the actual handling order of multiple interrupts, which can be dynamically adjusted using interrupt masking techniques.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Interrupt Masking Technology">
      <data key="d0">Interrupt Masking Technology</data>
      <data key="d1">method</data>
      <data key="d2">Interrupt masking technology enables dynamic adjustment of interrupt handling priorities by using a mask register to selectively block or allow interrupt requests.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Interrupt Mask Word Register">
      <data key="d0">Interrupt Mask Word Register</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt mask word register is a hardware component that stores the interrupt mask word, where each bit corresponds to a specific interrupt source.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Interrupt Request Register">
      <data key="d0">Interrupt Request Register</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt request register records the interrupt requests from various devices, with each bit corresponding to a specific interrupt source.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Interrupt Mask Word">
      <data key="d0">Interrupt Mask Word</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt mask word is the content of the interrupt mask word register, used to control whether a specific interrupt source is allowed or masked.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Interrupt Request Signal">
      <data key="d0">Interrupt Request Signal</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt request signal (IRi) is the signal sent by device i to request an interrupt, recorded in the interrupt request register.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966809</data>
    </node>
    <node id="Program Interrupt">
      <data key="d0">Program Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">Program interrupt is a mechanism in computing where the CPU temporarily halts the current program to handle urgent exceptions or special requests, then resumes the original program from the breakpoint.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966810</data>
    </node>
    <node id="Ready Queue">
      <data key="d0">Ready Queue</data>
      <data key="d1">category</data>
      <data key="d2">Ready queue is a list of processes awaiting CPU execution, from which the CPU selects the next process to run.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966810</data>
    </node>
    <node id="Interrupt Arbitration Circuit">
      <data key="d0">Interrupt Arbitration Circuit</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt arbitration circuit evaluates and determines which interrupt should be serviced based on fixed response priority.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966812</data>
    </node>
    <node id="Response Priority">
      <data key="d0">Response Priority</data>
      <data key="d1">concept</data>
      <data key="d2">Response priority refers to the fixed priority order used by the interrupt arbitration circuit to determine which interrupt is processed first if multiple interrupts are not masked.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966812</data>
    </node>
    <node id="Device I">
      <data key="d0">Device I</data>
      <data key="d1">artifact</data>
      <data key="d2">Device I is a hardware component that generates an interrupt request signal (IRi) when an event occurs.</data>
      <data key="d3">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966812</data>
    </node>
    <node id="Multitasking">
      <data key="d0">Multitasking</data>
      <data key="d1">concept</data>
      <data key="d2">Multitasking refers to the ability of a system to execute multiple processes concurrently using interrupts for switching between tasks.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Real-Time Processing">
      <data key="d0">Real-Time Processing</data>
      <data key="d1">concept</data>
      <data key="d2">Real-time processing is a system capability that requires rapid response to events, enabled through interrupt systems.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Soft Interrupt">
      <data key="d0">Soft Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">Soft interrupt is a mechanism used for switching between user applications and operating system routines, also known as a software interrupt.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Multi-Processor System">
      <data key="d0">Multi-Processor System</data>
      <data key="d1">concept</data>
      <data key="d2">Multi-processor system is a computing environment with multiple processors that use interrupts for inter-processor communication and task switching.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Current Process">
      <data key="d0">Current Process</data>
      <data key="d1">concept</data>
      <data key="d2">Current process is the program currently being executed by the CPU before an interrupt occurs.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Hardware Fault">
      <data key="d0">Hardware Fault</data>
      <data key="d1">concept</data>
      <data key="d2">Hardware fault is a type of abnormal condition that requires immediate CPU intervention and is handled through the interrupt system.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="Software Error">
      <data key="d0">Software Error</data>
      <data key="d1">concept</data>
      <data key="d2">Software error refers to unexpected or erroneous behavior in a program that triggers an interrupt for handling.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966813</data>
    </node>
    <node id="User Intervention">
      <data key="d0">User Intervention</data>
      <data key="d1">concept</data>
      <data key="d2">User intervention is the act of a human operator influencing system execution, which relies on the interrupt system for processing.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966815</data>
    </node>
    <node id="Operating System">
      <data key="d0">Operating System</data>
      <data key="d1">organization</data>
      <data key="d2">Operating System is the system software that manages hardware and software resources and includes the supervisor mode for handling interrupts.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966815</data>
    </node>
    <node id="Supervisor Mode">
      <data key="d0">Supervisor Mode</data>
      <data key="d1">concept</data>
      <data key="d2">Supervisor mode is a privileged execution state of the CPU used by the operating system for handling critical tasks, including interrupts.</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966815</data>
    </node>
    <node id="Inter-Processor Communication">
      <data key="d0">Inter-Processor Communication</data>
      <data key="d3">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d2">In a multi-processor system, processors communicate and switch tasks using interrupt systems.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966818</data>
    </node>
    <node id="DMA方式">
      <data key="d0">DMA方式</data>
      <data key="d1">method</data>
      <data key="d2">DMA方式is a data transfer method that allows high-speed data transfer between memory and peripherals without CPU intervention, except for pre-processing and post-processing.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="中断方式">
      <data key="d0">中断方式</data>
      <data key="d1">method</data>
      <data key="d2">中断方式is a data transfer method that relies on CPU intervention and involves program switching, requiring saving and restoring of the execution context.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="数据传输速率">
      <data key="d0">数据传输速率</data>
      <data key="d1">concept</data>
      <data key="d2">数据传输速率refers to the speed at which data is transferred between components, with DMA offering significantly higher rates than interrupt-driven methods.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="现场保护与恢复">
      <data key="d0">现场保护与恢复</data>
      <data key="d1">concept</data>
      <data key="d2">现场保护与恢复is the process of saving and restoring the CPU state during program switching, required in interrupt methods but not in DMA.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="总线请求优先级">
      <data key="d0">总线请求优先级</data>
      <data key="d1">concept</data>
      <data key="d2">总线请求优先级determines the order in which devices gain access to the system bus, with DMA having higher priority than interrupts.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="异常事件处理">
      <data key="d0">异常事件处理</data>
      <data key="d1">concept</data>
      <data key="d2">异常事件处理refers to the ability to respond to unexpected conditions, a capability exclusive to interrupt methods.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="成组数据传送">
      <data key="d0">成组数据传送</data>
      <data key="d1">concept</data>
      <data key="d2">成组数据传送is a type of data transfer involving large blocks of data, which is well-suited to DMA.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966872</data>
    </node>
    <node id="机器周期">
      <data key="d0">机器周期</data>
      <data key="d1">concept</data>
      <data key="d2">机器周期is a unit of time in computer operation, during which the CPU performs basic operations and is relevant for determining the timing of response to DMA and interrupt requests.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966874</data>
    </node>
    <node id="程序传送">
      <data key="d0">程序传送</data>
      <data key="d1">method</data>
      <data key="d2">程序传送refers to data transfer accomplished via software instructions executed by the CPU.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966874</data>
    </node>
    <node id="硬件传送">
      <data key="d0">硬件传送</data>
      <data key="d1">method</data>
      <data key="d2">硬件传送refers to data transfer implemented by dedicated hardware, characteristic of DMA operations.</data>
      <data key="d3">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966874</data>
    </node>
    <node id="总线时钟周期">
      <data key="d0">总线时钟周期</data>
      <data key="d1">concept</data>
      <data key="d2">总线时钟周期是机器的时钟周期，用于控制计算机各部件和总线的操作。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="总线时钟频率">
      <data key="d0">总线时钟频率</data>
      <data key="d1">concept</data>
      <data key="d2">总线时钟频率是机器时钟频率，等于总线时钟周期的倒数。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="总线传输周期">
      <data key="d0">总线传输周期</data>
      <data key="d1">concept</data>
      <data key="d2">总线传输周期是一次总线操作所需的时间，包括申请、寻址、传输和结束四个阶段，通常由多个总线时钟周期构成。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="总线工作频率">
      <data key="d0">总线工作频率</data>
      <data key="d1">concept</data>
      <data key="d2">总线工作频率是总线上各种操作的频率，为总线传输周期的倒数，表示每秒传送数据的次数。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="总线宽度">
      <data key="d0">总线宽度</data>
      <data key="d1">concept</data>
      <data key="d2">总线宽度即总线位宽，指总线上同时传输的数据位数，通常以数据总线的根数表示，如32位总线。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="总线带宽">
      <data key="d0">总线带宽</data>
      <data key="d1">concept</data>
      <data key="d2">总线带宽是单位时间内总线上最多可传输的数据位数，通常以字节/秒(B/s)表示，是衡量总线性能的重要指标。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="总线复用">
      <data key="d0">总线复用</data>
      <data key="d1">concept</data>
      <data key="d2">总线复用指一种信号线在不同时间传输不同信息，以节省空间和成本，例如地址和数据线复用。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="信号线数">
      <data key="d0">信号线数</data>
      <data key="d1">concept</data>
      <data key="d2">信号线数是地址总线、数据总线和控制总线的线数总和。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966880</data>
    </node>
    <node id="字节/秒">
      <data key="d0">字节/秒</data>
      <data key="d1">unit</data>
      <data key="d2">字节/秒是衡量总线带宽的单位，表示每秒传输的字节数。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966881</data>
    </node>
    <node id="22MHz">
      <data key="d0">22MHz</data>
      <data key="d1">data</data>
      <data key="d2">22MHz是示例中的总线工作频率值。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966882</data>
    </node>
    <node id="16位">
      <data key="d0">16位</data>
      <data key="d1">data</data>
      <data key="d2">16位是示例中的总线宽度值。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966882</data>
    </node>
    <node id="44MB/s">
      <data key="d0">44MB/s</data>
      <data key="d1">data</data>
      <data key="d2">44MB/s是根据公式计算得出的总线带宽值。</data>
      <data key="d3">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966882</data>
    </node>
    <node id="Data Transfer Process">
      <data key="d0">Data Transfer Process</data>
      <data key="d1">concept</data>
      <data key="d2">The data transfer process in DMA is divided into three stages: preprocessing, data transfer, and post-processing.</data>
      <data key="d3">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966912</data>
    </node>
    <node id="Preprocessing">
      <data key="d0">Preprocessing</data>
      <data key="d1">stage</data>
      <data key="d2">Preprocessing is the initial phase of the DMA data transfer process where the CPU initializes the DMA controller, sets transfer direction, and tests and starts the I/O device.</data>
      <data key="d3">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966912</data>
    </node>
    <node id="Post-Processing">
      <data key="d0">Post-Processing</data>
      <data key="d1">stage</data>
      <data key="d2">Post-processing is the final stage where the DMA controller issues an interrupt to the CPU, which then handles completion tasks such as data verification and error diagnosis.</data>
      <data key="d3">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966912</data>
    </node>
    <node id="DMA Controller">
      <data key="d0">DMA Controller</data>
      <data key="d1">artifact</data>
      <data key="d2">The DMA controller is a hardware component that manages the data transfer process independently, issuing requests and handling interrupts.</data>
      <data key="d3">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966912</data>
    </node>
    <node id="Data Block">
      <data key="d0">Data Block</data>
      <data key="d1">data</data>
      <data key="d2">A data block is the fundamental unit of data transfer in DMA, processed as a single entity during the data transfer phase.&lt;SEP&gt;Data block refers to a sequence of data transferred in a single operation during DMA.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a&lt;SEP&gt;chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967080</data>
    </node>
    <node id="Bus Request">
      <data key="d0">Bus Request</data>
      <data key="d1">concept</data>
      <data key="d2">A bus request is a signal sent by the DMA controller to the CPU to gain control of the system bus for data transfer.</data>
      <data key="d3">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966914</data>
    </node>
    <node id="I/O Port">
      <data key="d0">I/O Port</data>
      <data key="d1">artifact</data>
      <data key="d2">I/O Port refers to a register within an I/O interface circuit that can be directly accessed by the CPU, including data ports, status ports, and control ports.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Data Port">
      <data key="d0">Data Port</data>
      <data key="d1">artifact</data>
      <data key="d2">Data Port is a type of I/O port that allows the CPU to perform read and write operations on data.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Status Port">
      <data key="d0">Status Port</data>
      <data key="d1">artifact</data>
      <data key="d2">Status Port is a type of I/O port that enables the CPU to read the current status of external devices.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Control Port">
      <data key="d0">Control Port</data>
      <data key="d1">artifact</data>
      <data key="d2">Control Port is a type of I/O port used by the CPU to write control commands to external devices.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Port Addressing">
      <data key="d0">Port Addressing</data>
      <data key="d1">concept</data>
      <data key="d2">Port Addressing refers to the process of assigning a unique address to each I/O port so that the CPU can access it.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Independent Addressing">
      <data key="d0">Independent Addressing</data>
      <data key="d1">method</data>
      <data key="d2">Independent Addressing, also known as I/O Mapping, is a method where I/O ports are separately addressed from the main memory space, using distinct address spaces.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Unified Addressing">
      <data key="d0">Unified Addressing</data>
      <data key="d1">method</data>
      <data key="d2">Unified Addressing, also known as Memory Mapping, is a method where I/O ports are assigned addresses within the main memory space, sharing the same address space.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="I/O Mapping">
      <data key="d0">I/O Mapping</data>
      <data key="d1">method</data>
      <data key="d2">I/O Mapping is another term for Independent Addressing, where I/O ports are given a separate address space from main memory.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966916</data>
    </node>
    <node id="Memory Mapping">
      <data key="d0">Memory Mapping</data>
      <data key="d1">method</data>
      <data key="d2">Memory Mapping is another term for Unified Addressing, where I/O ports are integrated into the main memory address space.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966919</data>
    </node>
    <node id="Main Memory Address Space">
      <data key="d0">Main Memory Address Space</data>
      <data key="d1">concept</data>
      <data key="d2">Main Memory Address Space refers to the range of addresses used for storing data and instructions in the primary memory.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966919</data>
    </node>
    <node id="I/O Address Space">
      <data key="d0">I/O Address Space</data>
      <data key="d1">concept</data>
      <data key="d2">I/O Address Space is the address range reserved for I/O ports, distinct in independent addressing.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966919</data>
    </node>
    <node id="I/O Instructions">
      <data key="d0">I/O Instructions</data>
      <data key="d1">method</data>
      <data key="d2">I/O Instructions are specialized CPU instructions used to access I/O ports in systems with independent addressing.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966919</data>
    </node>
    <node id="Memory Access Instructions">
      <data key="d0">Memory Access Instructions</data>
      <data key="d1">method</data>
      <data key="d2">Memory Access Instructions are standard CPU instructions used to access both memory and I/O ports in unified addressing systems.</data>
      <data key="d3">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761966919</data>
    </node>
    <node id="Keyboard">
      <data key="d0">Keyboard</data>
      <data key="d1">artifact</data>
      <data key="d2">The keyboard is the most commonly used input device for issuing commands or entering data into a computer.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="Mouse">
      <data key="d0">Mouse</data>
      <data key="d1">artifact</data>
      <data key="d2">The mouse is a common pointing input device that links user actions to positions on the computer screen.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="Display Monitor">
      <data key="d0">Display Monitor</data>
      <data key="d1">artifact</data>
      <data key="d2">The display monitor is an output device that displays visual information using a matrix of pixels, categorized by display technology.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="CRT Display">
      <data key="d0">CRT Display</data>
      <data key="d1">artifact</data>
      <data key="d2">The CRT display is a type of monitor that uses a cathode ray tube to generate images.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="LCD Display">
      <data key="d0">LCD Display</data>
      <data key="d1">artifact</data>
      <data key="d2">The LCD display is a flat-panel monitor that uses liquid crystal technology to produce images.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="LED Display">
      <data key="d0">LED Display</data>
      <data key="d1">artifact</data>
      <data key="d2">The LED display is a type of flat-panel monitor using light-emitting diodes for backlighting or pixel illumination.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="Printer">
      <data key="d0">Printer</data>
      <data key="d1">artifact</data>
      <data key="d2">The printer is an output device that produces physical copies of digital data on various media.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="Dot Matrix Printer">
      <data key="d0">Dot Matrix Printer</data>
      <data key="d1">artifact</data>
      <data key="d2">The dot matrix printer is a type of printer capable of multi-layer carbon copying and prints using a series of pins.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967029</data>
    </node>
    <node id="Inkjet Printer">
      <data key="d0">Inkjet Printer</data>
      <data key="d1">artifact</data>
      <data key="d2">The inkjet printer uses droplets of ink sprayed through nozzles to create images or text, particularly suited for high-quality color printing.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Laser Printer">
      <data key="d0">Laser Printer</data>
      <data key="d1">artifact</data>
      <data key="d2">The laser printer uses laser beams and electrostatic processes to produce high-quality, fast prints and combines laser and electronic imaging technologies.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Magnetic Surface Storage">
      <data key="d0">Magnetic Surface Storage</data>
      <data key="d1">artifact</data>
      <data key="d2">Magnetic surface storage refers to storage devices where magnetic materials are coated on metal or plastic substrates to store data.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Disk Storage">
      <data key="d0">Disk Storage</data>
      <data key="d1">artifact</data>
      <data key="d2">Disk storage is a type of magnetic surface storage that uses rotating disks to store data magnetically.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Tape Storage">
      <data key="d0">Tape Storage</data>
      <data key="d1">artifact</data>
      <data key="d2">Tape storage is a magnetic surface storage method that uses magnetic tape to store data sequentially.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Magnetic Drum">
      <data key="d0">Magnetic Drum</data>
      <data key="d1">artifact</data>
      <data key="d2">The magnetic drum is a cylindrical storage device with magnetic coating used for data storage, primarily in early computing systems.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Solid-State Drive">
      <data key="d0">Solid-State Drive</data>
      <data key="d1">artifact</data>
      <data key="d2">The solid-state drive (SSD) is a storage device that uses Flash memory to store data without moving parts, providing faster performance.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Flash Memory">
      <data key="d0">Flash Memory</data>
      <data key="d1">artifact</data>
      <data key="d2">Flash memory is a type of non-volatile storage used in SSDs and other electronic devices for high-speed data storage.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967031</data>
    </node>
    <node id="Optical Disc Storage">
      <data key="d0">Optical Disc Storage</data>
      <data key="d1">artifact</data>
      <data key="d2">Optical disc storage is a non-contact storage system that records and reads data using focused laser beams on optical media.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Optical Disc">
      <data key="d0">Optical Disc</data>
      <data key="d1">artifact</data>
      <data key="d2">The optical disc is a storage medium that uses laser technology to write and read data, such as CDs, DVDs, and Blu-ray discs.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Optical Disc Drive">
      <data key="d0">Optical Disc Drive</data>
      <data key="d1">artifact</data>
      <data key="d2">The optical disc drive is the hardware component used to read from and write to optical discs.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Optical Disc Controller">
      <data key="d0">Optical Disc Controller</data>
      <data key="d1">artifact</data>
      <data key="d2">The optical disc controller manages data transfer and operation between the optical disc drive and the computer system.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Screen Size">
      <data key="d0">Screen Size</data>
      <data key="d1">concept</data>
      <data key="d2">Screen size refers to the diagonal length of a display’s screen, measured in inches, commonly ranging from 12 to 32 inches.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Resolution">
      <data key="d0">Resolution</data>
      <data key="d1">concept</data>
      <data key="d2">Resolution is the number of pixels displayed on a screen, expressed as width × height (e.g., 800×600, 1280×1024).</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Grayscale Level">
      <data key="d0">Grayscale Level</data>
      <data key="d1">concept</data>
      <data key="d2">Grayscale level refers to the number of brightness or color variations a display can show; higher levels yield more detailed and realistic images.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Refresh Rate">
      <data key="d0">Refresh Rate</data>
      <data key="d1">concept</data>
      <data key="d2">Refresh rate is the number of times per second a display updates its image, measured in Hz, with higher rates reducing flicker.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Refresh">
      <data key="d0">Refresh</data>
      <data key="d1">concept</data>
      <data key="d2">Refresh is the process of redrawing the image on a screen before the previous image fades, maintaining a stable display.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967033</data>
    </node>
    <node id="Video RAM">
      <data key="d0">Video RAM</data>
      <data key="d1">artifact</data>
      <data key="d2">Video RAM (VRAM) is a type of memory used to store image data temporarily for quick access during screen refresh.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967034</data>
    </node>
    <node id="Binary Information">
      <data key="d0">Binary Information</data>
      <data key="d1">data</data>
      <data key="d2">Binary information refers to digital data represented in bits (0s and 1s), processed by computers.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967035</data>
    </node>
    <node id="Pixel">
      <data key="d0">Pixel</data>
      <data key="d1">naturalobject</data>
      <data key="d2">A pixel is the smallest unit of a digital image or display, represented as a single point in a raster image.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967035</data>
    </node>
    <node id="Laser Beam">
      <data key="d0">Laser Beam</data>
      <data key="d1">naturalobject</data>
      <data key="d2">A laser beam is a focused, coherent stream of light used in optical disc drives and laser printers for precise data recording.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967035</data>
    </node>
    <node id="Toner">
      <data key="d0">Toner</data>
      <data key="d1">artifact</data>
      <data key="d2">Toner is a powder used in laser printers to form text and images by adhering to charged areas on a drum.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967035</data>
    </node>
    <node id="Sensing Drum">
      <data key="d0">Sensing Drum</data>
      <data key="d1">artifact</data>
      <data key="d2">The sensing drum, also known as a photoconductive drum, is a key component in laser printers that holds an electrostatic image before transferring it to paper.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967035</data>
    </node>
    <node id="Color Mixing">
      <data key="d0">Color Mixing</data>
      <data key="d1">method</data>
      <data key="d2">Color mixing is the process of combining different colored inks or light to create a desired color, especially in inkjet printers using primary colors.</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967035</data>
    </node>
    <node id="Computer">
      <data key="d0">Computer</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d2">The keyboard serves as a primary input device for sending commands or data to a computer.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967036</data>
    </node>
    <node id="Storage System">
      <data key="d0">Storage System</data>
      <data key="d3">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d2">Magnetic surface storage uses magnetic materials on substrates to store digital data.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967037</data>
    </node>
    <node id="DMA Way">
      <data key="d0">DMA Way</data>
      <data key="d1">method</data>
      <data key="d2">DMA way is a data transfer method that enables direct data communication between main memory and DMA interface without involving the CPU.&lt;SEP&gt;DMA way is a hardware-controlled data transfer method that enables high-speed data movement between peripheral devices and memory without CPU intervention.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a&lt;SEP&gt;chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="I/O">
      <data key="d0">I/O</data>
      <data key="d1">concept</data>
      <data key="d2">I/O refers to input/output operations between the computer system and external devices.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967080</data>
    </node>
    <node id="External Devices">
      <data key="d0">External Devices</data>
      <data key="d1">artifact</data>
      <data key="d2">External devices are peripheral components that interact with the computer system for data transfer.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967080</data>
    </node>
    <node id="Hardware Circuit">
      <data key="d0">Hardware Circuit</data>
      <data key="d1">artifact</data>
      <data key="d2">Hardware circuit is a physical component that performs tasks such as address determination and data counting during DMA transfers.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967080</data>
    </node>
    <node id="Main Memory Buffer">
      <data key="d0">Main Memory Buffer</data>
      <data key="d1">artifact</data>
      <data key="d2">Main memory buffer is a dedicated area in main memory used to temporarily hold data for transfer to or from external devices.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967080</data>
    </node>
    <node id="Program Preprocessing">
      <data key="d0">Program Preprocessing</data>
      <data key="d1">method</data>
      <data key="d2">Program preprocessing is the initialization step required before starting a DMA transfer, performed via software.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967082</data>
    </node>
    <node id="Interrupt Postprocessing">
      <data key="d0">Interrupt Postprocessing</data>
      <data key="d1">method</data>
      <data key="d2">Interrupt postprocessing is the step executed after DMA transfer completion, signaled through an interrupt.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967082</data>
    </node>
    <node id="System Efficiency">
      <data key="d0">System Efficiency</data>
      <data key="d1">concept</data>
      <data key="d2">System efficiency refers to the improved performance and throughput achieved by parallel operation of CPU and I/O.</data>
      <data key="d3">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967082</data>
    </node>
    <node id="ISA">
      <data key="d0">ISA</data>
      <data key="d1">artifact</data>
      <data key="d2">ISA, or Industry Standard Architecture, is an early system bus standard with low transmission speed, high CPU utilization, and high hardware interrupt resource usage. It is a parallel bus and belongs to the system bus category.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="EISA">
      <data key="d0">EISA</data>
      <data key="d1">artifact</data>
      <data key="d2">EISA, or Extended Industry Standard Architecture, is an enhanced version of ISA that supports multiple bus masters and burst transfers while maintaining full compatibility with ISA. It is a parallel system bus.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="VESA">
      <data key="d0">VESA</data>
      <data key="d1">organization</data>
      <data key="d2">VESA, or Video Electronics Standards Association, is an organization that developed the VESA local bus standard to support high-speed data transfer for multimedia applications.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="VESA Local Bus">
      <data key="d0">VESA Local Bus</data>
      <data key="d1">artifact</data>
      <data key="d2">VESA Local Bus is a 32-bit local bus designed to connect high-speed peripherals like graphics cards directly to the CPU bus, improving performance over ISA.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="AGP">
      <data key="d0">AGP</data>
      <data key="d1">artifact</data>
      <data key="d2">AGP, or Accelerated Graphics Port, is a dedicated video interface standard designed to accelerate the transfer of video and 3D graphics data between main memory and the graphics card.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="PCI-Express">
      <data key="d0">PCI-Express</data>
      <data key="d1">artifact</data>
      <data key="d2">PCI-Express, or PCI-E, is a high-speed serial bus that supports bidirectional and full-duplex communication, offering significantly higher bandwidth than PCI and AGP.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="RS-232C">
      <data key="d0">RS-232C</data>
      <data key="d1">artifact</data>
      <data key="d2">RS-232C is a serial interface standard used for connecting data terminal equipment (DTE) and data communication equipment (DCE) for binary data exchange.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967115</data>
    </node>
    <node id="PCMCIA">
      <data key="d0">PCMCIA</data>
      <data key="d1">artifact</data>
      <data key="d2">PCMCIA, or Personal Computer Memory Card International Association, is a standard for expansion cards used primarily in laptops, offering plug-and-play functionality.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="IDE">
      <data key="d0">IDE</data>
      <data key="d1">artifact</data>
      <data key="d2">IDE, or Integrated Drive Electronics, is a device bus standard used for connecting storage devices like hard drives and optical drives to motherboards, often referred to as ATA.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="SCSI">
      <data key="d0">SCSI</data>
      <data key="d1">artifact</data>
      <data key="d2">SCSI, or Small Computer System Interface, is a standard interface for connecting computers to peripheral devices such as hard drives, known for its use of an independent processor.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="SATA">
      <data key="d0">SATA</data>
      <data key="d1">artifact</data>
      <data key="d2">SATA, or Serial Advanced Technology Attachment, is a serial hardware interface standard for connecting storage devices to a motherboard, designed for high-speed data transfer.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="Local Bus">
      <data key="d0">Local Bus</data>
      <data key="d1">concept</data>
      <data key="d2">A local bus is a high-speed bus located between the CPU and peripheral bus (like ISA) to connect fast peripherals directly to the CPU, improving data transfer performance.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="Parallel Bus">
      <data key="d0">Parallel Bus</data>
      <data key="d1">concept</data>
      <data key="d2">A parallel bus transfers multiple bits simultaneously across multiple data lines, typically offering higher bandwidth but greater complexity and signal integrity challenges.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967117</data>
    </node>
    <node id="Serial Bus">
      <data key="d0">Serial Bus</data>
      <data key="d1">concept</data>
      <data key="d2">A serial bus transmits data one bit at a time over a single channel, reducing cable complexity and electromagnetic interference but requiring higher clock speeds for equivalent bandwidth.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Bus Width">
      <data key="d0">Bus Width</data>
      <data key="d1">concept</data>
      <data key="d2">Bus width refers to the number of data bits that can be transferred simultaneously over a bus, directly affecting throughput capacity.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Clock Frequency">
      <data key="d0">Clock Frequency</data>
      <data key="d1">concept</data>
      <data key="d2">Clock frequency is the rate at which a bus operates, measured in hertz, influencing data transfer speed and synchronization.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Addressing Capability">
      <data key="d0">Addressing Capability</data>
      <data key="d1">concept</data>
      <data key="d2">Addressing capability refers to the number of unique memory or device locations a bus can access, determined by the address bus width.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Burst Transfer">
      <data key="d0">Burst Transfer</data>
      <data key="d1">concept</data>
      <data key="d2">Burst transfer enables the bus to transmit a sequence of data without requiring individual transaction control for each transfer, improving efficiency.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Plug-and-Play">
      <data key="d0">Plug-and-Play</data>
      <data key="d1">concept</data>
      <data key="d2">Plug-and-Play is a feature that allows devices to be automatically detected, configured, and utilized by the operating system upon connection.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Hot-Swapping">
      <data key="d0">Hot-Swapping</data>
      <data key="d1">concept</data>
      <data key="d2">Hot-swapping is the ability to connect or disconnect a device without powering down the system, often supported by modern buses like USB.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Video Electronics Standards Association">
      <data key="d0">Video Electronics Standards Association</data>
      <data key="d1">organization</data>
      <data key="d2">Video Electronics Standards Association is the full name of VESA, an organization that established standards for video electronic interfaces, particularly for high-speed data transfer in multimedia systems.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967118</data>
    </node>
    <node id="Peripheral Component Interconnect">
      <data key="d0">Peripheral Component Interconnect</data>
      <data key="d1">artifact</data>
      <data key="d2">Peripheral Component Interconnect is the full name of PCI, a high-performance bus standard used for connecting peripheral devices such as graphics cards, sound cards, and network cards to a computer's motherboard.</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967120</data>
    </node>
    <node id="Device Bus">
      <data key="d0">Device Bus</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d2">RS-232C is used as a device bus for serial communication between DTE and DCE.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967120</data>
    </node>
    <node id="System Performance">
      <data key="d0">System Performance</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8&lt;SEP&gt;chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d2">VESA Local Bus improves system performance by offloading high-speed peripherals from ISA.&lt;SEP&gt;System performance improves in DMA mode due to reduced CPU utilization during data transfers.</data>
      <data key="d1">concept</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967161</data>
    </node>
    <node id="Graphics Performance">
      <data key="d0">Graphics Performance</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d2">AGP significantly improves graphics performance by enabling direct CPU-graphics memory access.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967135</data>
    </node>
    <node id="Data Performance">
      <data key="d0">Data Performance</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d2">PCI-Express delivers superior data performance through high-speed serial transmission and full-duplex operation.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967135</data>
    </node>
    <node id="Storage Performance">
      <data key="d0">Storage Performance</data>
      <data key="d3">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d2">SATA offers improved storage performance over IDE through faster serial data transfer.</data>
      <data key="d1">UNKNOWN</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967135</data>
    </node>
    <node id="Hardware">
      <data key="d0">Hardware</data>
      <data key="d1">artifact</data>
      <data key="d2">Hardware refers to the physical components used to implement DMA, enabling direct data transfers without CPU involvement.</data>
      <data key="d3">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="Memory">
      <data key="d0">Memory</data>
      <data key="d1">artifact</data>
      <data key="d2">Memory is the primary storage unit that receives or sends data directly via the DMA path.</data>
      <data key="d3">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="Direct Data Path">
      <data key="d0">Direct Data Path</data>
      <data key="d1">concept</data>
      <data key="d2">Direct data path is a dedicated channel established between peripherals and memory in DMA mode, bypassing the CPU.</data>
      <data key="d3">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="Data Transfer Overhead">
      <data key="d0">Data Transfer Overhead</data>
      <data key="d1">concept</data>
      <data key="d2">Data transfer overhead refers to the CPU workload during data movement; DMA reduces this by avoiding CPU involvement.</data>
      <data key="d3">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967159</data>
    </node>
    <node id="Device Status Register">
      <data key="d0">Device Status Register</data>
      <data key="d1">artifact</data>
      <data key="d2">Device status register, also known as status port, is a hardware component in the I/O interface that stores the current operational status of the I/O device.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="I/O Operation">
      <data key="d0">I/O Operation</data>
      <data key="d1">concept</data>
      <data key="d2">I/O operation refers to the process of transferring data between the CPU and an external device, involving initialization, status checking, and data exchange.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Initialization Program">
      <data key="d0">Initialization Program</data>
      <data key="d1">content</data>
      <data key="d2">Initialization program is a sequence of instructions executed by the CPU to set up transfer parameters before starting an I/O operation.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Command Word">
      <data key="d0">Command Word</data>
      <data key="d1">content</data>
      <data key="d2">Command word is a control instruction sent by the CPU to initiate or manage the operation of an I/O device.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967180</data>
    </node>
    <node id="Address and Counter Parameter">
      <data key="d0">Address and Counter Parameter</data>
      <data key="d1">data</data>
      <data key="d2">Address and counter parameter refers to the memory address and transfer count used to track data transfer progress during an I/O operation.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Timer Query">
      <data key="d0">Timer Query</data>
      <data key="d1">method</data>
      <data key="d2">Timer query is a program query method where the CPU periodically checks the device status at set intervals, allowing the CPU to resume other tasks in between checks.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Exclusive Query">
      <data key="d0">Exclusive Query</data>
      <data key="d1">method</data>
      <data key="d2">Exclusive query is a program query method where the CPU continuously checks the device status after initiation, keeping the CPU fully occupied with I/O operations.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Timing Interval">
      <data key="d0">Timing Interval</data>
      <data key="d1">concept</data>
      <data key="d2">Timing interval refers to the fixed period between consecutive status queries in a timer query method, adjusted according to device data transfer rate.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Device Readiness">
      <data key="d0">Device Readiness</data>
      <data key="d1">concept</data>
      <data key="d2">Device readiness indicates the state in which the I/O device is prepared to perform a data transfer.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="World Athletics Championship">
      <data key="d0">World Athletics Championship</data>
      <data key="d1">event</data>
      <data key="d2">The World Athletics Championship is a global sports competition featuring top athletes in track and field.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Tokyo">
      <data key="d0">Tokyo</data>
      <data key="d1">location</data>
      <data key="d2">Tokyo is the host city of the World Athletics Championship.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Noah Carter">
      <data key="d0">Noah Carter</data>
      <data key="d1">person</data>
      <data key="d2">Noah Carter is a sprinter who set a new 100m sprint record at the World Athletics Championship.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967182</data>
    </node>
    <node id="Interrupt Vector">
      <data key="d0">Interrupt Vector</data>
      <data key="d1">concept</data>
      <data key="d2">An interrupt vector is the entry address of an interrupt service routine, which the CPU uses to transfer control to the appropriate handler after detecting an interrupt.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Non-Vector Interrupt">
      <data key="d0">Non-Vector Interrupt</data>
      <data key="d1">concept</data>
      <data key="d2">A non-vector interrupt is a type of interrupt where the CPU does not use a predefined vector to identify the interrupt service routine, requiring manual identification of the source.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Interrupt Type Number">
      <data key="d0">Interrupt Type Number</data>
      <data key="d1">concept</data>
      <data key="d2">An interrupt type number is a unique identifier assigned to each interrupt source, used by the CPU to locate the corresponding interrupt vector.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Interrupt Service Routine">
      <data key="d0">Interrupt Service Routine</data>
      <data key="d1">concept</data>
      <data key="d2">An interrupt service routine is a specific function executed in response to an interrupt, triggered by a hardware or software event.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Interrupt Vector Table">
      <data key="d0">Interrupt Vector Table</data>
      <data key="d1">artifact</data>
      <data key="d2">The interrupt vector table is a memory region that stores the entry addresses (vectors) of all interrupt service routines, organized by interrupt type number.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Central Processing Unit">
      <data key="d0">Central Processing Unit</data>
      <data key="d1">artifact</data>
      <data key="d2">The Central Processing Unit is the primary component of a computer that performs most processing tasks, including handling interrupts.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="100m Sprint Record">
      <data key="d0">100m Sprint Record</data>
      <data key="d1">concept</data>
      <data key="d2">The 100m sprint record is a benchmark in athletics, recently broken by Noah Carter.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967183</data>
    </node>
    <node id="Carbon-Fiber Spikes">
      <data key="d0">Carbon-Fiber Spikes</data>
      <data key="d1">artifact</data>
      <data key="d2">Carbon-fiber spikes are advanced sprinting shoes that provide enhanced speed and traction.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967184</data>
    </node>
    <node id="World Athletics Federation">
      <data key="d0">World Athletics Federation</data>
      <data key="d1">organization</data>
      <data key="d2">The World Athletics Federation is the governing body overseeing the World Athletics Championship and record validations.</data>
      <data key="d3">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967185</data>
    </node>
    <node id="Interrupt Vector Method">
      <data key="d0">Interrupt Vector Method</data>
      <data key="d1">method</data>
      <data key="d2">The interrupt vector method is a technique used by the CPU to determine the entry address of an interrupt service routine by using the interrupt type number to access the interrupt vector table.</data>
      <data key="d3">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d4">unknown_source</data>
      <data key="d5">1761967185</data>
    </node>
    <edge source="DMA" target="Main Memory">
      <data key="d6">1.0</data>
      <data key="d7">DMA enables direct data transfer between I/O devices and main memory without CPU intervention.</data>
      <data key="d8">data transfer,direct access</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966310</data>
    </edge>
    <edge source="DMA" target="I/O Device">
      <data key="d6">1.0</data>
      <data key="d7">DMA facilitates data exchange between I/O devices and main memory, reducing CPU load.</data>
      <data key="d8">controller,data exchange</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966310</data>
    </edge>
    <edge source="DMA" target="CPU">
      <data key="d6">1.0</data>
      <data key="d7">DMA may conflict with CPU access to main memory, requiring strategies to resolve competition.</data>
      <data key="d8">access conflict,performance trade-off</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966311</data>
    </edge>
    <edge source="DMA" target="Data Transfer Process">
      <data key="d6">1.0</data>
      <data key="d7">The DMA method encompasses the data transfer process, which is structured into three sequential stages.</data>
      <data key="d8">data management,process stages</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966915</data>
    </edge>
    <edge source="Main Memory" target="Memory Access Conflict">
      <data key="d6">1.0</data>
      <data key="d7">Memory access conflicts can arise when both CPU and DMA attempt to access main memory simultaneously.</data>
      <data key="d8">system contention,timing issue</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966310</data>
    </edge>
    <edge source="Main Memory" target="DMA Method">
      <data key="d6">1.0</data>
      <data key="d7">The DMA method allows direct data movement between main memory and I/O devices, eliminating the need for CPU involvement.</data>
      <data key="d8">bypassing CPU,direct data transfer</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966632</data>
    </edge>
    <edge source="Main Memory" target="DMA Way">
      <data key="d6">1.0</data>
      <data key="d7">DMA way enables direct data transfer between main memory and external devices without CPU intervention.</data>
      <data key="d8">data transfer,direct access</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967086</data>
    </edge>
    <edge source="I/O Device" target="Cycle Stealing">
      <data key="d6">1.0</data>
      <data key="d7">Cycle Stealing allows the I/O device to temporarily access memory during CPU idle cycles, ensuring timely data transfer.</data>
      <data key="d8">priority access,single word transfer</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966310</data>
    </edge>
    <edge source="I/O Device" target="Interrupt Request">
      <data key="d6">2.0</data>
      <data key="d7">An I/O device sends an interrupt request to the CPU upon becoming ready, typically asynchronously.&lt;SEP&gt;An I/O device sends an interrupt request to notify the CPU when it completes a task.</data>
      <data key="d8">device-to-CPU communication,event initiation,event notification,hardware signal</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966816</data>
    </edge>
    <edge source="I/O Device" target="I/O Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">An I/O device triggers an I/O interrupt to request CPU attention when the device becomes ready, which is sampled only at the end of instruction execution.</data>
      <data key="d8">asynchronous signaling,event generation</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966520</data>
    </edge>
    <edge source="I/O Device" target="Data Transfer">
      <data key="d6">1.0</data>
      <data key="d7">The I/O device participates in data transfer with the host system after initialization.</data>
      <data key="d8">communication,task completion</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966818</data>
    </edge>
    <edge source="I/O Device" target="DMA Controller">
      <data key="d6">1.0</data>
      <data key="d7">The I/O device sends a DMA request to the DMA controller when it is ready to transmit or receive data.</data>
      <data key="d8">data readiness signaling,request generation</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966915</data>
    </edge>
    <edge source="CPU" target="Stop CPU Access">
      <data key="d6">1.0</data>
      <data key="d7">In this method, the CPU relinquishes bus control during DMA transfer, halting its operations.</data>
      <data key="d8">bus control,performance impact</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966311</data>
    </edge>
    <edge source="CPU" target="Alternate CPU and DMA Access">
      <data key="d6">1.0</data>
      <data key="d7">This method divides the CPU’s work cycle into segments for CPU and DMA, enabling alternating access to the bus.</data>
      <data key="d8">bus timing,time-sharing</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966312</data>
    </edge>
    <edge source="CPU" target="I/O Instruction">
      <data key="d6">1.0</data>
      <data key="d7">The CPU uses I/O Instructions to perform I/O operations, but these instructions are limited to use in privileged mode.</data>
      <data key="d8">instruction execution,privileged access</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966335</data>
    </edge>
    <edge source="CPU" target="Interrupt Response Process">
      <data key="d6">1.0</data>
      <data key="d7">The CPU performs the interrupt response process to manage and respond to interrupt signals.</data>
      <data key="d8">execution control,system management</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966360</data>
    </edge>
    <edge source="CPU" target="Disable Interrupts">
      <data key="d6">1.0</data>
      <data key="d7">The CPU executes the disable interrupts operation to prevent higher-priority interrupts from interfering during critical operations.</data>
      <data key="d8">interrupt management,priority control</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966360</data>
    </edge>
    <edge source="CPU" target="Save Breakpoint">
      <data key="d6">1.0</data>
      <data key="d7">The CPU saves the breakpoint to ensure accurate return to the original program after interrupt processing.</data>
      <data key="d8">context preservation,program continuation</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966361</data>
    </edge>
    <edge source="CPU" target="Program Counter">
      <data key="d6">1.0</data>
      <data key="d7">The CPU uses the program counter to keep track of the next instruction to be executed.</data>
      <data key="d8">address management,instruction tracking</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966362</data>
    </edge>
    <edge source="CPU" target="PSW">
      <data key="d6">1.0</data>
      <data key="d7">The CPU uses the PSW to preserve execution context such as flags and status.</data>
      <data key="d8">execution context,status monitoring</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966362</data>
    </edge>
    <edge source="CPU" target="Maskable Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">The CPU does not respond to maskable interrupts when in an interrupt-disabled state, as they have the lowest priority.</data>
      <data key="d8">interrupt handling,priority level</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966387</data>
    </edge>
    <edge source="CPU" target="Non-Maskable Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">The CPU responds to non-maskable interrupts immediately, as they have the highest priority and are essential for system safety.</data>
      <data key="d8">highest priority,urgent processing</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966388</data>
    </edge>
    <edge source="CPU" target="Interrupt Request">
      <data key="d6">1.0</data>
      <data key="d7">The CPU responds to an interrupt request only if it is enabled and the current instruction has completed.</data>
      <data key="d8">response condition,timing gate</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966519</data>
    </edge>
    <edge source="CPU" target="Interrupt Service Program">
      <data key="d6">4.0</data>
      <data key="d7">The CPU initiates execution of the interrupt service program after fulfilling the conditions for interrupt response.&lt;SEP&gt;The CPU runs the interrupt service program as a dedicated context when handling interrupts.&lt;SEP&gt;The CPU executes the interrupt service program in response to an interrupt.&lt;SEP&gt;The CPU executes the interrupt service program to address the interrupt event.</data>
      <data key="d8">execution,execution context,execution responsibility,execution trigger,handling,handling process</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956&lt;SEP&gt;chunk-be16a52421e09740f425560cea4aa97b&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966820</data>
    </edge>
    <edge source="CPU" target="Interrupt Enable Flag">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt enable flag controls whether the CPU can respond to non-exception interrupt requests.</data>
      <data key="d8">interrupt control,system configuration</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966520</data>
    </edge>
    <edge source="CPU" target="Instruction Completion">
      <data key="d6">1.0</data>
      <data key="d7">The CPU samples interrupt requests only at the end of instruction completion.</data>
      <data key="d8">execution milestone,interrupt sampling point</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966520</data>
    </edge>
    <edge source="CPU" target="Exception">
      <data key="d6">1.0</data>
      <data key="d7">Exceptions are processed immediately by the CPU, bypassing standard interrupt conditions.</data>
      <data key="d8">immediate processing,priority override</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966521</data>
    </edge>
    <edge source="CPU" target="Nonmaskable Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">Nonmaskable interrupts force the CPU to respond even when interrupts are disabled.</data>
      <data key="d8">forced response,high priority</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966521</data>
    </edge>
    <edge source="CPU" target="Program Query Method">
      <data key="d6">2.0</data>
      <data key="d7">The program query method relies on the CPU to repeatedly query the status of I/O devices.&lt;SEP&gt;The CPU executes the program query method to handle I/O operations by monitoring device status and initiating transfers.</data>
      <data key="d8">I/O management,control execution,control mechanism,polling</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74&lt;SEP&gt;chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967186</data>
    </edge>
    <edge source="CPU" target="片内总线">
      <data key="d6">1.0</data>
      <data key="d7">片内总线connects internal components of the CPU, such as registers and the ALU.</data>
      <data key="d8">component integration,internal connection</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966645</data>
    </edge>
    <edge source="CPU" target="系统总线">
      <data key="d6">1.0</data>
      <data key="d7">系统总线connects the CPU with main memory and I/O interfaces for data transfer.</data>
      <data key="d8">data exchange,system-level interconnection</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966649</data>
    </edge>
    <edge source="CPU" target="DMA控制器">
      <data key="d6">1.0</data>
      <data key="d7">DMA控制器在接收请求后，通过协调使CPU让出系统总线控制权。</data>
      <data key="d8">control handover,resource takeover</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966696</data>
    </edge>
    <edge source="CPU" target="总线响应信号">
      <data key="d6">1.0</data>
      <data key="d7">CPU发出总线响应信号以响应DMA请求，释放总线控制权。</data>
      <data key="d8">control release,response signaling</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966697</data>
    </edge>
    <edge source="CPU" target="I/O Interface">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface acts as an intermediary for command issuance from the CPU and status feedback from peripherals.</data>
      <data key="d8">command execution,status retrieval</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966781</data>
    </edge>
    <edge source="CPU" target="Program Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">The CPU uses the program interrupt mechanism to manage urgent situations and return to normal program execution.</data>
      <data key="d8">control mechanism,system response</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="CPU" target="Ready Queue">
      <data key="d6">1.0</data>
      <data key="d7">The CPU selects the next process from the ready queue to execute after interrupt handling.</data>
      <data key="d8">execution selection,process scheduling</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966820</data>
    </edge>
    <edge source="CPU" target="DMA方式">
      <data key="d6">1.0</data>
      <data key="d7">DMA does not use CPU resources during data transfer, except for setup and cleanup, and has higher priority for bus access.</data>
      <data key="d8">bus access,resource utilization</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966875</data>
    </edge>
    <edge source="CPU" target="中断方式">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt method requires CPU to switch programs and save the current state, consuming CPU cycles.</data>
      <data key="d8">context saving,program switching</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966876</data>
    </edge>
    <edge source="CPU" target="Preprocessing">
      <data key="d6">1.0</data>
      <data key="d7">The CPU performs initialization tasks such as configuring the DMA controller and testing the I/O device during preprocessing.</data>
      <data key="d8">initialization,system setup</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966915</data>
    </edge>
    <edge source="CPU" target="DMA Controller">
      <data key="d6">1.0</data>
      <data key="d7">The CPU initializes the DMA controller and later responds to interrupts issued by the DMA controller.</data>
      <data key="d8">control initiation,interrupt handling</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966921</data>
    </edge>
    <edge source="CPU" target="Post-Processing">
      <data key="d6">1.0</data>
      <data key="d7">The CPU performs post-processing tasks such as data verification and error diagnosis after the DMA transfer ends.</data>
      <data key="d8">error checking,finalization</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966922</data>
    </edge>
    <edge source="CPU" target="DMA Way">
      <data key="d6">2.0</data>
      <data key="d7">DMA way operates independently of the CPU, allowing it to continue executing programs while I/O operations occur.&lt;SEP&gt;DMA Way bypasses the CPU during data transfers, minimizing its involvement and load.</data>
      <data key="d8">bypass,independent operation,performance enhancement,reduced workload</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a&lt;SEP&gt;chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967161</data>
    </edge>
    <edge source="CPU" target="Data Transfer Overhead">
      <data key="d6">1.0</data>
      <data key="d7">Data Transfer Overhead is significantly reduced when the CPU is bypassed during DMA operations.</data>
      <data key="d8">efficiency,performance impact</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967162</data>
    </edge>
    <edge source="CPU" target="I/O Operation">
      <data key="d6">1.0</data>
      <data key="d7">The CPU initiates and controls the I/O operation by sending command words to the interface.</data>
      <data key="d8">execution control,start trigger</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967187</data>
    </edge>
    <edge source="CPU" target="Initialization Program">
      <data key="d6">1.0</data>
      <data key="d7">The CPU executes the initialization program to configure transfer parameters before beginning I/O operations.</data>
      <data key="d8">program execution,setup phase</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967188</data>
    </edge>
    <edge source="CPU" target="Command Word">
      <data key="d6">1.0</data>
      <data key="d7">The CPU sends a command word to start the I/O device operation through the interface.</data>
      <data key="d8">command issuance,device control</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967189</data>
    </edge>
    <edge source="CPU" target="Address and Counter Parameter">
      <data key="d6">1.0</data>
      <data key="d7">The CPU modifies the address and counter parameters after each data transfer to manage the sequence and number of transfers.</data>
      <data key="d8">data tracking,transfer logic</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967190</data>
    </edge>
    <edge source="CPU" target="Timer Query">
      <data key="d6">1.0</data>
      <data key="d7">The timer query method allows the CPU to return to user program after transfer, reducing idle time compared to exclusive query.</data>
      <data key="d8">non-blocking behavior,system efficiency</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967191</data>
    </edge>
    <edge source="CPU" target="Exclusive Query">
      <data key="d6">1.0</data>
      <data key="d7">Exclusive query forces the CPU to spend 100% of its time in polling, leading to low system efficiency.</data>
      <data key="d8">full CPU utilization,performance cost</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967191</data>
    </edge>
    <edge source="Cycle Stealing" target="Memory Cycle">
      <data key="d6">1.0</data>
      <data key="d7">Cycle stealing depends on the timing of memory cycles and the ability to take over one during CPU idleness.</data>
      <data key="d8">resource allocation,timing</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966310</data>
    </edge>
    <edge source="Alternate CPU and DMA Access" target="Memory Cycle">
      <data key="d6">1.0</data>
      <data key="d7">This method effectively schedules access based on memory cycle timing to optimize system efficiency.</data>
      <data key="d8">bus scheduling,performance optimization</data>
      <data key="d9">chunk-d9e6d15f744c7305ca7d60880a6381b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966312</data>
    </edge>
    <edge source="Data Buffer Register" target="I/O Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Data Buffer Register is a component within the I/O Interface used for temporarily storing data during CPU-memory transfers.</data>
      <data key="d8">data storage,temporary holding</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966335</data>
    </edge>
    <edge source="Data Buffer Register" target="I/O Control Logic">
      <data key="d6">1.0</data>
      <data key="d7">The I/O Control Logic manages the movement of data into and out of the Data Buffer Register.</data>
      <data key="d8">control of data transfer,data forwarding</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966335</data>
    </edge>
    <edge source="Data Buffer Register" target="Program Query Method">
      <data key="d6">1.0</data>
      <data key="d7">The program query method uses the data buffer register to store data temporarily during I/O operations.</data>
      <data key="d8">data handling,interface component</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967187</data>
    </edge>
    <edge source="Status Register" target="I/O Control Logic">
      <data key="d6">1.0</data>
      <data key="d7">The I/O Control Logic collects status information from peripheral devices and updates the Status Register.</data>
      <data key="d8">signal transmission,status collection</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966335</data>
    </edge>
    <edge source="Status Register" target="I/O Interface">
      <data key="d6">2.0</data>
      <data key="d7">The Status Register is integrated into the I/O Interface to monitor and record the operational state of the interface and attached devices.&lt;SEP&gt;The I/O interface includes a status register that stores and forwards peripheral device status to the CPU.</data>
      <data key="d8">feedback delivery,state tracking,status monitoring</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770&lt;SEP&gt;chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966781</data>
    </edge>
    <edge source="Control Register" target="I/O Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Control Register is part of the I/O Interface and holds control information sent by the CPU to manage peripheral devices.</data>
      <data key="d8">command storage,control signaling</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966336</data>
    </edge>
    <edge source="Control Register" target="I/O Control Logic">
      <data key="d6">1.0</data>
      <data key="d7">The I/O Control Logic decodes commands from the Control Register and generates appropriate control signals for external devices.</data>
      <data key="d8">command decoding,signal generation</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966337</data>
    </edge>
    <edge source="I/O Interface" target="Data Line">
      <data key="d6">1.0</data>
      <data key="d7">The Data Line serves as the communication channel for transferring data, control, and status information to and from the I/O Interface.</data>
      <data key="d8">communication channel,data transmission</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966337</data>
    </edge>
    <edge source="I/O Interface" target="Address Line">
      <data key="d6">1.0</data>
      <data key="d7">The Address Line is used to select a specific register within the I/O Interface for read or write operations.</data>
      <data key="d8">addressing,register selection</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966337</data>
    </edge>
    <edge source="I/O Interface" target="Control Line">
      <data key="d6">1.0</data>
      <data key="d7">The Control Line delivers read/write, interrupt, arbitration, and handshake signals to control operations within the I/O Interface.</data>
      <data key="d8">operation control,signal transmission</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966337</data>
    </edge>
    <edge source="I/O Interface" target="Parallel Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Parallel Interface is one of the types of I/O Interfaces categorized by data transfer method.</data>
      <data key="d8">data transfer,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966686</data>
    </edge>
    <edge source="I/O Interface" target="Serial Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Serial Interface is one of the types of I/O Interfaces categorized by data transfer method.</data>
      <data key="d8">data transfer,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966686</data>
    </edge>
    <edge source="I/O Interface" target="Program Query Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Program Query Interface is one of the types of I/O Interfaces categorized by the host’s control strategy.</data>
      <data key="d8">control method,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966687</data>
    </edge>
    <edge source="I/O Interface" target="Interrupt Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Interrupt Interface is one of the types of I/O Interfaces categorized by the host’s control strategy.</data>
      <data key="d8">control method,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966687</data>
    </edge>
    <edge source="I/O Interface" target="DMA Interface">
      <data key="d6">1.0</data>
      <data key="d7">The DMA Interface is one of the types of I/O Interfaces categorized by the host’s control strategy.</data>
      <data key="d8">control method,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966688</data>
    </edge>
    <edge source="I/O Interface" target="Programmable Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Programmable Interface is one of the types of I/O Interfaces categorized by functional flexibility.</data>
      <data key="d8">functionality,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966688</data>
    </edge>
    <edge source="I/O Interface" target="Non-Programmable Interface">
      <data key="d6">1.0</data>
      <data key="d7">The Non-Programmable Interface is one of the types of I/O Interfaces categorized by functional flexibility.</data>
      <data key="d8">functionality,type classification</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966688</data>
    </edge>
    <edge source="I/O Interface" target="Host System">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface enables communication and control between the host system and peripheral devices.</data>
      <data key="d8">control management,information exchange</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966778</data>
    </edge>
    <edge source="I/O Interface" target="Peripheral Devices">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface facilitates data exchange and resolution of differences between peripheral devices and the host system.</data>
      <data key="d8">data transfer,interface mediation</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966779</data>
    </edge>
    <edge source="I/O Interface" target="Address Decoding">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface performs address decoding to identify and select specific peripheral devices based on input address codes.</data>
      <data key="d8">device selection,function implementation</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966779</data>
    </edge>
    <edge source="I/O Interface" target="Communication Coordination">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface manages timing and coordination to ensure harmonious operation between the host and slow-paced peripheral devices.</data>
      <data key="d8">speed matching,timing synchronization</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966779</data>
    </edge>
    <edge source="I/O Interface" target="Data Buffering">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface uses data buffering to prevent data loss by managing mismatched speeds between the CPU and peripherals.</data>
      <data key="d8">data preservation,speed compensation</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966780</data>
    </edge>
    <edge source="I/O Interface" target="Signal Format Conversion">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface provides signal format conversion to make host and peripheral communication compatible in terms of voltage levels and data formats.</data>
      <data key="d8">data format adaptation,electrical compatibility</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966780</data>
    </edge>
    <edge source="I/O Interface" target="Command and Status Transfer">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface supports the transfer of command and status information between the CPU and peripheral devices.</data>
      <data key="d8">control signaling,feedback mechanism</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966780</data>
    </edge>
    <edge source="I/O Interface" target="Command Register">
      <data key="d6">1.0</data>
      <data key="d7">The I/O interface contains a command register used to receive and hold CPU control commands.</data>
      <data key="d8">command reception,data storage</data>
      <data key="d9">chunk-5b39ca8d8912721150379240e1b18770</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966781</data>
    </edge>
    <edge source="I/O Instruction" target="Privilege Instruction">
      <data key="d6">1.0</data>
      <data key="d7">I/O Instructions are classified as Privilege Instructions, meaning they can only be executed in the operating system kernel.</data>
      <data key="d8">security restriction,type classification</data>
      <data key="d9">chunk-0bb0001c3247a59fa9d05ca671c02b19</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966336</data>
    </edge>
    <edge source="I/O Instruction" target="Host Computer">
      <data key="d6">1.0</data>
      <data key="d7">I/O instructions allow the host computer’s CPU to perform data exchange with I/O devices.</data>
      <data key="d8">CPU command,data exchange</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966505</data>
    </edge>
    <edge source="Interrupt Response Process" target="Interrupt Implicit Instruction">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt implicit instruction represents the underlying hardware operations that constitute the interrupt response process.</data>
      <data key="d8">conceptual foundation,hardware implementation</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966359</data>
    </edge>
    <edge source="Interrupt Response Process" target="Interrupt Handling">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt response process is the fundamental mechanism of interrupt handling in the CPU.</data>
      <data key="d8">core process,system function</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966360</data>
    </edge>
    <edge source="Interrupt Implicit Instruction" target="Hardware-Implemented Steps">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt implicit instruction is the hardware tool responsible for implementing the first three steps of interrupt handling.</data>
      <data key="d8">automatic action,execution mechanism</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966374</data>
    </edge>
    <edge source="Interrupt Service Program" target="Vector Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt service program is invoked through the vector interrupt mechanism.</data>
      <data key="d8">interrupt handling,program execution</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966361</data>
    </edge>
    <edge source="Interrupt Service Program" target="Software-Implemented Steps">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt service program performs all software-implemented operations during interrupt handling.</data>
      <data key="d8">execution mechanism,program execution</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966375</data>
    </edge>
    <edge source="Interrupt Service Program" target="DMA Method">
      <data key="d6">1.0</data>
      <data key="d7">The DMA method eliminates the need to invoke the interrupt service program during data transfer.</data>
      <data key="d8">avoidance,performance efficiency</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966633</data>
    </edge>
    <edge source="Interrupt Service Program" target="Data Transfer">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt service program manages the data transfer between the host and the external device.</data>
      <data key="d8">coordination,function implementation</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="Interrupt Service Program" target="Interrupt Mask Word Register">
      <data key="d6">1.0</data>
      <data key="d7">During execution of an interrupt service program, the corresponding interrupt mask word is loaded into the interrupt mask word register.</data>
      <data key="d8">programmatic update</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966818</data>
    </edge>
    <edge source="Interrupt Service Program" target="Interrupt Request">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt service program is executed in response to an interrupt request from an external device.</data>
      <data key="d8">execution sequence,triggered response</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966820</data>
    </edge>
    <edge source="Save Breakpoint" target="Breakpoint">
      <data key="d6">1.0</data>
      <data key="d7">Saving the breakpoint involves storing the program state, particularly the address of the next instruction.</data>
      <data key="d8">data preservation,program state</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966359</data>
    </edge>
    <edge source="Save Breakpoint" target="Stack">
      <data key="d6">1.0</data>
      <data key="d7">The save breakpoint operation often uses the stack to store the program counter and PSW values.</data>
      <data key="d8">data preservation,storage mechanism</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966361</data>
    </edge>
    <edge source="Save Breakpoint" target="Specific Register">
      <data key="d6">1.0</data>
      <data key="d7">In some cases, the breakpoint is stored directly in a specific register instead of the stack.</data>
      <data key="d8">data preservation,storage mechanism</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966362</data>
    </edge>
    <edge source="Save Breakpoint" target="Interrupt Handling Process">
      <data key="d6">1.0</data>
      <data key="d7">Saving the breakpoint follows disabling interrupts in the sequence.</data>
      <data key="d8">initialization,preceding step</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966375</data>
    </edge>
    <edge source="Program Counter" target="Central Processing Unit">
      <data key="d6">1.0</data>
      <data key="d7">After retrieving the interrupt vector, the CPU updates the program counter with the entry address of the interrupt service routine to begin execution.</data>
      <data key="d8">instruction control,state update</data>
      <data key="d9">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967188</data>
    </edge>
    <edge source="Vector Interrupt" target="Hardware Vector Method">
      <data key="d6">1.0</data>
      <data key="d7">The vector interrupt method is implemented using the hardware vector method for rapid interrupt response.</data>
      <data key="d8">implementation strategy,interrupt resolution</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966360</data>
    </edge>
    <edge source="Vector Interrupt" target="Interrupt Vector Method">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt vector method is the underlying technique used in vector interrupts to enable efficient and direct handling of interrupts.</data>
      <data key="d8">implementation,technique</data>
      <data key="d9">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967186</data>
    </edge>
    <edge source="Hardware Vector Method" target="Interrupt Source">
      <data key="d6">1.0</data>
      <data key="d7">The hardware vector method identifies the interrupt source by using hardware-generated vectors.</data>
      <data key="d8">hardware routing,interrupt identification</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966359</data>
    </edge>
    <edge source="Software Query Method" target="Interrupt Source">
      <data key="d6">1.0</data>
      <data key="d7">The software query method detects the interrupt source by executing a program to check interrupt status.</data>
      <data key="d8">interrupt identification,software polling</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966359</data>
    </edge>
    <edge source="Interrupt Source" target="Interrupt Request">
      <data key="d6">2.0</data>
      <data key="d7">Each interrupt source generates an interrupt request at a random time to signal the CPU.&lt;SEP&gt;An interrupt source generates an interrupt request to signal the CPU for attention.</data>
      <data key="d8">event trigger,request generation,signal generation,timing</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6&lt;SEP&gt;chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966519</data>
    </edge>
    <edge source="Breakpoint" target="Re-Execute Instruction">
      <data key="d6">1.0</data>
      <data key="d7">The concept of re-executing an instruction applies specifically to exceptions, where the breakpoint is set at the current instruction.</data>
      <data key="d8">exception handling,instruction retry</data>
      <data key="d9">chunk-283e831eddf8211c670e2bdf0158e935</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966360</data>
    </edge>
    <edge source="Breakpoint" target="Current Process">
      <data key="d6">1.0</data>
      <data key="d7">The current process is suspended at the breakpoint, from which it resumes after interrupt handling.</data>
      <data key="d8">execution suspension,resume point</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966816</data>
    </edge>
    <edge source="Interrupt Handling" target="Interrupt Masking">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt masking is used within interrupt handling to dynamically adjust processing priority for multiple interruptions.</data>
      <data key="d8">priority control,system configuration</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966592</data>
    </edge>
    <edge source="Interrupt Handling" target="DMA Way">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt Handling in DMA Way is used to signal errors or the end of data transfer, not for data control.</data>
      <data key="d8">completion notification,event signaling</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967163</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Disabling Interrupts">
      <data key="d6">1.0</data>
      <data key="d7">Disabling interrupts is the first operation in the interrupt handling process.</data>
      <data key="d8">initialization,preceding step</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966374</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Interrupt Service Program Addressing">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt service program addressing is the third phase in the interrupt handling process.</data>
      <data key="d8">initialization,preceding step</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966376</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Enabling Interrupts">
      <data key="d6">1.0</data>
      <data key="d7">Enabling interrupts allows higher-priority interrupts to be processed and is used in multi-level interrupt systems.</data>
      <data key="d8">intermediate step,nested interrupt support</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966376</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Execute Interrupt Service Program">
      <data key="d6">1.0</data>
      <data key="d7">The execution of the interrupt service program is the main purpose of interrupt handling.</data>
      <data key="d8">core operation,required step</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966376</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Recovery Context and Mask Word">
      <data key="d6">1.0</data>
      <data key="d7">Recovery of context and mask word occurs after the interrupt service program completes.</data>
      <data key="d8">post-processing step</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966377</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Interrupt Return">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt return operation completes the process by returning control to the original program.</data>
      <data key="d8">final step,resumption</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966377</data>
    </edge>
    <edge source="Interrupt Handling Process" target="Single-Level Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">A single-level interrupt is a simplified version of the interrupt handling process with no interrupt nesting.</data>
      <data key="d8">simplified process,variant configuration</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966377</data>
    </edge>
    <edge source="Save Context and Mask Word" target="Context Information">
      <data key="d6">1.0</data>
      <data key="d7">The context information is preserved by software through stack operations during interrupt handling.</data>
      <data key="d8">data preservation,software handling</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966375</data>
    </edge>
    <edge source="Save Context and Mask Word" target="Breakpoint Information">
      <data key="d6">1.0</data>
      <data key="d7">The breakpoint and context information are both preserved to ensure safe state recovery after interruption.</data>
      <data key="d8">coordination,data preservation</data>
      <data key="d9">chunk-3322fe54dce9021a9985f2c9b501776c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966376</data>
    </edge>
    <edge source="Interrupt Request" target="Interrupt Request Marking Flip-Flop">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt request sets the interrupt request marking flip-flop to “1” to indicate that a request is pending.</data>
      <data key="d8">event recording,state indication</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966387</data>
    </edge>
    <edge source="Interrupt Request" target="External Device">
      <data key="d6">1.0</data>
      <data key="d7">An external device generates an interrupt request to signal completion of data preparation.</data>
      <data key="d8">event initiation,hardware signal</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966818</data>
    </edge>
    <edge source="Interrupt Request" target="DMA Controller">
      <data key="d6">1.0</data>
      <data key="d7">The DMA controller sends an interrupt request to the CPU to signal that the data transfer is complete.</data>
      <data key="d8">completion signaling,post-processing initiation</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966920</data>
    </edge>
    <edge source="Interrupt Request Marking Flip-Flop" target="Interrupt Request Marking Register">
      <data key="d6">1.0</data>
      <data key="d7">Multiple interrupt request marking flip-flops are combined to form the interrupt request marking register.</data>
      <data key="d8">data composition,register construction</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966386</data>
    </edge>
    <edge source="INTR Line" target="Maskable Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">The INTR line is used to transmit maskable interrupts to the CPU.</data>
      <data key="d8">interrupt type,transmission channel</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966386</data>
    </edge>
    <edge source="NMI Line" target="Non-Maskable Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">The NMI line is used to transmit non-maskable interrupts to the CPU.</data>
      <data key="d8">interrupt type,transmission channel</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966386</data>
    </edge>
    <edge source="Maskable Interrupt" target="Non-Maskable Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">Non-maskable interrupts have higher priority than maskable interrupts, as they cannot be disabled by the CPU.</data>
      <data key="d8">interrupt classification,priority hierarchy</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966592</data>
    </edge>
    <edge source="Non-Maskable Interrupt" target="Clock Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">Clock interrupt is an example of a non-maskable interrupt used for timekeeping.</data>
      <data key="d8">event classification,interrupt type</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966387</data>
    </edge>
    <edge source="Non-Maskable Interrupt" target="Power Failure">
      <data key="d6">1.0</data>
      <data key="d7">Power failure is an example of a non-maskable interrupt that requires immediate system response.</data>
      <data key="d8">event classification,interrupt type</data>
      <data key="d9">chunk-0d8935ce9bd8607bca4267af692221b6</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966387</data>
    </edge>
    <edge source="Single Bus Structure" target="Address Bus">
      <data key="d6">1.0</data>
      <data key="d7">The single bus structure uses address, data, and control buses as part of its information transport mechanism.</data>
      <data key="d8">communication pathway,system architecture</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966446</data>
    </edge>
    <edge source="Single Bus Structure" target="Data Bus">
      <data key="d6">1.0</data>
      <data key="d7">The single bus structure relies on a data bus to transfer data between CPU, memory, and I/O devices.</data>
      <data key="d8">communication pathway,system architecture</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966447</data>
    </edge>
    <edge source="Single Bus Structure" target="Control Bus">
      <data key="d6">1.0</data>
      <data key="d7">The single bus structure utilizes a control bus to coordinate operations across components.</data>
      <data key="d8">communication pathway,system architecture</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966448</data>
    </edge>
    <edge source="Single Bus Structure" target="Multi-Device Communication">
      <data key="d6">1.0</data>
      <data key="d7">In single bus structures, multiple devices must compete for access to the single bus, limiting parallel data exchange.</data>
      <data key="d8">data exchange,resource contention</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966448</data>
    </edge>
    <edge source="Single Bus Structure" target="Concurrency">
      <data key="d6">1.0</data>
      <data key="d7">Single bus structures do not support concurrent operations due to a single shared bus.</data>
      <data key="d8">lack of support,operational limitation</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966449</data>
    </edge>
    <edge source="Single Bus Structure" target="Bandwidth">
      <data key="d6">1.0</data>
      <data key="d7">The single bus structure suffers from low bandwidth due to shared usage by multiple components.</data>
      <data key="d8">low capacity,performance constraint</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966449</data>
    </edge>
    <edge source="Single Bus Structure" target="Load">
      <data key="d6">1.0</data>
      <data key="d7">The single bus structure experiences high load due to multiple components vying for access.</data>
      <data key="d8">high contention,system strain</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966449</data>
    </edge>
    <edge source="Dual Bus Structure" target="Main Memory Bus">
      <data key="d6">1.0</data>
      <data key="d7">The dual bus structure separates memory and I/O data paths using distinct main memory and I/O buses.</data>
      <data key="d8">architecture design,separation of functions</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966446</data>
    </edge>
    <edge source="Dual Bus Structure" target="I/O Bus">
      <data key="d6">1.0</data>
      <data key="d7">The dual bus structure employs an I/O bus to handle communication with external devices independently of the main memory bus.</data>
      <data key="d8">architecture design,separation of functions</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966447</data>
    </edge>
    <edge source="Dual Bus Structure" target="Channel">
      <data key="d6">1.0</data>
      <data key="d7">The dual bus structure requires a channel to manage data flow between CPU, memory, and I/O devices.</data>
      <data key="d8">additional hardware,architectural complexity</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966448</data>
    </edge>
    <edge source="Three Bus Structure" target="I/O Bus">
      <data key="d6">1.0</data>
      <data key="d7">The three bus structure uses a dedicated I/O bus for CPU-to-peripheral communication.</data>
      <data key="d8">independent pathway,performance optimization</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966446</data>
    </edge>
    <edge source="Three Bus Structure" target="DMA Bus">
      <data key="d6">1.0</data>
      <data key="d7">The three bus structure includes a DMA bus to enable direct memory access from high-speed peripherals.</data>
      <data key="d8">high-speed transfer,independent pathway</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966447</data>
    </edge>
    <edge source="Three Bus Structure" target="Main Memory Bus">
      <data key="d6">1.0</data>
      <data key="d7">The three bus structure uses a dedicated main memory bus for direct CPU-to-DRAM communication.</data>
      <data key="d8">independent pathway,performance optimization</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966447</data>
    </edge>
    <edge source="Three Bus Structure" target="Performance">
      <data key="d6">1.0</data>
      <data key="d7">The three bus structure enhances performance by enabling faster responses from I/O devices.</data>
      <data key="d8">improved response time,system efficiency</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966448</data>
    </edge>
    <edge source="Three Bus Structure" target="Throughput">
      <data key="d6">1.0</data>
      <data key="d7">The three bus structure improves system throughput by allowing more efficient data handling.</data>
      <data key="d8">increased data volume,system efficiency</data>
      <data key="d9">chunk-c087dea9f41cf22f5e1a8fbd49c2182e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966448</data>
    </edge>
    <edge source="I/O Bus" target="I/O Hardware">
      <data key="d6">1.0</data>
      <data key="d7">The I/O bus enables data movement among I/O hardware components and the host system.</data>
      <data key="d8">data transmission,system interconnection</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966503</data>
    </edge>
    <edge source="I/O Devices" target="Program Interrupt Method">
      <data key="d6">1.0</data>
      <data key="d7">The program interrupt method depends on I/O devices to signal readiness through interrupts.</data>
      <data key="d8">interrupt signaling,responsiveness</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966632</data>
    </edge>
    <edge source="System Bus" target="Transfer Phase">
      <data key="d6">1.0</data>
      <data key="d7">The system bus facilitates data exchange during the transfer phase between master and slave devices.</data>
      <data key="d8">communication pathway,data conduit</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966760</data>
    </edge>
    <edge source="System Bus" target="Request Phase">
      <data key="d6">1.0</data>
      <data key="d7">The system bus carries the bus request signal from the master device to the arbiter.</data>
      <data key="d8">access channel,signaling</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966761</data>
    </edge>
    <edge source="System Bus" target="Addressing Phase">
      <data key="d6">1.0</data>
      <data key="d7">The system bus transmits address and command information from the master to the slave device.</data>
      <data key="d8">address transmission,signal path</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966761</data>
    </edge>
    <edge source="System Bus" target="DMA Controller">
      <data key="d6">1.0</data>
      <data key="d7">The DMA controller requests and uses the system bus to transfer data blocks during the data transfer phase.</data>
      <data key="d8">bus access,data pathway</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966920</data>
    </edge>
    <edge source="System Bus" target="ISA">
      <data key="d6">1.0</data>
      <data key="d7">ISA is classified as a system bus and represents an early standard in computer architecture.</data>
      <data key="d8">bus type,historical standard</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967120</data>
    </edge>
    <edge source="System Bus" target="EISA">
      <data key="d6">1.0</data>
      <data key="d7">EISA is an extended version of ISA and belongs to the system bus category, with improved performance.</data>
      <data key="d8">ISA enhancement,bus type</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967121</data>
    </edge>
    <edge source="Bandwidth" target="RS-232C">
      <data key="d6">1.0</data>
      <data key="d7">RS-232C has low bandwidth, suitable for low-speed data exchange.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967125</data>
    </edge>
    <edge source="Bandwidth" target="USB">
      <data key="d6">1.0</data>
      <data key="d7">USB supports varying bandwidth levels depending on version (e.g., USB 2.0, USB 3.0).</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967126</data>
    </edge>
    <edge source="Bandwidth" target="PCMCIA">
      <data key="d6">1.0</data>
      <data key="d7">PCMCIA offers moderate bandwidth suitable for portable device expansion.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967126</data>
    </edge>
    <edge source="Bandwidth" target="IDE">
      <data key="d6">1.0</data>
      <data key="d7">IDE provides moderate bandwidth for storage device communication.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967127</data>
    </edge>
    <edge source="Bandwidth" target="SCSI">
      <data key="d6">1.0</data>
      <data key="d7">SCSI supports higher bandwidth compared to older standards like IDE.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967127</data>
    </edge>
    <edge source="Bandwidth" target="SATA">
      <data key="d6">1.0</data>
      <data key="d7">SATA provides higher bandwidth through serial transmission.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967128</data>
    </edge>
    <edge source="Data Transfer" target="Bus Cycle">
      <data key="d6">1.0</data>
      <data key="d7">Data transfer occurs during a bus cycle, representing the exchange of information between devices.</data>
      <data key="d8">data movement,timing event</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966479</data>
    </edge>
    <edge source="Data Transfer" target="Data Block">
      <data key="d6">1.0</data>
      <data key="d7">The data block is the fundamental unit processed during the data transfer stage.</data>
      <data key="d8">core data entity,transfer unit</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966916</data>
    </edge>
    <edge source="Data Transfer" target="DMA Controller">
      <data key="d6">1.0</data>
      <data key="d7">The DMA controller manages the data transfer stage by handling the looped transfer of data blocks without CPU intervention.</data>
      <data key="d8">data block processing,hardware control</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966918</data>
    </edge>
    <edge source="Data Transfer" target="Timer Query">
      <data key="d6">1.0</data>
      <data key="d7">Data transfer occurs only when the timing interval conditions are met during timer query.</data>
      <data key="d8">performance impact,transfer timing</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967188</data>
    </edge>
    <edge source="Data Transfer" target="I/O Operation">
      <data key="d6">1.0</data>
      <data key="d7">Data transfer is a critical step in the I/O operation, triggered when the device is ready.</data>
      <data key="d8">data movement,operational step</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967189</data>
    </edge>
    <edge source="Wait Response Signal Line" target="Semi-Synchronous Bus">
      <data key="d6">1.0</data>
      <data key="d7">The semi-synchronous bus uses the Wait response signal line to detect data readiness and control timing.</data>
      <data key="d8">implementation,signal control</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966472</data>
    </edge>
    <edge source="Semi-Synchronous Bus" target="Clock Signal">
      <data key="d6">1.0</data>
      <data key="d7">The clock signal provides timing for sampling the Wait signal in the semi-synchronous bus.</data>
      <data key="d8">operation control,timing reference</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966473</data>
    </edge>
    <edge source="Semi-Synchronous Bus" target="System Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">The system clock frequency limits the performance of the semi-synchronous bus due to timing requirements.</data>
      <data key="d8">speed limitation,timing constraint</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Semi-Synchronous Bus" target="Total System Speed">
      <data key="d6">1.0</data>
      <data key="d7">The overall speed of the semi-synchronous bus system is limited due to clock frequency constraints.</data>
      <data key="d8">operational speed,performance attribute</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Semi-Synchronous Bus" target="Separated Timing Method">
      <data key="d6">1.0</data>
      <data key="d7">The separated timing method improves bus efficiency compared to semi-synchronous timing by eliminating idle wait periods.</data>
      <data key="d8">alternative implementation,performance enhancement</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966476</data>
    </edge>
    <edge source="Semi-Synchronous Bus" target="Idle Wait Time">
      <data key="d6">1.0</data>
      <data key="d7">The semi-synchronous bus suffers from idle wait time, as the bus remains occupied during data preparation.</data>
      <data key="d8">inefficiency,system limitation</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966476</data>
    </edge>
    <edge source="Clock Signal" target="Synchronous Timing">
      <data key="d6">1.0</data>
      <data key="d7">Synchronous timing depends on a uniform clock signal to coordinate data transfers across all connected devices.</data>
      <data key="d8">synchronization,timing control</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966476</data>
    </edge>
    <edge source="Master Device" target="Bus Transaction">
      <data key="d6">2.0</data>
      <data key="d7">The master device begins a bus transaction by issuing an address and command.&lt;SEP&gt;The master device initiates a bus transaction and controls the bus during its usage.</data>
      <data key="d8">command issuance,control role,initiation,initiator</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966762</data>
    </edge>
    <edge source="Master Device" target="Bus Usage">
      <data key="d6">1.0</data>
      <data key="d7">During the entire transaction period, the master device and its selected slave device hold exclusive control of the bus.</data>
      <data key="d8">control,exclusive access</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966473</data>
    </edge>
    <edge source="Master Device" target="Request Signal">
      <data key="d6">1.0</data>
      <data key="d7">The master device generates a request signal to initiate data transfer with a slave device.</data>
      <data key="d8">communication start,initiator</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966479</data>
    </edge>
    <edge source="Slave Device" target="Bus Transaction">
      <data key="d6">2.0</data>
      <data key="d7">The slave device prepares data in response to a transaction initiated by the master device.&lt;SEP&gt;The slave device responds to the master device's requests during the bus transaction.</data>
      <data key="d8">data preparation,response,response role,target</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2&lt;SEP&gt;chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966762</data>
    </edge>
    <edge source="Slave Device" target="Response Signal">
      <data key="d6">1.0</data>
      <data key="d7">The slave device sends a response signal to acknowledge receipt of a request from a master device.</data>
      <data key="d8">communication acknowledgment,responder</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966478</data>
    </edge>
    <edge source="Bus Transaction" target="Bus Cycle">
      <data key="d6">1.0</data>
      <data key="d7">A bus transaction occurs within a single bus cycle and involves a sequence of activities during that period.</data>
      <data key="d8">operational context,temporal scope</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966758</data>
    </edge>
    <edge source="Bus Transaction" target="Request Phase">
      <data key="d6">1.0</data>
      <data key="d7">The request phase is the first stage in a bus transaction, where the master device initiates the request for bus access.</data>
      <data key="d8">initiation,phase sequence</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966759</data>
    </edge>
    <edge source="Bus Transaction" target="Arbitration Phase">
      <data key="d6">1.0</data>
      <data key="d7">The arbitration phase follows the request phase, where the bus arbiter decides which requester gains control.</data>
      <data key="d8">access control,phase sequence</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966759</data>
    </edge>
    <edge source="Bus Transaction" target="Addressing Phase">
      <data key="d6">1.0</data>
      <data key="d7">The addressing phase is responsible for identifying the target slave device and initiating communication via the bus.</data>
      <data key="d8">addressing,phase sequence</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966759</data>
    </edge>
    <edge source="Bus Transaction" target="Transfer Phase">
      <data key="d6">1.0</data>
      <data key="d7">The transfer phase is where data is sent or received between the master and slave devices.</data>
      <data key="d8">data exchange,phase sequence</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966760</data>
    </edge>
    <edge source="Bus Transaction" target="Release Phase">
      <data key="d6">1.0</data>
      <data key="d7">The release phase marks the end of a bus transaction, where the master device frees the bus.</data>
      <data key="d8">finalization,phase sequence</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966760</data>
    </edge>
    <edge source="Bus Transaction" target="Non-Burst Transfer Mode">
      <data key="d6">1.0</data>
      <data key="d7">Non-burst transfer mode defines a specific way of conducting bus transactions with separate address and data phases per cycle.</data>
      <data key="d8">data pattern,transfer method</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966761</data>
    </edge>
    <edge source="Bus Transaction" target="Burst Transfer Mode">
      <data key="d6">1.0</data>
      <data key="d7">Burst transfer mode defines a high-efficiency transfer method allowing continuous data bursts without releasing the bus.</data>
      <data key="d8">data pattern,transfer method</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966761</data>
    </edge>
    <edge source="Separated Timing Method" target="Bus Access Release">
      <data key="d6">1.0</data>
      <data key="d7">The separated timing method allows bus access to be released after the request phase, enabling other devices to use the bus.</data>
      <data key="d8">core mechanism,efficiency improvement</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966472</data>
    </edge>
    <edge source="Separated Timing Method" target="Request Phase">
      <data key="d6">1.0</data>
      <data key="d7">The request phase is the first part of the separated timing method, controlled by the master device.</data>
      <data key="d8">initial phase,master control</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966473</data>
    </edge>
    <edge source="Separated Timing Method" target="Response Phase">
      <data key="d6">1.0</data>
      <data key="d7">The response phase is the second part of the separated timing method, where the slave device responds with data.</data>
      <data key="d8">execution phase,slave control</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Separated Timing Method" target="Idle Wait Time">
      <data key="d6">1.0</data>
      <data key="d7">The separated timing method eliminates idle wait time by allowing the bus to be released after the request phase and used by other devices.</data>
      <data key="d8">efficiency improvement,elimination</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Request Phase" target="Device A">
      <data key="d6">1.0</data>
      <data key="d7">Device A sends commands and addresses during the request phase.</data>
      <data key="d8">information transmission,initiator</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Request Phase" target="Single Direction Information Flow">
      <data key="d6">1.0</data>
      <data key="d7">The request phase involves one-way transmission from Device A to Device B.</data>
      <data key="d8">data direction,unidirectional transfer</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Response Phase" target="Device B">
      <data key="d6">1.0</data>
      <data key="d7">Device B sends data during the response phase after acquiring bus access.</data>
      <data key="d8">data transmission,responder</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Response Phase" target="Single Direction Information Flow">
      <data key="d6">1.0</data>
      <data key="d7">The response phase involves one-way transmission from Device B to Device A.</data>
      <data key="d8">data direction,unidirectional transfer</data>
      <data key="d9">chunk-0123f9d47921810bc1d7531aff78b4d2</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966475</data>
    </edge>
    <edge source="Bus Timing" target="Synchronous Timing">
      <data key="d6">1.0</data>
      <data key="d7">Synchronous timing is one of the four primary timing methods within the broader concept of bus timing.</data>
      <data key="d8">method type,timing protocol</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966474</data>
    </edge>
    <edge source="Bus Timing" target="Asynchronous Timing">
      <data key="d6">1.0</data>
      <data key="d7">Asynchronous timing is one of the four primary timing methods within the broader concept of bus timing.</data>
      <data key="d8">method type,timing protocol</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966476</data>
    </edge>
    <edge source="Bus Timing" target="Half-Synchronous Timing">
      <data key="d6">1.0</data>
      <data key="d7">Half-synchronous timing is one of the four primary timing methods within the broader concept of bus timing.</data>
      <data key="d8">method type,timing protocol</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Bus Timing" target="Separated Timing">
      <data key="d6">1.0</data>
      <data key="d7">Separated timing is one of the four primary timing methods within the broader concept of bus timing.</data>
      <data key="d8">method type,timing protocol</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Synchronous Timing" target="System Clock">
      <data key="d6">1.0</data>
      <data key="d7">The system clock provides the timing reference for synchronous timing, ensuring all components operate in lockstep.</data>
      <data key="d8">synchronization,timing source</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966478</data>
    </edge>
    <edge source="Synchronous Timing" target="Bus Cycle Length">
      <data key="d6">1.0</data>
      <data key="d7">In synchronous timing, the bus cycle length is fixed and determined by the system clock period.</data>
      <data key="d8">cycle duration,fixed timing</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966479</data>
    </edge>
    <edge source="Asynchronous Timing" target="Handshake Signal">
      <data key="d6">1.0</data>
      <data key="d7">Asynchronous timing uses handshake signals to regulate data transfer without a shared clock.</data>
      <data key="d8">coordination mechanism,timing control</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Asynchronous Timing" target="Request Signal">
      <data key="d6">1.0</data>
      <data key="d7">Asynchronous timing relies on request signals to initiate data transfer from a master device.</data>
      <data key="d8">communication control,request-response pattern</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Asynchronous Timing" target="Response Signal">
      <data key="d6">1.0</data>
      <data key="d7">Asynchronous timing uses response signals from slave devices to acknowledge requests.</data>
      <data key="d8">response mechanism,timing control</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966479</data>
    </edge>
    <edge source="Asynchronous Timing" target="Bus Cycle Length">
      <data key="d6">1.0</data>
      <data key="d7">In asynchronous timing, the bus cycle length varies depending on the time required for handshake signals to complete.</data>
      <data key="d8">flexible synchronization,variable timing</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966480</data>
    </edge>
    <edge source="Half-Synchronous Timing" target="Wait Signal">
      <data key="d6">1.0</data>
      <data key="d7">Half-synchronous timing uses a Wait signal to allow slower devices time to prepare before data transfer.</data>
      <data key="d8">device readiness,synchronization extension</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Start Bit" target="Synchronous Serial Communication">
      <data key="d6">1.0</data>
      <data key="d7">Synchronous serial communication uses start bits to mark the beginning of a data block.</data>
      <data key="d8">communication framing,signal marker</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Start Bit" target="Asynchronous Serial Communication">
      <data key="d6">1.0</data>
      <data key="d7">Asynchronous serial communication uses a start bit to signal the beginning of each data character.</data>
      <data key="d8">character framing,transmission start</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966477</data>
    </edge>
    <edge source="Stop Bit" target="Asynchronous Serial Communication">
      <data key="d6">1.0</data>
      <data key="d7">Asynchronous serial communication uses a stop bit to indicate the end of each transmitted character.</data>
      <data key="d8">character framing,transmission end</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966478</data>
    </edge>
    <edge source="Parity Bit" target="Asynchronous Serial Communication">
      <data key="d6">1.0</data>
      <data key="d7">A parity bit is used in asynchronous serial communication to detect errors in transmitted data.</data>
      <data key="d8">data reliability,error detection</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966479</data>
    </edge>
    <edge source="Data Bit" target="Asynchronous Serial Communication">
      <data key="d6">1.0</data>
      <data key="d7">Data bits carry the actual information during asynchronous serial communication.</data>
      <data key="d8">data transmission,information carrier</data>
      <data key="d9">chunk-27d9ea79fb78c4d9b21f3dbcc613f31c</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966479</data>
    </edge>
    <edge source="Input/Output System" target="Host Computer">
      <data key="d6">1.0</data>
      <data key="d7">The Input/Output System operates from the perspective of the host computer, coordinating information flow in and out.</data>
      <data key="d8">central management,information flow</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966502</data>
    </edge>
    <edge source="Input/Output System" target="External Device">
      <data key="d6">1.0</data>
      <data key="d7">The I/O System manages data input from and output to external devices.</data>
      <data key="d8">control mechanism,data transfer</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966502</data>
    </edge>
    <edge source="Input/Output System" target="Program Query Method">
      <data key="d6">1.0</data>
      <data key="d7">The input/output system incorporates the program query method as one of its basic control mechanisms for managing data transfer.</data>
      <data key="d8">control mechanism integration</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966634</data>
    </edge>
    <edge source="Input/Output System" target="Program Interrupt Method">
      <data key="d6">1.0</data>
      <data key="d7">The input/output system uses the program interrupt method to handle I/O readiness signals efficiently.</data>
      <data key="d8">control mechanism integration</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966634</data>
    </edge>
    <edge source="Input/Output System" target="Channel Method">
      <data key="d6">1.0</data>
      <data key="d7">The input/output system integrates the channel method to manage multiple I/O operations through dedicated channel control units.</data>
      <data key="d8">control mechanism integration</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966635</data>
    </edge>
    <edge source="Input/Output System" target="DMA Method">
      <data key="d6">1.0</data>
      <data key="d7">The input/output system supports the DMA method for high-speed data transfer without CPU intervention.</data>
      <data key="d8">control mechanism integration</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966635</data>
    </edge>
    <edge source="Host Computer" target="Interface">
      <data key="d6">1.0</data>
      <data key="d7">The interface enables communication and data exchange between external devices and the host system.</data>
      <data key="d8">compatibility,data bridging</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966502</data>
    </edge>
    <edge source="Host Computer" target="Input Device">
      <data key="d6">1.0</data>
      <data key="d7">Input devices transfer user-entered data and commands into the host computer system.</data>
      <data key="d8">command reception,data entry</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966503</data>
    </edge>
    <edge source="Host Computer" target="Output Device">
      <data key="d6">1.0</data>
      <data key="d7">Output devices deliver processed information from the host computer to external users or systems.</data>
      <data key="d8">display interface,information dissemination</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966503</data>
    </edge>
    <edge source="Host Computer" target="External Storage Device">
      <data key="d6">1.0</data>
      <data key="d7">External storage devices extend the host computer’s storage capacity beyond primary memory and cache.</data>
      <data key="d8">data persistence,secondary storage</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966504</data>
    </edge>
    <edge source="Host Computer" target="I/O Software">
      <data key="d6">1.0</data>
      <data key="d7">I/O software facilitates communication and control between the host computer and I/O devices.</data>
      <data key="d8">instruction management,system control</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966504</data>
    </edge>
    <edge source="Host Computer" target="I/O Hardware">
      <data key="d6">1.0</data>
      <data key="d7">I/O hardware provides the physical and logical infrastructure for data exchange with the host computer.</data>
      <data key="d8">data pathway,physical connectivity</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966504</data>
    </edge>
    <edge source="Host Computer" target="Channel Instruction">
      <data key="d6">1.0</data>
      <data key="d7">Channel instructions are used by the host computer to manage data transfer via I/O channels.</data>
      <data key="d8">data channel management,remote control</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966505</data>
    </edge>
    <edge source="External Device" target="Interface">
      <data key="d6">1.0</data>
      <data key="d7">The interface ensures that data from external devices is properly synchronized and converted for host processing.</data>
      <data key="d8">coordination,signal conversion</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966503</data>
    </edge>
    <edge source="Input Device" target="Output Device">
      <data key="d6">1.0</data>
      <data key="d7">Input devices are prioritized over output devices in I/O transfer interrupts.</data>
      <data key="d8">device function,priority comparison</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966592</data>
    </edge>
    <edge source="I/O Hardware" target="Device Controller">
      <data key="d6">1.0</data>
      <data key="d7">The device controller is a key component of I/O hardware responsible for managing specific I/O device operations.</data>
      <data key="d8">control logic,device management</data>
      <data key="d9">chunk-d9caa5e1ba98d606adcfcedcf26a102f</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966503</data>
    </edge>
    <edge source="Instruction Execution" target="Interrupt Response Timing">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt response timing is directly determined by the completion of each instruction execution.</data>
      <data key="d8">execution end point,timing dependency</data>
      <data key="d9">chunk-fd27c6dd3555afa7e84d84ae7f0c415b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966519</data>
    </edge>
    <edge source="Interrupt Response Priority" target="Hardware Queue">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt response priority is typically implemented through a hardware queue to determine the order of interrupt servicing.</data>
      <data key="d8">hardware implementation,priority management</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966592</data>
    </edge>
    <edge source="Interrupt Response Priority" target="Interrupt Query Program">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt response priority can also be determined using an interrupt query program that evaluates requests in a predefined sequence.</data>
      <data key="d8">priority management,software implementation</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966593</data>
    </edge>
    <edge source="Interrupt Response Priority" target="Multiple Interrupts">
      <data key="d6">1.0</data>
      <data key="d7">When multiple interrupts occur simultaneously, response priority determines which interrupt is handled first.</data>
      <data key="d8">response coordination,system behavior</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966593</data>
    </edge>
    <edge source="High-Speed Device" target="Low-Speed Device">
      <data key="d6">1.0</data>
      <data key="d7">High-speed devices have higher interrupt response priority than low-speed devices in I/O transfer interrupt scenarios.</data>
      <data key="d8">device classification,priority comparison</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966592</data>
    </edge>
    <edge source="Real-Time Device" target="Normal Device">
      <data key="d6">1.0</data>
      <data key="d7">Real-time devices have higher interrupt response priority than normal devices due to their time-critical nature.</data>
      <data key="d8">priority comparison,time sensitivity</data>
      <data key="d9">chunk-725d3c1be11693e2363f15a20f407f73</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966592</data>
    </edge>
    <edge source="Program Query Method" target="Low Data Transfer Rate Devices">
      <data key="d6">1.0</data>
      <data key="d7">The program query method is typically used for low data transfer rate devices due to its simplicity and low overhead.</data>
      <data key="d8">efficiency,method suitability</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966633</data>
    </edge>
    <edge source="Program Query Method" target="Device Status Register">
      <data key="d6">1.0</data>
      <data key="d7">The program query method relies on the device status register to determine the readiness of the I/O device.</data>
      <data key="d8">query input,status monitoring</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967188</data>
    </edge>
    <edge source="Program Query Method" target="Timer Query">
      <data key="d6">1.0</data>
      <data key="d7">Timer query is a variant of the program query method based on periodic status checks.</data>
      <data key="d8">polling strategy,variant type</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967189</data>
    </edge>
    <edge source="Program Query Method" target="Exclusive Query">
      <data key="d6">1.0</data>
      <data key="d7">Exclusive query is a variant of the program query method where the CPU continuously monitors device status without interruption.</data>
      <data key="d8">polling strategy,variant type</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967189</data>
    </edge>
    <edge source="Program Query Method" target="I/O Operation">
      <data key="d6">1.0</data>
      <data key="d7">The program query method governs the full cycle of the I/O operation through status queries and controlled transfers.</data>
      <data key="d8">control mechanism,operational cycle</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967190</data>
    </edge>
    <edge source="Program Interrupt Method" target="Low Data Transfer Rate Devices">
      <data key="d6">1.0</data>
      <data key="d7">The program interrupt method is suitable for low data transfer rate devices as it reduces CPU idle time.</data>
      <data key="d8">efficiency,method suitability</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966634</data>
    </edge>
    <edge source="DMA Method" target="High Data Transfer Rate Devices">
      <data key="d6">1.0</data>
      <data key="d7">The DMA method is designed for high data transfer rate devices to support fast data movement.</data>
      <data key="d8">method suitability,scalability</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966634</data>
    </edge>
    <edge source="Channel Method" target="Channel Control Unit">
      <data key="d6">1.0</data>
      <data key="d7">The channel method is managed by the channel control unit, which executes channel programs on behalf of the host.</data>
      <data key="d8">centralized control,program execution</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966632</data>
    </edge>
    <edge source="Channel Method" target="Channel Program">
      <data key="d6">1.0</data>
      <data key="d7">The channel method executes a sequence of instructions in the channel program to complete I/O operations.</data>
      <data key="d8">I/O control,instruction execution</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966633</data>
    </edge>
    <edge source="Channel Method" target="High Data Transfer Rate Devices">
      <data key="d6">1.0</data>
      <data key="d7">The channel method is optimized for high data transfer rate devices to enable efficient and concurrent I/O operations.</data>
      <data key="d8">efficiency,method suitability</data>
      <data key="d9">chunk-a43a0bff0513846a7b62552d93d29c74</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966634</data>
    </edge>
    <edge source="系统总线" target="主存">
      <data key="d6">1.0</data>
      <data key="d7">系统总线connects the main memory to the CPU and I/O interfaces to facilitate data access.</data>
      <data key="d8">data exchange,system-level interconnection</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966645</data>
    </edge>
    <edge source="系统总线" target="I/O接口">
      <data key="d6">1.0</data>
      <data key="d7">系统总线connects I/O interfaces to enable communication with peripheral devices.</data>
      <data key="d8">data exchange,system-level interconnection</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966645</data>
    </edge>
    <edge source="系统总线" target="数据总线">
      <data key="d6">2.0</data>
      <data key="d7">数据总线is a part of the system bus used for data transfer.</data>
      <data key="d8">data transmission,subcomponent</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966646</data>
    </edge>
    <edge source="系统总线" target="地址总线">
      <data key="d6">2.0</data>
      <data key="d7">地址总线is a part of the system bus used to transmit memory or I/O addresses.</data>
      <data key="d8">address transmission,subcomponent</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966646</data>
    </edge>
    <edge source="系统总线" target="控制总线">
      <data key="d6">2.0</data>
      <data key="d7">控制总线is a part of the system bus used to send control signals.</data>
      <data key="d8">command transmission,subcomponent</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966647</data>
    </edge>
    <edge source="系统总线" target="I/O总线">
      <data key="d6">1.0</data>
      <data key="d7">I/O总线connects to the system bus via I/O interfaces to isolate low-speed devices and improve system performance.</data>
      <data key="d8">interface,performance separation</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966648</data>
    </edge>
    <edge source="系统总线" target="通信总线">
      <data key="d6">1.0</data>
      <data key="d7">通信总线enables information transfer between computer systems and external systems, functioning as an external bus.</data>
      <data key="d8">external connectivity,information transfer</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966650</data>
    </edge>
    <edge source="系统总线" target="DMA控制器">
      <data key="d6">1.0</data>
      <data key="d7">DMA控制器接管系统总线以执行数据传输任务，具备控制总线的能力。</data>
      <data key="d8">bus control,operation management</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966697</data>
    </edge>
    <edge source="系统总线" target="DMA操作周期">
      <data key="d6">1.0</data>
      <data key="d7">在DMA操作周期中，系统总线被DMA控制器占用以完成数据传输。</data>
      <data key="d8">bus utilization,execution phase</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966697</data>
    </edge>
    <edge source="数据总线" target="数据通路">
      <data key="d6">1.0</data>
      <data key="d7">数据通路is created by connecting functional units through the data bus, defining the path data takes.</data>
      <data key="d8">data flow,path formation</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966648</data>
    </edge>
    <edge source="数据总线" target="数据传输">
      <data key="d6">1.0</data>
      <data key="d7">数据总线is the physical medium for data transmission between system components.</data>
      <data key="d8">data exchange channel,information transfer</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966649</data>
    </edge>
    <edge source="地址总线" target="最大寻址空间">
      <data key="d6">1.0</data>
      <data key="d7">地址总线width determines the maximum memory space that can be addressed.</data>
      <data key="d8">address capacity,system scalability</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966649</data>
    </edge>
    <edge source="控制总线" target="控制信号">
      <data key="d6">1.0</data>
      <data key="d7">控制总线carries various control signals such as clock, reset, and read/write operations.</data>
      <data key="d8">command delivery,signal transmission</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966648</data>
    </edge>
    <edge source="控制总线" target="中断请求/回答">
      <data key="d6">1.0</data>
      <data key="d7">控制总线transmits interrupt request and acknowledgment signals for system interrupt processing.</data>
      <data key="d8">interrupt handling,system response</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966650</data>
    </edge>
    <edge source="控制总线" target="存储器读/写">
      <data key="d6">1.0</data>
      <data key="d7">控制总线carries signals to initiate memory read and write operations.</data>
      <data key="d8">memory operation control</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966651</data>
    </edge>
    <edge source="控制总线" target="I/O读">
      <data key="d6">1.0</data>
      <data key="d7">控制总线controls read operations from I/O devices.</data>
      <data key="d8">I/O device access control</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966652</data>
    </edge>
    <edge source="控制总线" target="I/O写">
      <data key="d6">1.0</data>
      <data key="d7">控制总线controls write operations to I/O devices.</data>
      <data key="d8">I/O device write control</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966652</data>
    </edge>
    <edge source="控制总线" target="传输确认">
      <data key="d6">1.0</data>
      <data key="d7">控制总线delivers transmission confirmation signals to validate successful data transfer.</data>
      <data key="d8">data transfer validation</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966653</data>
    </edge>
    <edge source="I/O总线" target="I/O设备">
      <data key="d6">1.0</data>
      <data key="d7">I/O总线links low-speed I/O devices to the system through I/O interfaces.</data>
      <data key="d8">connection,device integration</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966649</data>
    </edge>
    <edge source="同步总线" target="时钟">
      <data key="d6">1.0</data>
      <data key="d7">同步总线relies on a clock signal to coordinate timing across connected components.</data>
      <data key="d8">synchronization,timing mechanism</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966646</data>
    </edge>
    <edge source="同步总线" target="总线操作">
      <data key="d6">1.0</data>
      <data key="d7">同步总线ensures consistent timing of bus operations through clock synchronization.</data>
      <data key="d8">standardized execution,timing coordination</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966651</data>
    </edge>
    <edge source="异步总线" target="握手">
      <data key="d6">1.0</data>
      <data key="d7">异步总线uses handshake signals to coordinate operations between components without a common clock.</data>
      <data key="d8">coordination mechanism,signal negotiation</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966646</data>
    </edge>
    <edge source="异步总线" target="总线操作">
      <data key="d6">1.0</data>
      <data key="d7">异步总线allows variable timing for bus operations through handshake signaling.</data>
      <data key="d8">flexible timing,handshaking-based coordination</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966652</data>
    </edge>
    <edge source="串行总线" target="长距离通信">
      <data key="d6">1.0</data>
      <data key="d7">串行总线is suitable for long-distance communication due to lower line complexity and interference.</data>
      <data key="d8">communication mode,transmission efficiency</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966647</data>
    </edge>
    <edge source="串行总线" target="工作频率">
      <data key="d6">1.0</data>
      <data key="d7">串行总线can achieve higher speeds by increasing the work frequency.</data>
      <data key="d8">speed enhancement,transmission rate</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966649</data>
    </edge>
    <edge source="串行总线" target="数据线">
      <data key="d6">1.0</data>
      <data key="d7">串行总线uses one or two data lines for signal transmission.</data>
      <data key="d8">physical interface,transmission medium</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966651</data>
    </edge>
    <edge source="并行总线" target="近距离通信">
      <data key="d6">1.0</data>
      <data key="d7">并行总线is efficient for short-distance communication due to simultaneous multi-bit transmission.</data>
      <data key="d8">communication mode,transmission efficiency</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966647</data>
    </edge>
    <edge source="并行总线" target="工作频率">
      <data key="d6">1.0</data>
      <data key="d7">工作频率is limited in parallel bus due to synchronization and interference issues.</data>
      <data key="d8">design constraint,performance limit</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966648</data>
    </edge>
    <edge source="并行总线" target="协同性">
      <data key="d6">1.0</data>
      <data key="d7">并行总线requires high协同性to ensure simultaneous and accurate data transmission.</data>
      <data key="d8">design requirement,synchronization</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966649</data>
    </edge>
    <edge source="并行总线" target="数据线">
      <data key="d6">1.0</data>
      <data key="d7">并行总线uses multiple data lines for simultaneous data transmission.</data>
      <data key="d8">physical interface,transmission medium</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966652</data>
    </edge>
    <edge source="并行总线" target="信号干扰">
      <data key="d6">1.0</data>
      <data key="d7">并行总线is limited by signal interference between data lines.</data>
      <data key="d8">interference,performance limitation</data>
      <data key="d9">chunk-b1ff6047029c8a2aee70916cb8dd575e</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966652</data>
    </edge>
    <edge source="主存" target="数据传送">
      <data key="d6">1.0</data>
      <data key="d7">数据传送涉及主存与外部设备之间的数据移动，主存是数据传输的重要目标或源。</data>
      <data key="d8">data movement,storage interaction</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966699</data>
    </edge>
    <edge source="主存" target="DMA控制器">
      <data key="d6">1.0</data>
      <data key="d7">DMA控制器在数据传送过程中与主存进行直接数据交换，实现高效传输。</data>
      <data key="d8">data exchange,memory access</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966700</data>
    </edge>
    <edge source="USB" target="Device Bus">
      <data key="d6">1.0</data>
      <data key="d7">USB is a device bus standard used for connecting external I/O devices with plug-and-play and hot-swapping features.</data>
      <data key="d8">bus type,universal interface</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967122</data>
    </edge>
    <edge source="USB" target="Serial Bus">
      <data key="d6">1.0</data>
      <data key="d7">USB operates on a serial bus protocol for connecting external devices.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967124</data>
    </edge>
    <edge source="USB" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">USB uses higher clock frequencies, especially in newer versions, to enable rapid data transfer.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967130</data>
    </edge>
    <edge source="USB" target="Plug-and-Play">
      <data key="d6">1.0</data>
      <data key="d7">USB supports plug-and-play functionality, allowing automatic device recognition.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967132</data>
    </edge>
    <edge source="USB" target="Hot-Swapping">
      <data key="d6">1.0</data>
      <data key="d7">USB supports hot-swapping, enabling connection and disconnection without system shutdown.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967133</data>
    </edge>
    <edge source="PCI" target="Local Bus">
      <data key="d6">1.0</data>
      <data key="d7">PCI is a high-performance local bus standard used for connecting various peripheral components.</data>
      <data key="d8">bus type,performance standard</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967121</data>
    </edge>
    <edge source="PCI" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">PCI is a parallel bus that supports high-performance data transfer for peripherals.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967123</data>
    </edge>
    <edge source="PCI" target="Bus Width">
      <data key="d6">1.0</data>
      <data key="d7">PCI typically operates with a 32-bit or 64-bit bus width for high-performance data transfer.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967126</data>
    </edge>
    <edge source="PCI" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">PCI operates independently of CPU clock, supporting consistent high-speed communication.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967128</data>
    </edge>
    <edge source="PCI" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">PCI supports larger address spaces compared to older buses like ISA.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967130</data>
    </edge>
    <edge source="PCI" target="Burst Transfer">
      <data key="d6">1.0</data>
      <data key="d7">PCI supports burst transfer to enhance peripheral performance.</data>
      <data key="d8">technical feature</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967132</data>
    </edge>
    <edge source="PCI" target="System Performance">
      <data key="d6">1.0</data>
      <data key="d7">PCI enhances system performance by enabling high-speed data transfer for peripherals.</data>
      <data key="d8">benefit of design</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967136</data>
    </edge>
    <edge source="PCI" target="Peripheral Component Interconnect">
      <data key="d6">1.0</data>
      <data key="d7">PCI is the acronym for Peripheral Component Interconnect, the full name of the high-performance bus standard used for peripheral connectivity.</data>
      <data key="d8">acronym expansion,artifact name</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967137</data>
    </edge>
    <edge source="I/O设备" target="DMA控制器">
      <data key="d6">1.0</data>
      <data key="d7">I/O设备通过发出DMA传送请求启动数据传输过程，触发DMA控制器的响应。</data>
      <data key="d8">data transfer initiation,request signaling</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966696</data>
    </edge>
    <edge source="Parallel Interface" target="Data Format Conversion">
      <data key="d6">1.0</data>
      <data key="d7">The Parallel Interface performs data format conversion to ensure compatibility between the host and device.</data>
      <data key="d8">data processing,functional role</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966686</data>
    </edge>
    <edge source="Serial Interface" target="Data Format Conversion">
      <data key="d6">1.0</data>
      <data key="d7">The Serial Interface performs data format conversion to ensure compatibility between the host and device.</data>
      <data key="d8">data processing,functional role</data>
      <data key="d9">chunk-8bf34d55729ab21c362e5199c09695fe</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966686</data>
    </edge>
    <edge source="DMA控制器" target="主存地址计数器">
      <data key="d6">1.0</data>
      <data key="d7">主存地址计数器是DMA控制器的核心组成部分，用于管理主存地址。</data>
      <data key="d8">address management,parameter tracking</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966697</data>
    </edge>
    <edge source="DMA控制器" target="传送长度计数器">
      <data key="d6">1.0</data>
      <data key="d7">传送长度计数器是DMA控制器的一部分，用于记录并控制数据传输的结束。</data>
      <data key="d8">length tracking,operation termination</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966698</data>
    </edge>
    <edge source="DMA控制器" target="数据缓冲寄存器">
      <data key="d6">1.0</data>
      <data key="d7">数据缓冲寄存器在DMA控制器中用于暂存数据并处理不同传送单位间的转换。</data>
      <data key="d8">data staging,unit conversion</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966699</data>
    </edge>
    <edge source="DMA控制器" target="DMA请求触发器">
      <data key="d6">1.0</data>
      <data key="d7">DMA请求触发器是DMA控制器内部的组件，用于检测和响应I/O设备的请求。</data>
      <data key="d8">request generation,signal detection</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966699</data>
    </edge>
    <edge source="DMA控制器" target="控制/状态逻辑">
      <data key="d6">1.0</data>
      <data key="d7">控制/状态逻辑组件协调DMA操作的各个阶段并管理传送参数。</data>
      <data key="d8">coordinated control,parameter management</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966699</data>
    </edge>
    <edge source="DMA控制器" target="中断机构">
      <data key="d6">1.0</data>
      <data key="d7">中断机构在DMA传送结束后通知CPU，通过发出中断请求结束流程。</data>
      <data key="d8">completion notification,interrupt signaling</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966700</data>
    </edge>
    <edge source="DMA控制器" target="数据传送">
      <data key="d6">1.0</data>
      <data key="d7">DMA控制器负责管理数据传送的整个过程，包括地址、长度和方向控制。</data>
      <data key="d8">control responsibility,operation management</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966700</data>
    </edge>
    <edge source="控制/状态逻辑" target="数据传送方向">
      <data key="d6">1.0</data>
      <data key="d7">控制/状态逻辑负责设定数据传送方向并产生相应控制信号。</data>
      <data key="d8">control output,direction specification</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966698</data>
    </edge>
    <edge source="中断机构" target="中断请求">
      <data key="d6">1.0</data>
      <data key="d7">中断机构产生中断请求以通知CPUDMA操作已结束。</data>
      <data key="d8">completion alert,signal generation</data>
      <data key="d9">chunk-11164f80acaa191542c607dd77b4bf89</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966698</data>
    </edge>
    <edge source="总线" target="分时">
      <data key="d6">1.0</data>
      <data key="d7">分时是总线的核心特性，表示多个部件分时使用总线进行信息传输。</data>
      <data key="d8">characteristic,timing operation</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966735</data>
    </edge>
    <edge source="总线" target="共享">
      <data key="d6">1.0</data>
      <data key="d7">共享是总线的核心特性，允许多个部件通过总线交换信息并同时接收相同数据。</data>
      <data key="d8">characteristic,data exchange</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966736</data>
    </edge>
    <edge source="总线" target="机械特性">
      <data key="d6">1.0</data>
      <data key="d7">机械特性定义了总线的物理形态和安装结构。</data>
      <data key="d8">design constraint,physical specification</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966736</data>
    </edge>
    <edge source="总线" target="电气特性">
      <data key="d6">1.0</data>
      <data key="d7">电气特性描述了总线传输信号的方向和电平有效范围。</data>
      <data key="d8">electrical specification,signal range</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966736</data>
    </edge>
    <edge source="总线" target="功能特性">
      <data key="d6">1.0</data>
      <data key="d7">功能特性规定了总线中每根线路的具体功能。</data>
      <data key="d8">functional specification,signal function</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966737</data>
    </edge>
    <edge source="总线" target="时间特性">
      <data key="d6">1.0</data>
      <data key="d7">时间特性定义了总线信号之间的时序关系和同步机制。</data>
      <data key="d8">signal synchronization,timing specification</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966737</data>
    </edge>
    <edge source="总线设备" target="主设备">
      <data key="d6">1.0</data>
      <data key="d7">主设备是总线设备的一种，具备控制总线并请求访问的能力。</data>
      <data key="d8">functional relationship,type</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966735</data>
    </edge>
    <edge source="总线设备" target="从设备">
      <data key="d6">1.0</data>
      <data key="d7">从设备是总线设备的一种，只能响应主设备的访问请求。</data>
      <data key="d8">functional relationship,type</data>
      <data key="d9">chunk-80ff12514bf210e42f471a5830decd7d</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966736</data>
    </edge>
    <edge source="Arbitration Phase" target="Bus Arbiter">
      <data key="d6">1.0</data>
      <data key="d7">The bus arbiter governs the arbitration phase by selecting the next requester for bus access.</data>
      <data key="d8">control mechanism,decision maker</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966759</data>
    </edge>
    <edge source="Transfer Phase" target="Clock Cycle">
      <data key="d6">1.0</data>
      <data key="d7">Each clock cycle corresponds to one data unit transfer in burst mode.</data>
      <data key="d8">synchronization,timing unit</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966761</data>
    </edge>
    <edge source="Burst Transfer Mode" target="Clock Cycle">
      <data key="d6">1.0</data>
      <data key="d7">Burst transfer mode utilizes one clock cycle per word transferred, enabling efficient sequential data transmission.</data>
      <data key="d8">burst efficiency,timing mechanism</data>
      <data key="d9">chunk-2076ff42c6ee3f161f494e1c646ca233</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966762</data>
    </edge>
    <edge source="Peripheral Devices" target="Direct Data Path">
      <data key="d6">1.0</data>
      <data key="d7">The Direct Data Path provides a dedicated channel for communication between peripheral devices and memory.</data>
      <data key="d8">communication interface,data channel</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967161</data>
    </edge>
    <edge source="Peripheral Devices" target="DMA Way">
      <data key="d6">1.0</data>
      <data key="d7">DMA Way supports fast and large-scale data transfers between peripheral devices and memory.</data>
      <data key="d8">bulk data,high-speed transfer</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967162</data>
    </edge>
    <edge source="Multilevel Interrupt" target="Interrupt Masking Technology">
      <data key="d6">1.0</data>
      <data key="d7">Multilevel interrupt relies on interrupt masking technology to dynamically change interrupt handling priorities.</data>
      <data key="d8">dynamic priority adjustment</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966816</data>
    </edge>
    <edge source="Multilevel Interrupt" target="Single Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">Single interrupt and multilevel interrupt are mutually exclusive states of interrupt handling, where only one can occur at a time.</data>
      <data key="d8">mutual exclusion</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="Interrupt Priority" target="Interrupt Masking Technology">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt priority can be flexibly adjusted through interrupt masking technology.</data>
      <data key="d8">flexibility,priority control</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="Interrupt Mask Word Register" target="Interrupt Request Register">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt mask word register and interrupt request register work together to manage interrupt requests via bit-level masking.</data>
      <data key="d8">data coordination,dependency</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966816</data>
    </edge>
    <edge source="Interrupt Mask Word Register" target="Interrupt Mask Word">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt mask word register stores the interrupt mask word, which defines the masking state of each interrupt source.</data>
      <data key="d8">data storage</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="Interrupt Request Register" target="Interrupt Request Signal">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt request signal (IRi) is recorded in the corresponding bit of the interrupt request register.</data>
      <data key="d8">signal registration</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="Interrupt Mask Word" target="Interrupt Request Signal">
      <data key="d6">1.0</data>
      <data key="d7">All interrupt request signals are logically ANDed with the complement of the corresponding bits in the interrupt mask word to determine which requests are processed.</data>
      <data key="d8">logical masking</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966818</data>
    </edge>
    <edge source="Program Interrupt" target="Multitasking">
      <data key="d6">1.0</data>
      <data key="d7">Program interrupt enables multitasking by allowing context switches between processes.</data>
      <data key="d8">concurrency,enabling mechanism</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966818</data>
    </edge>
    <edge source="Program Interrupt" target="Real-Time Processing">
      <data key="d6">1.0</data>
      <data key="d7">Program interrupt supports real-time processing by enabling rapid event responses.</data>
      <data key="d8">event handling,responsiveness</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966820</data>
    </edge>
    <edge source="Program Interrupt" target="Soft Interrupt">
      <data key="d6">1.0</data>
      <data key="d7">Program interrupt is extended to support soft interrupts for user-application to OS switching.</data>
      <data key="d8">function extension,system mode switch</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966821</data>
    </edge>
    <edge source="Program Interrupt" target="Hardware Fault">
      <data key="d6">1.0</data>
      <data key="d7">Hardware faults are processed through the program interrupt mechanism to maintain system stability.</data>
      <data key="d8">error handling,interrupt trigger</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966822</data>
    </edge>
    <edge source="Program Interrupt" target="Software Error">
      <data key="d6">1.0</data>
      <data key="d7">Software errors are resolved by invoking the program interrupt system.</data>
      <data key="d8">error handling,interrupt trigger</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966822</data>
    </edge>
    <edge source="Program Interrupt" target="User Intervention">
      <data key="d6">1.0</data>
      <data key="d7">User intervention is facilitated via the interrupt system to allow human input during program execution.</data>
      <data key="d8">human-machine interaction,system responsiveness</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966822</data>
    </edge>
    <edge source="Interrupt Arbitration Circuit" target="Response Priority">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt arbitration circuit enforces the fixed response priority when determining which interrupt to process.</data>
      <data key="d8">priority enforcement</data>
      <data key="d9">chunk-be16a52421e09740f425560cea4aa97b</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966817</data>
    </edge>
    <edge source="Soft Interrupt" target="Operating System">
      <data key="d6">1.0</data>
      <data key="d7">The operating system uses soft interrupts to manage the transition between user applications and privileged system routines.</data>
      <data key="d8">mode switch,system control</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966820</data>
    </edge>
    <edge source="Multi-Processor System" target="Inter-Processor Communication">
      <data key="d6">1.0</data>
      <data key="d7">In a multi-processor system, processors communicate and switch tasks using interrupt systems.</data>
      <data key="d8">interrupt handling,task coordination</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966818</data>
    </edge>
    <edge source="Operating System" target="Supervisor Mode">
      <data key="d6">1.0</data>
      <data key="d7">The operating system runs in supervisor mode to perform essential tasks, including interrupt handling.</data>
      <data key="d8">execution mode,system management</data>
      <data key="d9">chunk-ad9c54e2f65996bbd6583617d9476956</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966821</data>
    </edge>
    <edge source="DMA方式" target="中断方式">
      <data key="d6">1.0</data>
      <data key="d7">DMA and interrupt methods differ in CPU involvement, speed, and data transfer mechanism.</data>
      <data key="d8">CPU intervention,data transfer method,speed</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966875</data>
    </edge>
    <edge source="DMA方式" target="数据传输速率">
      <data key="d6">1.0</data>
      <data key="d7">DMA enables high data transfer rates due to no CPU intervention during transfer.</data>
      <data key="d8">efficiency,high-speed data transfer</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966876</data>
    </edge>
    <edge source="DMA方式" target="成组数据传送">
      <data key="d6">1.0</data>
      <data key="d7">DMA is optimized for transferring large blocks of data to and from high-speed peripherals.</data>
      <data key="d8">bulk data transfer,peripheral communication</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966876</data>
    </edge>
    <edge source="DMA方式" target="总线请求优先级">
      <data key="d6">1.0</data>
      <data key="d7">DMA has higher priority than interrupt requests for accessing the system bus.</data>
      <data key="d8">priority over interrupts,system timing</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966876</data>
    </edge>
    <edge source="DMA方式" target="硬件传送">
      <data key="d6">1.0</data>
      <data key="d7">DMA uses hardware to manage data transfer, reducing CPU workload during data movement.</data>
      <data key="d8">hardware-controlled transfer,minimal CPU load</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966877</data>
    </edge>
    <edge source="DMA方式" target="机器周期">
      <data key="d6">1.0</data>
      <data key="d7">DMA response can occur at the end of any machine cycle, including fetch, indirect addressing, and execute phases.</data>
      <data key="d8">flexible timing,timing of response</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966877</data>
    </edge>
    <edge source="中断方式" target="异常事件处理">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt methods can handle unexpected events, making them essential for system stability.</data>
      <data key="d8">error handling,system reliability</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966875</data>
    </edge>
    <edge source="中断方式" target="程序传送">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt methods rely on program code to transfer data, requiring CPU involvement.</data>
      <data key="d8">CPU dependency,software-driven transfer</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966875</data>
    </edge>
    <edge source="中断方式" target="机器周期">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt response can only occur at the end of a machine cycle, specifically after instruction execution.</data>
      <data key="d8">execution cycle,timing of response</data>
      <data key="d9">chunk-d37f763dacfa5481b7d9737db68dc3fb</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966876</data>
    </edge>
    <edge source="总线时钟周期" target="总线时钟频率">
      <data key="d6">1.0</data>
      <data key="d7">总线时钟频率是总线时钟周期的倒数。</data>
      <data key="d8">reciprocal relationship</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966882</data>
    </edge>
    <edge source="总线时钟周期" target="总线传输周期">
      <data key="d6">1.0</data>
      <data key="d7">总线传输周期通常由多个总线时钟周期构成。</data>
      <data key="d8">composed of</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966883</data>
    </edge>
    <edge source="总线时钟频率" target="总线工作频率">
      <data key="d6">1.0</data>
      <data key="d7">总线工作频率等于总线时钟频率除以总线周期中的时钟周期数。</data>
      <data key="d8">derived from</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966883</data>
    </edge>
    <edge source="总线传输周期" target="总线工作频率">
      <data key="d6">1.0</data>
      <data key="d7">总线工作频率是总线传输周期的倒数，表示每秒可完成的操作次数。</data>
      <data key="d8">reciprocal relationship</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966885</data>
    </edge>
    <edge source="总线工作频率" target="总线带宽">
      <data key="d6">2.0</data>
      <data key="d7">总线带宽=总线工作频率 × (总线宽度 / 8)。&lt;SEP&gt;总线工作频率是计算总线带宽的关键因素。</data>
      <data key="d8">direct contributor,mathematical relationship</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966884</data>
    </edge>
    <edge source="总线宽度" target="总线带宽">
      <data key="d6">2.0</data>
      <data key="d7">总线带宽=总线宽度 × 总线工作频率。&lt;SEP&gt;总线宽度是计算总线带宽的重要参数。</data>
      <data key="d8">direct contributor,mathematical relationship</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966882</data>
    </edge>
    <edge source="总线带宽" target="22MHz">
      <data key="d6">1.0</data>
      <data key="d7">示例中使用22MHz作为总线工作频率。</data>
      <data key="d8">example value</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966883</data>
    </edge>
    <edge source="总线带宽" target="16位">
      <data key="d6">1.0</data>
      <data key="d7">示例中使用16位作为总线宽度。</data>
      <data key="d8">example value</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966884</data>
    </edge>
    <edge source="总线带宽" target="44MB/s">
      <data key="d6">1.0</data>
      <data key="d7">基于总线工作频率22MHz和总线宽度16位，计算出的总线带宽为44MB/s。</data>
      <data key="d8">example computation</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966884</data>
    </edge>
    <edge source="总线复用" target="信号线数">
      <data key="d6">1.0</data>
      <data key="d7">总线复用通过共享信号线减少总信号线数，从而节省空间和成本。</data>
      <data key="d8">design optimization</data>
      <data key="d9">chunk-37464da74b11b06fc16925756c8a2cff</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966882</data>
    </edge>
    <edge source="DMA Controller" target="Bus Request">
      <data key="d6">1.0</data>
      <data key="d7">The DMA controller generates a bus request to gain control of the system bus during data transfer.</data>
      <data key="d8">bus control,system resource access</data>
      <data key="d9">chunk-08b1a8b3f922d005c9811f3b79ed98e3</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966916</data>
    </edge>
    <edge source="Data Block" target="DMA Way">
      <data key="d6">1.0</data>
      <data key="d7">DMA is designed for transferring data blocks efficiently using hardware-controlled counting and addressing.</data>
      <data key="d8">bulk data transfer</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967088</data>
    </edge>
    <edge source="I/O Port" target="Data Port">
      <data key="d6">1.0</data>
      <data key="d7">Data Port is a subcomponent of I/O Port, used for transferring data.</data>
      <data key="d8">subcomponent</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966920</data>
    </edge>
    <edge source="I/O Port" target="Status Port">
      <data key="d6">1.0</data>
      <data key="d7">Status Port is a subcomponent of I/O Port, used to monitor device status.</data>
      <data key="d8">subcomponent</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966921</data>
    </edge>
    <edge source="I/O Port" target="Control Port">
      <data key="d6">1.0</data>
      <data key="d7">Control Port is a subcomponent of I/O Port, used for sending commands to external devices.</data>
      <data key="d8">subcomponent</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966921</data>
    </edge>
    <edge source="Port Addressing" target="Unified Addressing">
      <data key="d6">1.0</data>
      <data key="d7">Port Addressing can be implemented via Unified Addressing.</data>
      <data key="d8">configuration,technique</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966922</data>
    </edge>
    <edge source="Port Addressing" target="Independent Addressing">
      <data key="d6">1.0</data>
      <data key="d7">Port Addressing can be implemented via Independent Addressing.</data>
      <data key="d8">configuration,technique</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966923</data>
    </edge>
    <edge source="Independent Addressing" target="I/O Address Space">
      <data key="d6">1.0</data>
      <data key="d7">Independent Addressing uses a separate I/O address space, distinct from main memory.</data>
      <data key="d8">addressing method,separation</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966920</data>
    </edge>
    <edge source="Independent Addressing" target="I/O Instructions">
      <data key="d6">1.0</data>
      <data key="d7">Independent Addressing requires dedicated I/O instructions for accessing I/O ports.</data>
      <data key="d8">dedicated operations,instruction usage</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966921</data>
    </edge>
    <edge source="Independent Addressing" target="I/O Mapping">
      <data key="d6">1.0</data>
      <data key="d7">I/O Mapping is synonymous with Independent Addressing.</data>
      <data key="d8">equivalent method,synonym</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966922</data>
    </edge>
    <edge source="Unified Addressing" target="Main Memory Address Space">
      <data key="d6">1.0</data>
      <data key="d7">Unified Addressing integrates I/O ports into the main memory address space.</data>
      <data key="d8">addressing method,integration</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966920</data>
    </edge>
    <edge source="Unified Addressing" target="Memory Access Instructions">
      <data key="d6">1.0</data>
      <data key="d7">Unified Addressing uses standard memory access instructions for I/O port access.</data>
      <data key="d8">instruction usage,unified access</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966921</data>
    </edge>
    <edge source="Unified Addressing" target="Memory Mapping">
      <data key="d6">1.0</data>
      <data key="d7">Memory Mapping is synonymous with Unified Addressing.</data>
      <data key="d8">equivalent method,synonym</data>
      <data key="d9">chunk-0d45722c9abd1a1873a3481b3d31a490</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761966922</data>
    </edge>
    <edge source="Keyboard" target="Computer">
      <data key="d6">1.0</data>
      <data key="d7">The keyboard serves as a primary input device for sending commands or data to a computer.</data>
      <data key="d8">command entry,input device</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967036</data>
    </edge>
    <edge source="Mouse" target="Computer">
      <data key="d6">1.0</data>
      <data key="d7">The mouse is used to interact with a computer screen by translating physical movement into cursor movement.</data>
      <data key="d8">input device,pointing and positioning</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967038</data>
    </edge>
    <edge source="Display Monitor" target="CRT Display">
      <data key="d6">1.0</data>
      <data key="d7">The CRT display is a specific type of display monitor using cathode ray tube technology.</data>
      <data key="d8">category,display technology</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967036</data>
    </edge>
    <edge source="Display Monitor" target="LCD Display">
      <data key="d6">1.0</data>
      <data key="d7">The LCD display is a specific category of display monitor using liquid crystal panels.</data>
      <data key="d8">category,display technology</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967037</data>
    </edge>
    <edge source="Display Monitor" target="LED Display">
      <data key="d6">1.0</data>
      <data key="d7">The LED display is a type of display monitor that uses LEDs for backlighting or direct pixel emission.</data>
      <data key="d8">category,display technology</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967037</data>
    </edge>
    <edge source="Display Monitor" target="Computer">
      <data key="d6">1.0</data>
      <data key="d7">The display monitor delivers visual output from the computer to the user.</data>
      <data key="d8">output device,visual feedback</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967039</data>
    </edge>
    <edge source="Display Monitor" target="Screen Size">
      <data key="d6">1.0</data>
      <data key="d7">Screen size is a key physical characteristic of a display monitor, measured diagonally in inches.</data>
      <data key="d8">dimensions,measurement parameter</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967040</data>
    </edge>
    <edge source="Display Monitor" target="Resolution">
      <data key="d6">1.0</data>
      <data key="d7">Resolution determines the sharpness and detail level of images displayed on the monitor.</data>
      <data key="d8">image clarity,performance metric</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967041</data>
    </edge>
    <edge source="Display Monitor" target="Grayscale Level">
      <data key="d6">1.0</data>
      <data key="d7">Grayscale level affects how accurately a monitor can depict brightness and color variation.</data>
      <data key="d8">detail accuracy,image quality parameter</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967041</data>
    </edge>
    <edge source="Display Monitor" target="Refresh Rate">
      <data key="d6">1.0</data>
      <data key="d7">Refresh rate influences how smoothly the image on the screen appears to users.</data>
      <data key="d8">performance metric,visual stability</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967042</data>
    </edge>
    <edge source="Display Monitor" target="Refresh">
      <data key="d6">1.0</data>
      <data key="d7">Refresh is the process that prevents image fading by continuously redrawing the screen.</data>
      <data key="d8">display process,image maintenance</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967043</data>
    </edge>
    <edge source="Display Monitor" target="Video RAM">
      <data key="d6">1.0</data>
      <data key="d7">Video RAM stores the image data needed for the display refresh process.</data>
      <data key="d8">image caching,memory support</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967044</data>
    </edge>
    <edge source="Printer" target="Dot Matrix Printer">
      <data key="d6">1.0</data>
      <data key="d7">The dot matrix printer is a type of printer that creates images by striking pins against a ribbon.</data>
      <data key="d8">impact printing,printer type</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967036</data>
    </edge>
    <edge source="Printer" target="Inkjet Printer">
      <data key="d6">1.0</data>
      <data key="d7">The inkjet printer uses ink droplets to form images without physical contact.</data>
      <data key="d8">non-impact printing,printer type</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967037</data>
    </edge>
    <edge source="Printer" target="Laser Printer">
      <data key="d6">1.0</data>
      <data key="d7">The laser printer produces high-quality prints quickly using laser and toner technology.</data>
      <data key="d8">high-speed printing,printer type</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967038</data>
    </edge>
    <edge source="Printer" target="Computer">
      <data key="d6">1.0</data>
      <data key="d7">The printer outputs digital data from the computer onto physical paper or other media.</data>
      <data key="d8">output device,physical output</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967040</data>
    </edge>
    <edge source="Inkjet Printer" target="Color Mixing">
      <data key="d6">1.0</data>
      <data key="d7">Inkjet printers use color mixing to produce a wide range of colors by combining primary ink droplets.</data>
      <data key="d8">color production,print quality</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967042</data>
    </edge>
    <edge source="Laser Printer" target="Laser Beam">
      <data key="d6">1.0</data>
      <data key="d7">The laser printer uses a laser beam to create a latent electrostatic image on the sensing drum.</data>
      <data key="d8">data writing,optical mechanism</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967041</data>
    </edge>
    <edge source="Laser Printer" target="Sensing Drum">
      <data key="d6">1.0</data>
      <data key="d7">The sensing drum in a laser printer holds the electrostatic image formed by the laser beam.</data>
      <data key="d8">electrostatic process,image formation</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967042</data>
    </edge>
    <edge source="Laser Printer" target="Toner">
      <data key="d6">1.0</data>
      <data key="d7">Toner is applied to the charged areas of the sensing drum to develop the image in a laser printer.</data>
      <data key="d8">image development,material transfer</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967043</data>
    </edge>
    <edge source="Magnetic Surface Storage" target="Storage System">
      <data key="d6">1.0</data>
      <data key="d7">Magnetic surface storage uses magnetic materials on substrates to store digital data.</data>
      <data key="d8">magnetic recording,storage method</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967037</data>
    </edge>
    <edge source="Magnetic Surface Storage" target="Disk Storage">
      <data key="d6">1.0</data>
      <data key="d7">Disk storage is a type of magnetic surface storage using rotating platters.</data>
      <data key="d8">rotational media,storage category</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967038</data>
    </edge>
    <edge source="Magnetic Surface Storage" target="Tape Storage">
      <data key="d6">1.0</data>
      <data key="d7">Tape storage is a type of magnetic surface storage used for sequential data recording.</data>
      <data key="d8">sequential access,storage category</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967039</data>
    </edge>
    <edge source="Magnetic Surface Storage" target="Magnetic Drum">
      <data key="d6">1.0</data>
      <data key="d7">The magnetic drum is an early example of magnetic surface storage, used in early computer systems.</data>
      <data key="d8">early computing,storage category</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967040</data>
    </edge>
    <edge source="Solid-State Drive" target="Storage System">
      <data key="d6">1.0</data>
      <data key="d7">The solid-state drive uses flash memory to provide faster, more reliable storage compared to traditional drives.</data>
      <data key="d8">flash-based,non-mechanical storage</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967038</data>
    </edge>
    <edge source="Solid-State Drive" target="Flash Memory">
      <data key="d6">1.0</data>
      <data key="d7">Flash memory is the fundamental storage medium used within solid-state drives.</data>
      <data key="d8">core component,data storage</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967039</data>
    </edge>
    <edge source="Optical Disc Storage" target="Storage System">
      <data key="d6">1.0</data>
      <data key="d7">Optical disc storage uses laser beams for non-contact data read/write operations.</data>
      <data key="d8">non-contact storage,optical reading</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967039</data>
    </edge>
    <edge source="Optical Disc Storage" target="Optical Disc">
      <data key="d6">1.0</data>
      <data key="d7">The optical disc is the physical medium used in optical disc storage systems.</data>
      <data key="d8">physical media,storage medium</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967040</data>
    </edge>
    <edge source="Optical Disc Storage" target="Optical Disc Drive">
      <data key="d6">1.0</data>
      <data key="d7">The optical disc drive is the device responsible for reading from and writing to optical discs.</data>
      <data key="d8">data access,hardware component</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967041</data>
    </edge>
    <edge source="Optical Disc Drive" target="Optical Disc Controller">
      <data key="d6">1.0</data>
      <data key="d7">The optical disc controller manages data flow and operations within the optical disc drive.</data>
      <data key="d8">control element,signal processing</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967041</data>
    </edge>
    <edge source="Resolution" target="Pixel">
      <data key="d6">1.0</data>
      <data key="d7">Resolution determines the number of pixels displayed on a screen, affecting image detail.</data>
      <data key="d8">display detail,image unit</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967042</data>
    </edge>
    <edge source="Grayscale Level" target="Pixel">
      <data key="d6">1.0</data>
      <data key="d7">Grayscale level defines the variation in brightness per pixel, influencing image realism.</data>
      <data key="d8">brightness variation,image quality</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967043</data>
    </edge>
    <edge source="Refresh Rate" target="Refresh">
      <data key="d6">1.0</data>
      <data key="d7">The refresh process occurs at a rate defined by the refresh frequency to prevent image flickering.</data>
      <data key="d8">process-frequency relationship,visual smoothness</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967043</data>
    </edge>
    <edge source="Binary Information" target="Computer">
      <data key="d6">1.0</data>
      <data key="d7">Binary information is the fundamental data format processed by a computer system.</data>
      <data key="d8">data type,processing input</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967041</data>
    </edge>
    <edge source="Toner" target="Sensing Drum">
      <data key="d6">1.0</data>
      <data key="d7">Toner particles adhere to the charged regions of the sensing drum to form the image.</data>
      <data key="d8">image development,material adhesion</data>
      <data key="d9">chunk-43ada02254d8ed5609b03ac4ff3f2484</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967042</data>
    </edge>
    <edge source="DMA Way" target="I/O">
      <data key="d6">1.0</data>
      <data key="d7">DMA enables I/O and CPU to work in parallel, improving system efficiency.</data>
      <data key="d8">parallel operation</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967087</data>
    </edge>
    <edge source="DMA Way" target="Hardware Circuit">
      <data key="d6">1.0</data>
      <data key="d7">Hardware circuits directly manage address determination and data count during DMA data block transfers.</data>
      <data key="d8">address management,data counting</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967087</data>
    </edge>
    <edge source="DMA Way" target="Main Memory Buffer">
      <data key="d6">1.0</data>
      <data key="d7">A dedicated buffer in main memory is used to provide and receive data during DMA transfer.</data>
      <data key="d8">data staging,temporary storage</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967088</data>
    </edge>
    <edge source="DMA Way" target="System Efficiency">
      <data key="d6">1.0</data>
      <data key="d7">DMA increases system efficiency by enabling concurrent operations between CPU and peripherals.</data>
      <data key="d8">performance optimization</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967088</data>
    </edge>
    <edge source="DMA Way" target="Program Preprocessing">
      <data key="d6">1.0</data>
      <data key="d7">Program preprocessing must be performed before DMA operation to configure the transfer.</data>
      <data key="d8">initialization step</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967089</data>
    </edge>
    <edge source="DMA Way" target="Interrupt Postprocessing">
      <data key="d6">1.0</data>
      <data key="d7">Interrupt postprocessing is triggered after DMA completion to signal the end of the transfer.</data>
      <data key="d8">completion handling</data>
      <data key="d9">chunk-b9c4d5bf95dc288ed9c76eb77e93c83a</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967089</data>
    </edge>
    <edge source="DMA Way" target="Hardware">
      <data key="d6">1.0</data>
      <data key="d7">DMA Way is implemented through dedicated hardware components to enable high-speed data transfers.</data>
      <data key="d8">implementation,system design</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967161</data>
    </edge>
    <edge source="DMA Way" target="Memory">
      <data key="d6">1.0</data>
      <data key="d7">DMA Way enables direct data transfer between peripheral devices and memory, skipping the CPU.</data>
      <data key="d8">data movement,direct access</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967162</data>
    </edge>
    <edge source="ISA" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">ISA is a parallel bus that transfers multiple bits simultaneously.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967122</data>
    </edge>
    <edge source="ISA" target="Bus Width">
      <data key="d6">1.0</data>
      <data key="d7">ISA has a narrow bus width, limiting its data transfer capacity.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967124</data>
    </edge>
    <edge source="ISA" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">ISA operates at lower clock frequencies, limiting data transfer speed.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967126</data>
    </edge>
    <edge source="ISA" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">ISA has limited addressing capability due to narrow address bus width.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967129</data>
    </edge>
    <edge source="EISA" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">EISA operates as a parallel bus to ensure compatibility and performance improvements over ISA.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967122</data>
    </edge>
    <edge source="EISA" target="Bus Width">
      <data key="d6">1.0</data>
      <data key="d7">EISA supports a wider bus width than ISA, enabling higher throughput.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967125</data>
    </edge>
    <edge source="EISA" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">EISA supports higher clock frequencies than ISA to improve performance.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967127</data>
    </edge>
    <edge source="EISA" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">EISA improves upon ISA’s addressing capability with a wider address bus.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967130</data>
    </edge>
    <edge source="EISA" target="Burst Transfer">
      <data key="d6">1.0</data>
      <data key="d7">EISA supports burst transfer to improve system throughput.</data>
      <data key="d8">technical feature</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967131</data>
    </edge>
    <edge source="VESA" target="Local Bus">
      <data key="d6">1.0</data>
      <data key="d7">VESA Local Bus is a local bus designed to enhance performance by connecting high-speed peripherals directly to the CPU.</data>
      <data key="d8">bus type,design purpose</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967120</data>
    </edge>
    <edge source="VESA" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">VESA Local Bus uses a parallel architecture to support high-speed data transfer.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967123</data>
    </edge>
    <edge source="VESA" target="Bus Width">
      <data key="d6">1.0</data>
      <data key="d7">VESA Local Bus features a 32-bit width to support high-speed data transfer.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967125</data>
    </edge>
    <edge source="VESA" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">VESA operates at higher clock frequencies to handle high-speed multimedia data.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967127</data>
    </edge>
    <edge source="VESA" target="Burst Transfer">
      <data key="d6">1.0</data>
      <data key="d7">VESA Local Bus supports burst transfer for high-speed data movement.</data>
      <data key="d8">technical feature</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967131</data>
    </edge>
    <edge source="VESA" target="System Performance">
      <data key="d6">1.0</data>
      <data key="d7">VESA Local Bus improves system performance by offloading high-speed peripherals from ISA.</data>
      <data key="d8">benefit of design</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967134</data>
    </edge>
    <edge source="VESA" target="Video Electronics Standards Association">
      <data key="d6">1.0</data>
      <data key="d7">VESA is the acronym for Video Electronics Standards Association, which is the full name of the organization that developed the VESA local bus standard.</data>
      <data key="d8">acronym expansion,organization name</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967136</data>
    </edge>
    <edge source="AGP" target="Local Bus">
      <data key="d6">1.0</data>
      <data key="d7">AGP is a specialized local bus designed specifically for graphics card communication.</data>
      <data key="d8">bus type,specialized interface</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967121</data>
    </edge>
    <edge source="AGP" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">AGP is a parallel bus specialized for graphics data transfer.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967124</data>
    </edge>
    <edge source="AGP" target="Bus Width">
      <data key="d6">1.0</data>
      <data key="d7">AGP has a wide bus width to support rapid graphics data streaming.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967127</data>
    </edge>
    <edge source="AGP" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">AGP uses high clock frequencies to enable fast graphics data transfer.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967128</data>
    </edge>
    <edge source="AGP" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">AGP supports expanded addressing for efficient graphics memory access.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967130</data>
    </edge>
    <edge source="AGP" target="Burst Transfer">
      <data key="d6">1.0</data>
      <data key="d7">AGP supports burst transfer to accelerate graphics data delivery.</data>
      <data key="d8">technical feature</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967133</data>
    </edge>
    <edge source="AGP" target="Graphics Performance">
      <data key="d6">1.0</data>
      <data key="d7">AGP significantly improves graphics performance by enabling direct CPU-graphics memory access.</data>
      <data key="d8">benefit of design</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967135</data>
    </edge>
    <edge source="PCI-Express" target="Local Bus">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express is a modern local bus standard based on serial communication with high bandwidth.</data>
      <data key="d8">bus type,modern standard</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967122</data>
    </edge>
    <edge source="PCI-Express" target="Serial Bus">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express operates as a serial bus enabling high-speed, bidirectional data transfer.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967123</data>
    </edge>
    <edge source="PCI-Express" target="Bus Width">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express uses multiple lanes (e.g., x1, x4, x16) to increase effective bus width.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967127</data>
    </edge>
    <edge source="PCI-Express" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express uses high-speed serial clocks to achieve large data transfer rates.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967129</data>
    </edge>
    <edge source="PCI-Express" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express supports extended addressing for high-performance devices.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967131</data>
    </edge>
    <edge source="PCI-Express" target="Burst Transfer">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express supports burst data transfer through high-speed lanes.</data>
      <data key="d8">technical feature</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967134</data>
    </edge>
    <edge source="PCI-Express" target="Data Performance">
      <data key="d6">1.0</data>
      <data key="d7">PCI-Express delivers superior data performance through high-speed serial transmission and full-duplex operation.</data>
      <data key="d8">benefit of design</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967135</data>
    </edge>
    <edge source="RS-232C" target="Device Bus">
      <data key="d6">1.0</data>
      <data key="d7">RS-232C is used as a device bus for serial communication between DTE and DCE.</data>
      <data key="d8">bus type,serial interface</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967120</data>
    </edge>
    <edge source="RS-232C" target="Serial Bus">
      <data key="d6">1.0</data>
      <data key="d7">RS-232C is a serial bus used for low-speed serial communication.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967123</data>
    </edge>
    <edge source="RS-232C" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">RS-232C uses relatively low clock frequencies suitable for slow serial transmission.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967129</data>
    </edge>
    <edge source="PCMCIA" target="Device Bus">
      <data key="d6">1.0</data>
      <data key="d7">PCMCIA is a device bus standard used primarily in portable computers for expansion.</data>
      <data key="d8">bus type,portable computing</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967122</data>
    </edge>
    <edge source="PCMCIA" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">PCMCIA is a parallel bus standard used in portable computing devices.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967124</data>
    </edge>
    <edge source="PCMCIA" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">PCMCIA operates at moderate clock frequencies suitable for portable expansion.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967130</data>
    </edge>
    <edge source="PCMCIA" target="Plug-and-Play">
      <data key="d6">1.0</data>
      <data key="d7">PCMCIA supports plug-and-play for convenient laptop expansion.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967133</data>
    </edge>
    <edge source="PCMCIA" target="Hot-Swapping">
      <data key="d6">1.0</data>
      <data key="d7">PCMCIA supports hot-swapping in portable computer environments.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967134</data>
    </edge>
    <edge source="IDE" target="Device Bus">
      <data key="d6">1.0</data>
      <data key="d7">IDE is a device bus standard used for connecting storage devices like hard drives and optical drives.</data>
      <data key="d8">bus type,storage interface</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967123</data>
    </edge>
    <edge source="IDE" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">IDE uses a parallel bus to transfer data between storage devices and the motherboard.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967125</data>
    </edge>
    <edge source="IDE" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">IDE uses moderate clock frequencies for storage communication.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967130</data>
    </edge>
    <edge source="IDE" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">IDE has limited addressing capability, especially in early versions.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967131</data>
    </edge>
    <edge source="IDE" target="Plug-and-Play">
      <data key="d6">1.0</data>
      <data key="d7">IDE supports plug-and-play in modern implementations for easier device setup.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967133</data>
    </edge>
    <edge source="IDE" target="Hot-Swapping">
      <data key="d6">1.0</data>
      <data key="d7">IDE generally does not support hot-swapping due to its architecture.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967134</data>
    </edge>
    <edge source="SCSI" target="Device Bus">
      <data key="d6">1.0</data>
      <data key="d7">SCSI is a device bus standard for connecting various peripherals, especially storage devices.</data>
      <data key="d8">bus type,peripheral interface</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967124</data>
    </edge>
    <edge source="SCSI" target="Parallel Bus">
      <data key="d6">1.0</data>
      <data key="d7">SCSI employs a parallel bus for high-speed data communication with peripheral devices.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967126</data>
    </edge>
    <edge source="SCSI" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">SCSI operates at higher clock frequencies to support efficient data transfer.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967131</data>
    </edge>
    <edge source="SCSI" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">SCSI supports a larger number of devices through advanced addressing.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967132</data>
    </edge>
    <edge source="SCSI" target="Plug-and-Play">
      <data key="d6">1.0</data>
      <data key="d7">SCSI devices often support plug-and-play in contemporary systems.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967134</data>
    </edge>
    <edge source="SCSI" target="Hot-Swapping">
      <data key="d6">1.0</data>
      <data key="d7">SCSI supports hot-swapping in many modern implementations.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967135</data>
    </edge>
    <edge source="SATA" target="Serial Bus">
      <data key="d6">1.0</data>
      <data key="d7">SATA is a serial bus standard that improves storage data transfer performance.</data>
      <data key="d8">bus type,operation mode</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967124</data>
    </edge>
    <edge source="SATA" target="Device Bus">
      <data key="d6">1.0</data>
      <data key="d7">SATA is a device bus standard using serial communication for connecting storage drives with higher speeds.</data>
      <data key="d8">bus type,serial storage</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967125</data>
    </edge>
    <edge source="SATA" target="Clock Frequency">
      <data key="d6">1.0</data>
      <data key="d7">SATA uses high clock frequencies in its serial transmission to maximize performance.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967132</data>
    </edge>
    <edge source="SATA" target="Addressing Capability">
      <data key="d6">1.0</data>
      <data key="d7">SATA supports multiple storage devices with modern addressing schemes.</data>
      <data key="d8">technical specification</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967133</data>
    </edge>
    <edge source="SATA" target="Plug-and-Play">
      <data key="d6">1.0</data>
      <data key="d7">SATA supports plug-and-play for easy storage device integration.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967135</data>
    </edge>
    <edge source="SATA" target="Storage Performance">
      <data key="d6">1.0</data>
      <data key="d7">SATA offers improved storage performance over IDE through faster serial data transfer.</data>
      <data key="d8">benefit of design</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967135</data>
    </edge>
    <edge source="SATA" target="Hot-Swapping">
      <data key="d6">1.0</data>
      <data key="d7">SATA supports hot-swapping for improved usability and device management.</data>
      <data key="d8">feature support</data>
      <data key="d9">chunk-58502ad68e28a3ec9436fd875654faa8</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967137</data>
    </edge>
    <edge source="Memory" target="Direct Data Path">
      <data key="d6">1.0</data>
      <data key="d7">The Direct Data Path ensures rapid and efficient data access to memory from peripherals.</data>
      <data key="d8">data access,throughput</data>
      <data key="d9">chunk-cf6b9c226ca3b2608b5f06be919d2f78</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967162</data>
    </edge>
    <edge source="Timer Query" target="Timing Interval">
      <data key="d6">1.0</data>
      <data key="d7">The timing interval defines the periodicity of status checking in the timer query method.</data>
      <data key="d8">cycle management,polling frequency</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967187</data>
    </edge>
    <edge source="Exclusive Query" target="Device Readiness">
      <data key="d6">1.0</data>
      <data key="d7">In exclusive query, the CPU continuously checks device readiness, consuming 100% CPU time until readiness is confirmed.</data>
      <data key="d8">busy-waiting,status monitoring</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967190</data>
    </edge>
    <edge source="World Athletics Championship" target="Tokyo">
      <data key="d6">1.0</data>
      <data key="d7">The World Athletics Championship is hosted in Tokyo.</data>
      <data key="d8">event location,host city</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967190</data>
    </edge>
    <edge source="World Athletics Championship" target="World Athletics Federation">
      <data key="d6">1.0</data>
      <data key="d7">The World Athletics Federation oversees the organization and rules of the World Athletics Championship.</data>
      <data key="d8">governing body,organizational oversight</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967191</data>
    </edge>
    <edge source="Noah Carter" target="100m Sprint Record">
      <data key="d6">1.0</data>
      <data key="d7">Noah Carter broke the 100m sprint record at the World Athletics Championship.</data>
      <data key="d8">athletic performance,record-breaking achievement</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967189</data>
    </edge>
    <edge source="Noah Carter" target="Carbon-Fiber Spikes">
      <data key="d6">1.0</data>
      <data key="d7">Noah Carter used carbon-fiber spikes to achieve a record-breaking performance in the 100m sprint.</data>
      <data key="d8">equipment use,performance enhancement</data>
      <data key="d9">chunk-6876428dd42a0ca26ea6d7ef9718d4c1</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967190</data>
    </edge>
    <edge source="Interrupt Vector" target="Interrupt Service Routine">
      <data key="d6">1.0</data>
      <data key="d7">Each interrupt vector is the entry address of a corresponding interrupt service routine, enabling direct access during interrupt handling.</data>
      <data key="d8">address binding,entry point</data>
      <data key="d9">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967186</data>
    </edge>
    <edge source="Interrupt Vector" target="Interrupt Vector Table">
      <data key="d6">1.0</data>
      <data key="d7">The interrupt vector table stores all interrupt vectors, allowing the CPU to retrieve the correct entry address based on the interrupt type number.</data>
      <data key="d8">lookup mechanism,storage location</data>
      <data key="d9">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967188</data>
    </edge>
    <edge source="Interrupt Vector" target="Interrupt Type Number">
      <data key="d6">1.0</data>
      <data key="d7">Each interrupt type number is mapped to a specific interrupt vector, which the CPU uses to locate the appropriate service routine.</data>
      <data key="d8">identification,mapping</data>
      <data key="d9">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967188</data>
    </edge>
    <edge source="Interrupt Vector Table" target="Central Processing Unit">
      <data key="d6">1.0</data>
      <data key="d7">The CPU accesses the interrupt vector table to retrieve the interrupt vector using the interrupt type number.</data>
      <data key="d8">access,retrieval</data>
      <data key="d9">chunk-e79f459ca9c78bdc9a58b4797fd7ec30</data>
      <data key="d10">unknown_source</data>
      <data key="d11">1761967186</data>
    </edge>
  </graph>
</graphml>
