<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: typedef_RCC_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">typedef_RCC_t Struct Reference<div class="ingroups"><a class="el" href="group__RCC.html">RCC</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Memory arrangemet of the RCC peripheral.  
 <a href="structtypedef__RCC__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7cca61637ca1f0a7f06382e87200e97a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a7cca61637ca1f0a7f06382e87200e97a">CR</a></td></tr>
<tr class="memdesc:a7cca61637ca1f0a7f06382e87200e97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register.  <a href="structtypedef__RCC__t.html#a7cca61637ca1f0a7f06382e87200e97a">More...</a><br /></td></tr>
<tr class="separator:a7cca61637ca1f0a7f06382e87200e97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659132fb8dedc66e324dfa2353b9925f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a659132fb8dedc66e324dfa2353b9925f">PLLCFGR</a></td></tr>
<tr class="memdesc:a659132fb8dedc66e324dfa2353b9925f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration register.  <a href="structtypedef__RCC__t.html#a659132fb8dedc66e324dfa2353b9925f">More...</a><br /></td></tr>
<tr class="separator:a659132fb8dedc66e324dfa2353b9925f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e65047366e59b5378291fc47acb3eba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a6e65047366e59b5378291fc47acb3eba">CFGR</a></td></tr>
<tr class="memdesc:a6e65047366e59b5378291fc47acb3eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration register.  <a href="structtypedef__RCC__t.html#a6e65047366e59b5378291fc47acb3eba">More...</a><br /></td></tr>
<tr class="separator:a6e65047366e59b5378291fc47acb3eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13727553f10394c0eada48d1d2f9fc40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a13727553f10394c0eada48d1d2f9fc40">CIR</a></td></tr>
<tr class="memdesc:a13727553f10394c0eada48d1d2f9fc40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock interrupt register.  <a href="structtypedef__RCC__t.html#a13727553f10394c0eada48d1d2f9fc40">More...</a><br /></td></tr>
<tr class="separator:a13727553f10394c0eada48d1d2f9fc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aacaa697ef4e65540a870d6ceca9f34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a6aacaa697ef4e65540a870d6ceca9f34">AHB1RSTR</a></td></tr>
<tr class="memdesc:a6aacaa697ef4e65540a870d6ceca9f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral reset register.  <a href="structtypedef__RCC__t.html#a6aacaa697ef4e65540a870d6ceca9f34">More...</a><br /></td></tr>
<tr class="separator:a6aacaa697ef4e65540a870d6ceca9f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1eaadd43a0f91be2012c1b51a220e8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#ab1eaadd43a0f91be2012c1b51a220e8c">AHB2RSTR</a></td></tr>
<tr class="memdesc:ab1eaadd43a0f91be2012c1b51a220e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral reset register.  <a href="structtypedef__RCC__t.html#ab1eaadd43a0f91be2012c1b51a220e8c">More...</a><br /></td></tr>
<tr class="separator:ab1eaadd43a0f91be2012c1b51a220e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28cd430a0dca4c827dd10c013db3b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#af28cd430a0dca4c827dd10c013db3b6c">rsv01</a></td></tr>
<tr class="memdesc:af28cd430a0dca4c827dd10c013db3b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#af28cd430a0dca4c827dd10c013db3b6c">More...</a><br /></td></tr>
<tr class="separator:af28cd430a0dca4c827dd10c013db3b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4d1002d07296cff226115057683973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a1a4d1002d07296cff226115057683973">rsv02</a></td></tr>
<tr class="memdesc:a1a4d1002d07296cff226115057683973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a1a4d1002d07296cff226115057683973">More...</a><br /></td></tr>
<tr class="separator:a1a4d1002d07296cff226115057683973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed06a1dd41879ca19a30480a65d0e8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#afed06a1dd41879ca19a30480a65d0e8c">APB1RSTR</a></td></tr>
<tr class="memdesc:afed06a1dd41879ca19a30480a65d0e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral reset register.  <a href="structtypedef__RCC__t.html#afed06a1dd41879ca19a30480a65d0e8c">More...</a><br /></td></tr>
<tr class="separator:afed06a1dd41879ca19a30480a65d0e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494761b4cb157b0252d50fba85113576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a494761b4cb157b0252d50fba85113576">APB2RSTR</a></td></tr>
<tr class="memdesc:a494761b4cb157b0252d50fba85113576"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral reset register.  <a href="structtypedef__RCC__t.html#a494761b4cb157b0252d50fba85113576">More...</a><br /></td></tr>
<tr class="separator:a494761b4cb157b0252d50fba85113576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe39a7744e34feaa3041142bff9c30b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a7fe39a7744e34feaa3041142bff9c30b">rsv03</a></td></tr>
<tr class="memdesc:a7fe39a7744e34feaa3041142bff9c30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a7fe39a7744e34feaa3041142bff9c30b">More...</a><br /></td></tr>
<tr class="separator:a7fe39a7744e34feaa3041142bff9c30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d6d11210261ed1acf18b3181d5a51a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a5d6d11210261ed1acf18b3181d5a51a3">rsv04</a></td></tr>
<tr class="memdesc:a5d6d11210261ed1acf18b3181d5a51a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a5d6d11210261ed1acf18b3181d5a51a3">More...</a><br /></td></tr>
<tr class="separator:a5d6d11210261ed1acf18b3181d5a51a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea080afea407e712c946218525fd0e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a5ea080afea407e712c946218525fd0e3">AHB1ENR</a></td></tr>
<tr class="memdesc:a5ea080afea407e712c946218525fd0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral clock enable register.  <a href="structtypedef__RCC__t.html#a5ea080afea407e712c946218525fd0e3">More...</a><br /></td></tr>
<tr class="separator:a5ea080afea407e712c946218525fd0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb82e7150a1f49447160cc4d227d7e38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#acb82e7150a1f49447160cc4d227d7e38">AHB2ENR</a></td></tr>
<tr class="memdesc:acb82e7150a1f49447160cc4d227d7e38"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral clock enable register.  <a href="structtypedef__RCC__t.html#acb82e7150a1f49447160cc4d227d7e38">More...</a><br /></td></tr>
<tr class="separator:acb82e7150a1f49447160cc4d227d7e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae25238b51b1f877ddb85bc8013f009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#acae25238b51b1f877ddb85bc8013f009">rsv05</a></td></tr>
<tr class="memdesc:acae25238b51b1f877ddb85bc8013f009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserverd.  <a href="structtypedef__RCC__t.html#acae25238b51b1f877ddb85bc8013f009">More...</a><br /></td></tr>
<tr class="separator:acae25238b51b1f877ddb85bc8013f009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fffb3b16260478fce28d89aae3c0bbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a8fffb3b16260478fce28d89aae3c0bbb">rsv06</a></td></tr>
<tr class="memdesc:a8fffb3b16260478fce28d89aae3c0bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserverd.  <a href="structtypedef__RCC__t.html#a8fffb3b16260478fce28d89aae3c0bbb">More...</a><br /></td></tr>
<tr class="separator:a8fffb3b16260478fce28d89aae3c0bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f8ba96041cb43d53ae3a183560894b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a27f8ba96041cb43d53ae3a183560894b">APB1ENR</a></td></tr>
<tr class="memdesc:a27f8ba96041cb43d53ae3a183560894b"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral clock enable register.  <a href="structtypedef__RCC__t.html#a27f8ba96041cb43d53ae3a183560894b">More...</a><br /></td></tr>
<tr class="separator:a27f8ba96041cb43d53ae3a183560894b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03044ba8fc2b935cc27a9380b4f6cce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#aa03044ba8fc2b935cc27a9380b4f6cce">APB2ENR</a></td></tr>
<tr class="memdesc:aa03044ba8fc2b935cc27a9380b4f6cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral clock enable register.  <a href="structtypedef__RCC__t.html#aa03044ba8fc2b935cc27a9380b4f6cce">More...</a><br /></td></tr>
<tr class="separator:aa03044ba8fc2b935cc27a9380b4f6cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c1d00177c8269caf6f68f9bb5371cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#af1c1d00177c8269caf6f68f9bb5371cd">rsv07</a></td></tr>
<tr class="memdesc:af1c1d00177c8269caf6f68f9bb5371cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#af1c1d00177c8269caf6f68f9bb5371cd">More...</a><br /></td></tr>
<tr class="separator:af1c1d00177c8269caf6f68f9bb5371cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e466adcbfe611290c6725d3dc15b9fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a0e466adcbfe611290c6725d3dc15b9fe">rsv08</a></td></tr>
<tr class="memdesc:a0e466adcbfe611290c6725d3dc15b9fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a0e466adcbfe611290c6725d3dc15b9fe">More...</a><br /></td></tr>
<tr class="separator:a0e466adcbfe611290c6725d3dc15b9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044561be66a36b81e3525cd1129d8721"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a044561be66a36b81e3525cd1129d8721">AHB1LPENR</a></td></tr>
<tr class="memdesc:a044561be66a36b81e3525cd1129d8721"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 Peripherial Clock Enabled in Low Power Mode Register.  <a href="structtypedef__RCC__t.html#a044561be66a36b81e3525cd1129d8721">More...</a><br /></td></tr>
<tr class="separator:a044561be66a36b81e3525cd1129d8721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba60ef6bf645e882a479edb8c25e5b98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#aba60ef6bf645e882a479edb8c25e5b98">AHB2LPENR</a></td></tr>
<tr class="memdesc:aba60ef6bf645e882a479edb8c25e5b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 Peripherial Clock Enabled in Low Power Mode Register.  <a href="structtypedef__RCC__t.html#aba60ef6bf645e882a479edb8c25e5b98">More...</a><br /></td></tr>
<tr class="separator:aba60ef6bf645e882a479edb8c25e5b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3535d272e87c3bc26b95ae811a6ec234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a3535d272e87c3bc26b95ae811a6ec234">rsv09</a></td></tr>
<tr class="memdesc:a3535d272e87c3bc26b95ae811a6ec234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a3535d272e87c3bc26b95ae811a6ec234">More...</a><br /></td></tr>
<tr class="separator:a3535d272e87c3bc26b95ae811a6ec234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27de2e2f10b52eb620f0fcb153e1960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#ac27de2e2f10b52eb620f0fcb153e1960">rsv10</a></td></tr>
<tr class="memdesc:ac27de2e2f10b52eb620f0fcb153e1960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#ac27de2e2f10b52eb620f0fcb153e1960">More...</a><br /></td></tr>
<tr class="separator:ac27de2e2f10b52eb620f0fcb153e1960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0092f3f987cf1fa9c35477790feb5d58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a0092f3f987cf1fa9c35477790feb5d58">APB1LPENR</a></td></tr>
<tr class="memdesc:a0092f3f987cf1fa9c35477790feb5d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 Peripherial Clock Enabled in Low Power Mode Register.  <a href="structtypedef__RCC__t.html#a0092f3f987cf1fa9c35477790feb5d58">More...</a><br /></td></tr>
<tr class="separator:a0092f3f987cf1fa9c35477790feb5d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77289ba69424946935c77fb141608b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#ad77289ba69424946935c77fb141608b8">APB2LPENR</a></td></tr>
<tr class="memdesc:ad77289ba69424946935c77fb141608b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 Peripherial Clock Enabled in Low Power Mode Register.  <a href="structtypedef__RCC__t.html#ad77289ba69424946935c77fb141608b8">More...</a><br /></td></tr>
<tr class="separator:ad77289ba69424946935c77fb141608b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7021d9d841f8fb483c26e90b1ecbe94b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a7021d9d841f8fb483c26e90b1ecbe94b">rsv11</a></td></tr>
<tr class="memdesc:a7021d9d841f8fb483c26e90b1ecbe94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a7021d9d841f8fb483c26e90b1ecbe94b">More...</a><br /></td></tr>
<tr class="separator:a7021d9d841f8fb483c26e90b1ecbe94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef3aa80fece780303dbed3eb058a5a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a8ef3aa80fece780303dbed3eb058a5a1">rsv12</a></td></tr>
<tr class="memdesc:a8ef3aa80fece780303dbed3eb058a5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a8ef3aa80fece780303dbed3eb058a5a1">More...</a><br /></td></tr>
<tr class="separator:a8ef3aa80fece780303dbed3eb058a5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787879933685c7aeca273a2a0e9ec736"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a787879933685c7aeca273a2a0e9ec736">BDCR</a></td></tr>
<tr class="memdesc:a787879933685c7aeca273a2a0e9ec736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Domain Control Register.  <a href="structtypedef__RCC__t.html#a787879933685c7aeca273a2a0e9ec736">More...</a><br /></td></tr>
<tr class="separator:a787879933685c7aeca273a2a0e9ec736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c774eaabf9b4064656674b956cd99f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#ad5c774eaabf9b4064656674b956cd99f">CSR</a></td></tr>
<tr class="memdesc:ad5c774eaabf9b4064656674b956cd99f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock &amp; Control Status Register.  <a href="structtypedef__RCC__t.html#ad5c774eaabf9b4064656674b956cd99f">More...</a><br /></td></tr>
<tr class="separator:ad5c774eaabf9b4064656674b956cd99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e7610195327d66aab156f0964cbe66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#ab7e7610195327d66aab156f0964cbe66">rsv13</a></td></tr>
<tr class="memdesc:ab7e7610195327d66aab156f0964cbe66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#ab7e7610195327d66aab156f0964cbe66">More...</a><br /></td></tr>
<tr class="separator:ab7e7610195327d66aab156f0964cbe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17331d4209f513ef8431d4be0dccc338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a17331d4209f513ef8431d4be0dccc338">rsv14</a></td></tr>
<tr class="memdesc:a17331d4209f513ef8431d4be0dccc338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a17331d4209f513ef8431d4be0dccc338">More...</a><br /></td></tr>
<tr class="separator:a17331d4209f513ef8431d4be0dccc338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e7ae3c5d800395d4eada1f8a09b875"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#aa1e7ae3c5d800395d4eada1f8a09b875">SSCGR</a></td></tr>
<tr class="memdesc:aa1e7ae3c5d800395d4eada1f8a09b875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spread Spectrum Clock Generation Register.  <a href="structtypedef__RCC__t.html#aa1e7ae3c5d800395d4eada1f8a09b875">More...</a><br /></td></tr>
<tr class="separator:aa1e7ae3c5d800395d4eada1f8a09b875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed3a50b072ba749765e613dc81c8897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a5ed3a50b072ba749765e613dc81c8897">PLLI2SCFGR</a></td></tr>
<tr class="memdesc:a5ed3a50b072ba749765e613dc81c8897"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S Configuration Register.  <a href="structtypedef__RCC__t.html#a5ed3a50b072ba749765e613dc81c8897">More...</a><br /></td></tr>
<tr class="separator:a5ed3a50b072ba749765e613dc81c8897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4ccf19d2157b3044927a29fe922a52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a2b4ccf19d2157b3044927a29fe922a52">rsv15</a></td></tr>
<tr class="memdesc:a2b4ccf19d2157b3044927a29fe922a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="structtypedef__RCC__t.html#a2b4ccf19d2157b3044927a29fe922a52">More...</a><br /></td></tr>
<tr class="separator:a2b4ccf19d2157b3044927a29fe922a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ac4687632869ab9aa2ceffebd15b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html#a55ac4687632869ab9aa2ceffebd15b26">DCKCFGR</a></td></tr>
<tr class="memdesc:a55ac4687632869ab9aa2ceffebd15b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dedicated Clocks Configuration.  <a href="structtypedef__RCC__t.html#a55ac4687632869ab9aa2ceffebd15b26">More...</a><br /></td></tr>
<tr class="separator:a55ac4687632869ab9aa2ceffebd15b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The structure contains the registers of the Reset and Clock Control peripheral.</p>
<dl class="section note"><dt>Note</dt><dd>The <code>rsvXX</code> elements of the structure are the reserved spaces in the memory map. </dd></dl>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5ea080afea407e712c946218525fd0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea080afea407e712c946218525fd0e3">&#9670;&nbsp;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a044561be66a36b81e3525cd1129d8721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044561be66a36b81e3525cd1129d8721">&#9670;&nbsp;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aacaa697ef4e65540a870d6ceca9f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aacaa697ef4e65540a870d6ceca9f34">&#9670;&nbsp;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb82e7150a1f49447160cc4d227d7e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb82e7150a1f49447160cc4d227d7e38">&#9670;&nbsp;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba60ef6bf645e882a479edb8c25e5b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba60ef6bf645e882a479edb8c25e5b98">&#9670;&nbsp;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1eaadd43a0f91be2012c1b51a220e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1eaadd43a0f91be2012c1b51a220e8c">&#9670;&nbsp;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27f8ba96041cb43d53ae3a183560894b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f8ba96041cb43d53ae3a183560894b">&#9670;&nbsp;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0092f3f987cf1fa9c35477790feb5d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0092f3f987cf1fa9c35477790feb5d58">&#9670;&nbsp;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afed06a1dd41879ca19a30480a65d0e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed06a1dd41879ca19a30480a65d0e8c">&#9670;&nbsp;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa03044ba8fc2b935cc27a9380b4f6cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03044ba8fc2b935cc27a9380b4f6cce">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77289ba69424946935c77fb141608b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77289ba69424946935c77fb141608b8">&#9670;&nbsp;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a494761b4cb157b0252d50fba85113576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494761b4cb157b0252d50fba85113576">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a787879933685c7aeca273a2a0e9ec736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787879933685c7aeca273a2a0e9ec736">&#9670;&nbsp;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e65047366e59b5378291fc47acb3eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e65047366e59b5378291fc47acb3eba">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13727553f10394c0eada48d1d2f9fc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13727553f10394c0eada48d1d2f9fc40">&#9670;&nbsp;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cca61637ca1f0a7f06382e87200e97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cca61637ca1f0a7f06382e87200e97a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c774eaabf9b4064656674b956cd99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c774eaabf9b4064656674b956cd99f">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55ac4687632869ab9aa2ceffebd15b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ac4687632869ab9aa2ceffebd15b26">&#9670;&nbsp;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a659132fb8dedc66e324dfa2353b9925f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659132fb8dedc66e324dfa2353b9925f">&#9670;&nbsp;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ed3a50b072ba749765e613dc81c8897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed3a50b072ba749765e613dc81c8897">&#9670;&nbsp;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af28cd430a0dca4c827dd10c013db3b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28cd430a0dca4c827dd10c013db3b6c">&#9670;&nbsp;</a></span>rsv01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a4d1002d07296cff226115057683973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a4d1002d07296cff226115057683973">&#9670;&nbsp;</a></span>rsv02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fe39a7744e34feaa3041142bff9c30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe39a7744e34feaa3041142bff9c30b">&#9670;&nbsp;</a></span>rsv03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv03</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d6d11210261ed1acf18b3181d5a51a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d6d11210261ed1acf18b3181d5a51a3">&#9670;&nbsp;</a></span>rsv04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acae25238b51b1f877ddb85bc8013f009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae25238b51b1f877ddb85bc8013f009">&#9670;&nbsp;</a></span>rsv05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv05</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fffb3b16260478fce28d89aae3c0bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fffb3b16260478fce28d89aae3c0bbb">&#9670;&nbsp;</a></span>rsv06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv06</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c1d00177c8269caf6f68f9bb5371cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c1d00177c8269caf6f68f9bb5371cd">&#9670;&nbsp;</a></span>rsv07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv07</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e466adcbfe611290c6725d3dc15b9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e466adcbfe611290c6725d3dc15b9fe">&#9670;&nbsp;</a></span>rsv08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3535d272e87c3bc26b95ae811a6ec234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3535d272e87c3bc26b95ae811a6ec234">&#9670;&nbsp;</a></span>rsv09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv09</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac27de2e2f10b52eb620f0fcb153e1960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27de2e2f10b52eb620f0fcb153e1960">&#9670;&nbsp;</a></span>rsv10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7021d9d841f8fb483c26e90b1ecbe94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7021d9d841f8fb483c26e90b1ecbe94b">&#9670;&nbsp;</a></span>rsv11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ef3aa80fece780303dbed3eb058a5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef3aa80fece780303dbed3eb058a5a1">&#9670;&nbsp;</a></span>rsv12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e7610195327d66aab156f0964cbe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e7610195327d66aab156f0964cbe66">&#9670;&nbsp;</a></span>rsv13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17331d4209f513ef8431d4be0dccc338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17331d4209f513ef8431d4be0dccc338">&#9670;&nbsp;</a></span>rsv14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b4ccf19d2157b3044927a29fe922a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4ccf19d2157b3044927a29fe922a52">&#9670;&nbsp;</a></span>rsv15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::rsv15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1e7ae3c5d800395d4eada1f8a09b875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e7ae3c5d800395d4eada1f8a09b875">&#9670;&nbsp;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> typedef_RCC_t::SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="STM32F401RE_8h_source.html">STM32F401RE.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
