Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 20:51:02 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file div_control_sets_placed.rpt
| Design       : div
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             942 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |            5 |
| Yes          | No                    | No                     |             638 |           87 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------+------------------+------------------+----------------+
| Clock Signal |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-------------------+------------------+------------------+----------------+
|  ap_clk      |                   | ap_rst           |                5 |             46 |
|  ap_clk      | neg_mul_reg_1200  |                  |               17 |            126 |
|  ap_clk      | ap_CS_fsm_state22 |                  |               19 |            126 |
|  ap_clk      | neg_ti_reg_1300   |                  |               16 |            128 |
|  ap_clk      | ap_CS_fsm_state19 |                  |               35 |            258 |
|  ap_clk      |                   |                  |              157 |           1368 |
+--------------+-------------------+------------------+------------------+----------------+


