Index,KernelName,gpu-id,grd,wgr,lds,scr,arch_vgpr,accum_vgpr,sgpr,wave_size,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_BUSY_CU_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,SQC_TC_DATA_WRITE_REQ,GRBM_COUNT,GRBM_GUI_ACTIVE,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TD_TCP_STALL_CYCLES_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TA_TA_BUSY_sum,TA_BUFFER_WAVEFRONTS_sum,TD_TD_BUSY_sum,TD_TC_STALL_sum,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TCC_CYCLE_sum,TCC_BUSY_sum,TCC_PROBE_sum,TCC_PROBE_ALL_sum,wave_size_1,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,SQC_ICACHE_MISSES_DUPLICATE,GRBM_SPI_BUSY,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TD_SPI_STALL_sum,TD_LOAD_WAVEFRONT_sum,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TCC_NC_REQ_sum,TCC_UC_REQ_sum,TCC_CC_REQ_sum,TCC_RW_REQ_sum,wave_size_2,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,SQC_DCACHE_REQ_READ_1,TCP_VOLATILE_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCC_HIT_sum,TCC_MISS_sum,wave_size_3,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,SQ_INSTS_VMEM,SQ_INSTS_SALU,SQ_INSTS_VSKIPPED,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TCC_READ_sum,TCC_WRITE_sum,TCC_ATOMIC_sum,TCC_WRITEBACK_sum,wave_size_4,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,SQ_INSTS_VALU_MUL_F32,TCP_UTCL1_TRANSLATION_MISS_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TCC_EA_WRREQ_sum,TCC_EA_WRREQ_64B_sum,TCC_EA_WR_UNCACHED_32B_sum,TCC_EA_WRREQ_STALL_sum,wave_size_5,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,SQ_INSTS_VALU_INT64,TCP_TCP_LATENCY_sum,TCP_TCC_READ_REQ_LATENCY_sum,TCP_TCC_WRITE_REQ_LATENCY_sum,TCP_TCC_READ_REQ_sum,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TCC_EA_WRREQ_IO_CREDIT_STALL_sum,TCC_EA_WRREQ_GMI_CREDIT_STALL_sum,TCC_EA_WRREQ_DRAM_CREDIT_STALL_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,wave_size_6,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,SQ_WAIT_ANY,TCP_TCC_WRITE_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TA_FLAT_WAVEFRONTS_sum,TA_FLAT_READ_WAVEFRONTS_sum,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TCC_EA_ATOMIC_sum,TCC_EA_RDREQ_sum,TCC_EA_RDREQ_32B_sum,TCC_EA_RD_UNCACHED_32B_sum,wave_size_7,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_UC_READ_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TA_FLAT_ATOMIC_WAVEFRONTS_sum,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TCC_EA_RDREQ_IO_CREDIT_STALL_sum,TCC_EA_RDREQ_GMI_CREDIT_STALL_sum,TCC_EA_RDREQ_DRAM_CREDIT_STALL_sum,TCC_TAG_STALL_sum,wave_size_8,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_CC_ATOMIC_REQ_sum,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_NORMAL_WRITEBACK_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,TCC_NORMAL_EVICT_sum,TCC_ALL_TC_OP_INV_EVICT_sum,wave_size_9,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_PENDING_STALL_CYCLES_sum,TCC_EA_RDREQ_DRAM_sum,TCC_EA_WRREQ_DRAM_sum,TCC_EA_RDREQ_LEVEL_sum,TCC_EA_WRREQ_LEVEL_sum,wave_size_10,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,TCC_EA_ATOMIC_LEVEL_sum,wave_size_11,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,SQ_INSTS_FLAT_LDS_ONLY,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,TCC_ATOMIC[0],TCC_CYCLE[0],TCC_EA_ATOMIC[0],TCC_EA_ATOMIC_LEVEL[0],TCC_ATOMIC[1],TCC_CYCLE[1],TCC_EA_ATOMIC[1],TCC_EA_ATOMIC_LEVEL[1],TCC_ATOMIC[2],TCC_CYCLE[2],TCC_EA_ATOMIC[2],TCC_EA_ATOMIC_LEVEL[2],TCC_ATOMIC[3],TCC_CYCLE[3],TCC_EA_ATOMIC[3],TCC_EA_ATOMIC_LEVEL[3],TCC_ATOMIC[4],TCC_CYCLE[4],TCC_EA_ATOMIC[4],TCC_EA_ATOMIC_LEVEL[4],TCC_ATOMIC[5],TCC_CYCLE[5],TCC_EA_ATOMIC[5],TCC_EA_ATOMIC_LEVEL[5],TCC_ATOMIC[6],TCC_CYCLE[6],TCC_EA_ATOMIC[6],TCC_EA_ATOMIC_LEVEL[6],TCC_ATOMIC[7],TCC_CYCLE[7],TCC_EA_ATOMIC[7],TCC_EA_ATOMIC_LEVEL[7],TCC_ATOMIC[8],TCC_CYCLE[8],TCC_EA_ATOMIC[8],TCC_EA_ATOMIC_LEVEL[8],TCC_ATOMIC[9],TCC_CYCLE[9],TCC_EA_ATOMIC[9],TCC_EA_ATOMIC_LEVEL[9],TCC_ATOMIC[10],TCC_CYCLE[10],TCC_EA_ATOMIC[10],TCC_EA_ATOMIC_LEVEL[10],TCC_ATOMIC[11],TCC_CYCLE[11],TCC_EA_ATOMIC[11],TCC_EA_ATOMIC_LEVEL[11],TCC_ATOMIC[12],TCC_CYCLE[12],TCC_EA_ATOMIC[12],TCC_EA_ATOMIC_LEVEL[12],TCC_ATOMIC[13],TCC_CYCLE[13],TCC_EA_ATOMIC[13],TCC_EA_ATOMIC_LEVEL[13],TCC_ATOMIC[14],TCC_CYCLE[14],TCC_EA_ATOMIC[14],TCC_EA_ATOMIC_LEVEL[14],TCC_ATOMIC[15],TCC_CYCLE[15],TCC_EA_ATOMIC[15],TCC_EA_ATOMIC_LEVEL[15],TCC_ATOMIC[16],TCC_CYCLE[16],TCC_EA_ATOMIC[16],TCC_EA_ATOMIC_LEVEL[16],TCC_ATOMIC[17],TCC_CYCLE[17],TCC_EA_ATOMIC[17],TCC_EA_ATOMIC_LEVEL[17],TCC_ATOMIC[18],TCC_CYCLE[18],TCC_EA_ATOMIC[18],TCC_EA_ATOMIC_LEVEL[18],TCC_ATOMIC[19],TCC_CYCLE[19],TCC_EA_ATOMIC[19],TCC_EA_ATOMIC_LEVEL[19],TCC_ATOMIC[20],TCC_CYCLE[20],TCC_EA_ATOMIC[20],TCC_EA_ATOMIC_LEVEL[20],TCC_ATOMIC[21],TCC_CYCLE[21],TCC_EA_ATOMIC[21],TCC_EA_ATOMIC_LEVEL[21],TCC_ATOMIC[22],TCC_CYCLE[22],TCC_EA_ATOMIC[22],TCC_EA_ATOMIC_LEVEL[22],TCC_ATOMIC[23],TCC_CYCLE[23],TCC_EA_ATOMIC[23],TCC_EA_ATOMIC_LEVEL[23],TCC_ATOMIC[24],TCC_CYCLE[24],TCC_EA_ATOMIC[24],TCC_EA_ATOMIC_LEVEL[24],TCC_ATOMIC[25],TCC_CYCLE[25],TCC_EA_ATOMIC[25],TCC_EA_ATOMIC_LEVEL[25],TCC_ATOMIC[26],TCC_CYCLE[26],TCC_EA_ATOMIC[26],TCC_EA_ATOMIC_LEVEL[26],TCC_ATOMIC[27],TCC_CYCLE[27],TCC_EA_ATOMIC[27],TCC_EA_ATOMIC_LEVEL[27],TCC_ATOMIC[28],TCC_CYCLE[28],TCC_EA_ATOMIC[28],TCC_EA_ATOMIC_LEVEL[28],TCC_ATOMIC[29],TCC_CYCLE[29],TCC_EA_ATOMIC[29],TCC_EA_ATOMIC_LEVEL[29],TCC_ATOMIC[30],TCC_CYCLE[30],TCC_EA_ATOMIC[30],TCC_EA_ATOMIC_LEVEL[30],TCC_ATOMIC[31],TCC_CYCLE[31],TCC_EA_ATOMIC[31],TCC_EA_ATOMIC_LEVEL[31],wave_size_12,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,TCC_EA_RDREQ[0],TCC_EA_RDREQ_32B[0],TCC_EA_RDREQ_DRAM_CREDIT_STALL[0],TCC_EA_RDREQ_GMI_CREDIT_STALL[0],TCC_EA_RDREQ[1],TCC_EA_RDREQ_32B[1],TCC_EA_RDREQ_DRAM_CREDIT_STALL[1],TCC_EA_RDREQ_GMI_CREDIT_STALL[1],TCC_EA_RDREQ[2],TCC_EA_RDREQ_32B[2],TCC_EA_RDREQ_DRAM_CREDIT_STALL[2],TCC_EA_RDREQ_GMI_CREDIT_STALL[2],TCC_EA_RDREQ[3],TCC_EA_RDREQ_32B[3],TCC_EA_RDREQ_DRAM_CREDIT_STALL[3],TCC_EA_RDREQ_GMI_CREDIT_STALL[3],TCC_EA_RDREQ[4],TCC_EA_RDREQ_32B[4],TCC_EA_RDREQ_DRAM_CREDIT_STALL[4],TCC_EA_RDREQ_GMI_CREDIT_STALL[4],TCC_EA_RDREQ[5],TCC_EA_RDREQ_32B[5],TCC_EA_RDREQ_DRAM_CREDIT_STALL[5],TCC_EA_RDREQ_GMI_CREDIT_STALL[5],TCC_EA_RDREQ[6],TCC_EA_RDREQ_32B[6],TCC_EA_RDREQ_DRAM_CREDIT_STALL[6],TCC_EA_RDREQ_GMI_CREDIT_STALL[6],TCC_EA_RDREQ[7],TCC_EA_RDREQ_32B[7],TCC_EA_RDREQ_DRAM_CREDIT_STALL[7],TCC_EA_RDREQ_GMI_CREDIT_STALL[7],TCC_EA_RDREQ[8],TCC_EA_RDREQ_32B[8],TCC_EA_RDREQ_DRAM_CREDIT_STALL[8],TCC_EA_RDREQ_GMI_CREDIT_STALL[8],TCC_EA_RDREQ[9],TCC_EA_RDREQ_32B[9],TCC_EA_RDREQ_DRAM_CREDIT_STALL[9],TCC_EA_RDREQ_GMI_CREDIT_STALL[9],TCC_EA_RDREQ[10],TCC_EA_RDREQ_32B[10],TCC_EA_RDREQ_DRAM_CREDIT_STALL[10],TCC_EA_RDREQ_GMI_CREDIT_STALL[10],TCC_EA_RDREQ[11],TCC_EA_RDREQ_32B[11],TCC_EA_RDREQ_DRAM_CREDIT_STALL[11],TCC_EA_RDREQ_GMI_CREDIT_STALL[11],TCC_EA_RDREQ[12],TCC_EA_RDREQ_32B[12],TCC_EA_RDREQ_DRAM_CREDIT_STALL[12],TCC_EA_RDREQ_GMI_CREDIT_STALL[12],TCC_EA_RDREQ[13],TCC_EA_RDREQ_32B[13],TCC_EA_RDREQ_DRAM_CREDIT_STALL[13],TCC_EA_RDREQ_GMI_CREDIT_STALL[13],TCC_EA_RDREQ[14],TCC_EA_RDREQ_32B[14],TCC_EA_RDREQ_DRAM_CREDIT_STALL[14],TCC_EA_RDREQ_GMI_CREDIT_STALL[14],TCC_EA_RDREQ[15],TCC_EA_RDREQ_32B[15],TCC_EA_RDREQ_DRAM_CREDIT_STALL[15],TCC_EA_RDREQ_GMI_CREDIT_STALL[15],TCC_EA_RDREQ[16],TCC_EA_RDREQ_32B[16],TCC_EA_RDREQ_DRAM_CREDIT_STALL[16],TCC_EA_RDREQ_GMI_CREDIT_STALL[16],TCC_EA_RDREQ[17],TCC_EA_RDREQ_32B[17],TCC_EA_RDREQ_DRAM_CREDIT_STALL[17],TCC_EA_RDREQ_GMI_CREDIT_STALL[17],TCC_EA_RDREQ[18],TCC_EA_RDREQ_32B[18],TCC_EA_RDREQ_DRAM_CREDIT_STALL[18],TCC_EA_RDREQ_GMI_CREDIT_STALL[18],TCC_EA_RDREQ[19],TCC_EA_RDREQ_32B[19],TCC_EA_RDREQ_DRAM_CREDIT_STALL[19],TCC_EA_RDREQ_GMI_CREDIT_STALL[19],TCC_EA_RDREQ[20],TCC_EA_RDREQ_32B[20],TCC_EA_RDREQ_DRAM_CREDIT_STALL[20],TCC_EA_RDREQ_GMI_CREDIT_STALL[20],TCC_EA_RDREQ[21],TCC_EA_RDREQ_32B[21],TCC_EA_RDREQ_DRAM_CREDIT_STALL[21],TCC_EA_RDREQ_GMI_CREDIT_STALL[21],TCC_EA_RDREQ[22],TCC_EA_RDREQ_32B[22],TCC_EA_RDREQ_DRAM_CREDIT_STALL[22],TCC_EA_RDREQ_GMI_CREDIT_STALL[22],TCC_EA_RDREQ[23],TCC_EA_RDREQ_32B[23],TCC_EA_RDREQ_DRAM_CREDIT_STALL[23],TCC_EA_RDREQ_GMI_CREDIT_STALL[23],TCC_EA_RDREQ[24],TCC_EA_RDREQ_32B[24],TCC_EA_RDREQ_DRAM_CREDIT_STALL[24],TCC_EA_RDREQ_GMI_CREDIT_STALL[24],TCC_EA_RDREQ[25],TCC_EA_RDREQ_32B[25],TCC_EA_RDREQ_DRAM_CREDIT_STALL[25],TCC_EA_RDREQ_GMI_CREDIT_STALL[25],TCC_EA_RDREQ[26],TCC_EA_RDREQ_32B[26],TCC_EA_RDREQ_DRAM_CREDIT_STALL[26],TCC_EA_RDREQ_GMI_CREDIT_STALL[26],TCC_EA_RDREQ[27],TCC_EA_RDREQ_32B[27],TCC_EA_RDREQ_DRAM_CREDIT_STALL[27],TCC_EA_RDREQ_GMI_CREDIT_STALL[27],TCC_EA_RDREQ[28],TCC_EA_RDREQ_32B[28],TCC_EA_RDREQ_DRAM_CREDIT_STALL[28],TCC_EA_RDREQ_GMI_CREDIT_STALL[28],TCC_EA_RDREQ[29],TCC_EA_RDREQ_32B[29],TCC_EA_RDREQ_DRAM_CREDIT_STALL[29],TCC_EA_RDREQ_GMI_CREDIT_STALL[29],TCC_EA_RDREQ[30],TCC_EA_RDREQ_32B[30],TCC_EA_RDREQ_DRAM_CREDIT_STALL[30],TCC_EA_RDREQ_GMI_CREDIT_STALL[30],TCC_EA_RDREQ[31],TCC_EA_RDREQ_32B[31],TCC_EA_RDREQ_DRAM_CREDIT_STALL[31],TCC_EA_RDREQ_GMI_CREDIT_STALL[31],wave_size_13,TCC_EA_RDREQ_IO_CREDIT_STALL[0],TCC_EA_RDREQ_LEVEL[0],TCC_EA_WRREQ[0],TCC_EA_WRREQ_64B[0],TCC_EA_RDREQ_IO_CREDIT_STALL[1],TCC_EA_RDREQ_LEVEL[1],TCC_EA_WRREQ[1],TCC_EA_WRREQ_64B[1],TCC_EA_RDREQ_IO_CREDIT_STALL[2],TCC_EA_RDREQ_LEVEL[2],TCC_EA_WRREQ[2],TCC_EA_WRREQ_64B[2],TCC_EA_RDREQ_IO_CREDIT_STALL[3],TCC_EA_RDREQ_LEVEL[3],TCC_EA_WRREQ[3],TCC_EA_WRREQ_64B[3],TCC_EA_RDREQ_IO_CREDIT_STALL[4],TCC_EA_RDREQ_LEVEL[4],TCC_EA_WRREQ[4],TCC_EA_WRREQ_64B[4],TCC_EA_RDREQ_IO_CREDIT_STALL[5],TCC_EA_RDREQ_LEVEL[5],TCC_EA_WRREQ[5],TCC_EA_WRREQ_64B[5],TCC_EA_RDREQ_IO_CREDIT_STALL[6],TCC_EA_RDREQ_LEVEL[6],TCC_EA_WRREQ[6],TCC_EA_WRREQ_64B[6],TCC_EA_RDREQ_IO_CREDIT_STALL[7],TCC_EA_RDREQ_LEVEL[7],TCC_EA_WRREQ[7],TCC_EA_WRREQ_64B[7],TCC_EA_RDREQ_IO_CREDIT_STALL[8],TCC_EA_RDREQ_LEVEL[8],TCC_EA_WRREQ[8],TCC_EA_WRREQ_64B[8],TCC_EA_RDREQ_IO_CREDIT_STALL[9],TCC_EA_RDREQ_LEVEL[9],TCC_EA_WRREQ[9],TCC_EA_WRREQ_64B[9],TCC_EA_RDREQ_IO_CREDIT_STALL[10],TCC_EA_RDREQ_LEVEL[10],TCC_EA_WRREQ[10],TCC_EA_WRREQ_64B[10],TCC_EA_RDREQ_IO_CREDIT_STALL[11],TCC_EA_RDREQ_LEVEL[11],TCC_EA_WRREQ[11],TCC_EA_WRREQ_64B[11],TCC_EA_RDREQ_IO_CREDIT_STALL[12],TCC_EA_RDREQ_LEVEL[12],TCC_EA_WRREQ[12],TCC_EA_WRREQ_64B[12],TCC_EA_RDREQ_IO_CREDIT_STALL[13],TCC_EA_RDREQ_LEVEL[13],TCC_EA_WRREQ[13],TCC_EA_WRREQ_64B[13],TCC_EA_RDREQ_IO_CREDIT_STALL[14],TCC_EA_RDREQ_LEVEL[14],TCC_EA_WRREQ[14],TCC_EA_WRREQ_64B[14],TCC_EA_RDREQ_IO_CREDIT_STALL[15],TCC_EA_RDREQ_LEVEL[15],TCC_EA_WRREQ[15],TCC_EA_WRREQ_64B[15],TCC_EA_RDREQ_IO_CREDIT_STALL[16],TCC_EA_RDREQ_LEVEL[16],TCC_EA_WRREQ[16],TCC_EA_WRREQ_64B[16],TCC_EA_RDREQ_IO_CREDIT_STALL[17],TCC_EA_RDREQ_LEVEL[17],TCC_EA_WRREQ[17],TCC_EA_WRREQ_64B[17],TCC_EA_RDREQ_IO_CREDIT_STALL[18],TCC_EA_RDREQ_LEVEL[18],TCC_EA_WRREQ[18],TCC_EA_WRREQ_64B[18],TCC_EA_RDREQ_IO_CREDIT_STALL[19],TCC_EA_RDREQ_LEVEL[19],TCC_EA_WRREQ[19],TCC_EA_WRREQ_64B[19],TCC_EA_RDREQ_IO_CREDIT_STALL[20],TCC_EA_RDREQ_LEVEL[20],TCC_EA_WRREQ[20],TCC_EA_WRREQ_64B[20],TCC_EA_RDREQ_IO_CREDIT_STALL[21],TCC_EA_RDREQ_LEVEL[21],TCC_EA_WRREQ[21],TCC_EA_WRREQ_64B[21],TCC_EA_RDREQ_IO_CREDIT_STALL[22],TCC_EA_RDREQ_LEVEL[22],TCC_EA_WRREQ[22],TCC_EA_WRREQ_64B[22],TCC_EA_RDREQ_IO_CREDIT_STALL[23],TCC_EA_RDREQ_LEVEL[23],TCC_EA_WRREQ[23],TCC_EA_WRREQ_64B[23],TCC_EA_RDREQ_IO_CREDIT_STALL[24],TCC_EA_RDREQ_LEVEL[24],TCC_EA_WRREQ[24],TCC_EA_WRREQ_64B[24],TCC_EA_RDREQ_IO_CREDIT_STALL[25],TCC_EA_RDREQ_LEVEL[25],TCC_EA_WRREQ[25],TCC_EA_WRREQ_64B[25],TCC_EA_RDREQ_IO_CREDIT_STALL[26],TCC_EA_RDREQ_LEVEL[26],TCC_EA_WRREQ[26],TCC_EA_WRREQ_64B[26],TCC_EA_RDREQ_IO_CREDIT_STALL[27],TCC_EA_RDREQ_LEVEL[27],TCC_EA_WRREQ[27],TCC_EA_WRREQ_64B[27],TCC_EA_RDREQ_IO_CREDIT_STALL[28],TCC_EA_RDREQ_LEVEL[28],TCC_EA_WRREQ[28],TCC_EA_WRREQ_64B[28],TCC_EA_RDREQ_IO_CREDIT_STALL[29],TCC_EA_RDREQ_LEVEL[29],TCC_EA_WRREQ[29],TCC_EA_WRREQ_64B[29],TCC_EA_RDREQ_IO_CREDIT_STALL[30],TCC_EA_RDREQ_LEVEL[30],TCC_EA_WRREQ[30],TCC_EA_WRREQ_64B[30],TCC_EA_RDREQ_IO_CREDIT_STALL[31],TCC_EA_RDREQ_LEVEL[31],TCC_EA_WRREQ[31],TCC_EA_WRREQ_64B[31],wave_size_14,TCC_EA_WRREQ_DRAM_CREDIT_STALL[0],TCC_EA_WRREQ_GMI_CREDIT_STALL[0],TCC_EA_WRREQ_IO_CREDIT_STALL[0],TCC_EA_WRREQ_LEVEL[0],TCC_EA_WRREQ_DRAM_CREDIT_STALL[1],TCC_EA_WRREQ_GMI_CREDIT_STALL[1],TCC_EA_WRREQ_IO_CREDIT_STALL[1],TCC_EA_WRREQ_LEVEL[1],TCC_EA_WRREQ_DRAM_CREDIT_STALL[2],TCC_EA_WRREQ_GMI_CREDIT_STALL[2],TCC_EA_WRREQ_IO_CREDIT_STALL[2],TCC_EA_WRREQ_LEVEL[2],TCC_EA_WRREQ_DRAM_CREDIT_STALL[3],TCC_EA_WRREQ_GMI_CREDIT_STALL[3],TCC_EA_WRREQ_IO_CREDIT_STALL[3],TCC_EA_WRREQ_LEVEL[3],TCC_EA_WRREQ_DRAM_CREDIT_STALL[4],TCC_EA_WRREQ_GMI_CREDIT_STALL[4],TCC_EA_WRREQ_IO_CREDIT_STALL[4],TCC_EA_WRREQ_LEVEL[4],TCC_EA_WRREQ_DRAM_CREDIT_STALL[5],TCC_EA_WRREQ_GMI_CREDIT_STALL[5],TCC_EA_WRREQ_IO_CREDIT_STALL[5],TCC_EA_WRREQ_LEVEL[5],TCC_EA_WRREQ_DRAM_CREDIT_STALL[6],TCC_EA_WRREQ_GMI_CREDIT_STALL[6],TCC_EA_WRREQ_IO_CREDIT_STALL[6],TCC_EA_WRREQ_LEVEL[6],TCC_EA_WRREQ_DRAM_CREDIT_STALL[7],TCC_EA_WRREQ_GMI_CREDIT_STALL[7],TCC_EA_WRREQ_IO_CREDIT_STALL[7],TCC_EA_WRREQ_LEVEL[7],TCC_EA_WRREQ_DRAM_CREDIT_STALL[8],TCC_EA_WRREQ_GMI_CREDIT_STALL[8],TCC_EA_WRREQ_IO_CREDIT_STALL[8],TCC_EA_WRREQ_LEVEL[8],TCC_EA_WRREQ_DRAM_CREDIT_STALL[9],TCC_EA_WRREQ_GMI_CREDIT_STALL[9],TCC_EA_WRREQ_IO_CREDIT_STALL[9],TCC_EA_WRREQ_LEVEL[9],TCC_EA_WRREQ_DRAM_CREDIT_STALL[10],TCC_EA_WRREQ_GMI_CREDIT_STALL[10],TCC_EA_WRREQ_IO_CREDIT_STALL[10],TCC_EA_WRREQ_LEVEL[10],TCC_EA_WRREQ_DRAM_CREDIT_STALL[11],TCC_EA_WRREQ_GMI_CREDIT_STALL[11],TCC_EA_WRREQ_IO_CREDIT_STALL[11],TCC_EA_WRREQ_LEVEL[11],TCC_EA_WRREQ_DRAM_CREDIT_STALL[12],TCC_EA_WRREQ_GMI_CREDIT_STALL[12],TCC_EA_WRREQ_IO_CREDIT_STALL[12],TCC_EA_WRREQ_LEVEL[12],TCC_EA_WRREQ_DRAM_CREDIT_STALL[13],TCC_EA_WRREQ_GMI_CREDIT_STALL[13],TCC_EA_WRREQ_IO_CREDIT_STALL[13],TCC_EA_WRREQ_LEVEL[13],TCC_EA_WRREQ_DRAM_CREDIT_STALL[14],TCC_EA_WRREQ_GMI_CREDIT_STALL[14],TCC_EA_WRREQ_IO_CREDIT_STALL[14],TCC_EA_WRREQ_LEVEL[14],TCC_EA_WRREQ_DRAM_CREDIT_STALL[15],TCC_EA_WRREQ_GMI_CREDIT_STALL[15],TCC_EA_WRREQ_IO_CREDIT_STALL[15],TCC_EA_WRREQ_LEVEL[15],TCC_EA_WRREQ_DRAM_CREDIT_STALL[16],TCC_EA_WRREQ_GMI_CREDIT_STALL[16],TCC_EA_WRREQ_IO_CREDIT_STALL[16],TCC_EA_WRREQ_LEVEL[16],TCC_EA_WRREQ_DRAM_CREDIT_STALL[17],TCC_EA_WRREQ_GMI_CREDIT_STALL[17],TCC_EA_WRREQ_IO_CREDIT_STALL[17],TCC_EA_WRREQ_LEVEL[17],TCC_EA_WRREQ_DRAM_CREDIT_STALL[18],TCC_EA_WRREQ_GMI_CREDIT_STALL[18],TCC_EA_WRREQ_IO_CREDIT_STALL[18],TCC_EA_WRREQ_LEVEL[18],TCC_EA_WRREQ_DRAM_CREDIT_STALL[19],TCC_EA_WRREQ_GMI_CREDIT_STALL[19],TCC_EA_WRREQ_IO_CREDIT_STALL[19],TCC_EA_WRREQ_LEVEL[19],TCC_EA_WRREQ_DRAM_CREDIT_STALL[20],TCC_EA_WRREQ_GMI_CREDIT_STALL[20],TCC_EA_WRREQ_IO_CREDIT_STALL[20],TCC_EA_WRREQ_LEVEL[20],TCC_EA_WRREQ_DRAM_CREDIT_STALL[21],TCC_EA_WRREQ_GMI_CREDIT_STALL[21],TCC_EA_WRREQ_IO_CREDIT_STALL[21],TCC_EA_WRREQ_LEVEL[21],TCC_EA_WRREQ_DRAM_CREDIT_STALL[22],TCC_EA_WRREQ_GMI_CREDIT_STALL[22],TCC_EA_WRREQ_IO_CREDIT_STALL[22],TCC_EA_WRREQ_LEVEL[22],TCC_EA_WRREQ_DRAM_CREDIT_STALL[23],TCC_EA_WRREQ_GMI_CREDIT_STALL[23],TCC_EA_WRREQ_IO_CREDIT_STALL[23],TCC_EA_WRREQ_LEVEL[23],TCC_EA_WRREQ_DRAM_CREDIT_STALL[24],TCC_EA_WRREQ_GMI_CREDIT_STALL[24],TCC_EA_WRREQ_IO_CREDIT_STALL[24],TCC_EA_WRREQ_LEVEL[24],TCC_EA_WRREQ_DRAM_CREDIT_STALL[25],TCC_EA_WRREQ_GMI_CREDIT_STALL[25],TCC_EA_WRREQ_IO_CREDIT_STALL[25],TCC_EA_WRREQ_LEVEL[25],TCC_EA_WRREQ_DRAM_CREDIT_STALL[26],TCC_EA_WRREQ_GMI_CREDIT_STALL[26],TCC_EA_WRREQ_IO_CREDIT_STALL[26],TCC_EA_WRREQ_LEVEL[26],TCC_EA_WRREQ_DRAM_CREDIT_STALL[27],TCC_EA_WRREQ_GMI_CREDIT_STALL[27],TCC_EA_WRREQ_IO_CREDIT_STALL[27],TCC_EA_WRREQ_LEVEL[27],TCC_EA_WRREQ_DRAM_CREDIT_STALL[28],TCC_EA_WRREQ_GMI_CREDIT_STALL[28],TCC_EA_WRREQ_IO_CREDIT_STALL[28],TCC_EA_WRREQ_LEVEL[28],TCC_EA_WRREQ_DRAM_CREDIT_STALL[29],TCC_EA_WRREQ_GMI_CREDIT_STALL[29],TCC_EA_WRREQ_IO_CREDIT_STALL[29],TCC_EA_WRREQ_LEVEL[29],TCC_EA_WRREQ_DRAM_CREDIT_STALL[30],TCC_EA_WRREQ_GMI_CREDIT_STALL[30],TCC_EA_WRREQ_IO_CREDIT_STALL[30],TCC_EA_WRREQ_LEVEL[30],TCC_EA_WRREQ_DRAM_CREDIT_STALL[31],TCC_EA_WRREQ_GMI_CREDIT_STALL[31],TCC_EA_WRREQ_IO_CREDIT_STALL[31],TCC_EA_WRREQ_LEVEL[31],wave_size_15,TCC_HIT[0],TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_HIT[1],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_HIT[2],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_HIT[3],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_HIT[4],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_HIT[5],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_HIT[6],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_HIT[7],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_HIT[8],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_HIT[9],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_HIT[10],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_HIT[11],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_HIT[12],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_HIT[13],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_HIT[14],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_HIT[15],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_HIT[16],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_HIT[17],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_HIT[18],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_HIT[19],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_HIT[20],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_HIT[21],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_HIT[22],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_HIT[23],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_HIT[24],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_HIT[25],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_HIT[26],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_HIT[27],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_HIT[28],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_HIT[29],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_HIT[30],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_HIT[31],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],wave_size_16,TCC_RW_REQ[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_RW_REQ[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_RW_REQ[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_RW_REQ[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_RW_REQ[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_RW_REQ[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_RW_REQ[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_RW_REQ[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_RW_REQ[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_RW_REQ[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_RW_REQ[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_RW_REQ[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_RW_REQ[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_RW_REQ[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_RW_REQ[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_RW_REQ[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_RW_REQ[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_RW_REQ[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_RW_REQ[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_RW_REQ[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_RW_REQ[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_RW_REQ[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_RW_REQ[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_RW_REQ[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_RW_REQ[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_RW_REQ[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_RW_REQ[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_RW_REQ[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_RW_REQ[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_RW_REQ[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_RW_REQ[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_RW_REQ[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],BeginNs,EndNs
0,"copy_kernel(float const*, float*, int) ",2,1000448,1024,0,0,16,0,32,64,201520,124982,1505502,15632,9583765,448,56,0,25189,25189,1902350.0,1140869.0,738.0,42684.0,501239.0,0.0,1124641.0,1030365.0,199809,133104,25189,0,25189,0,806048.0,367685.0,0.0,0.0,64,0,0,504,0,187521,179234,112,8175,17857,0.0,0.0,0.0,31250.0,0.0,0.0,250.0,31250.0,977,15632,302,26379,2081,0,56.0,10.0,0.0,96594.0,64,142756,0,0,62514,60778,56,1680,46889,500000.0,500000.0,250000.0,250000.0,0.0,0.0,0.0,15625.0,12238,16982,6094,1206,0,23201,96381.0,0.0,33869.0,62512.0,64,0,15625,31250,15625,15625,31250,281285,0,0.0,0.0,0.0,125000.0,0.0,0.0,31250.0,10946,0,1621,23489,0,33955.0,62500.0,0.0,13516.0,64,1140709,640639,0,0,0,0,0,15625,416.0,121072.0,0.0,125000.0,52333.0,31250.0,565267,0,0,9592,26886.0,26886.0,0.0,0.0,64,0,15625,0,0,0,0,453139,0,16546918.0,33272969.0,13815977.0,62500.0,0.0,56452.0,0,0,14508,0.0,0.0,0.0,0.0,64,62514,31250,0,0,0,62507,15632,6741443,62500.0,0.0,0.0,0.0,31250.0,15625.0,0,0,0.0,62517.0,0.0,16.0,64,1745741,1140702,0,0,687514,343799,0,78139,0.0,0.0,0.0,0.0,15625.0,0.0,0,31264,0.0,0.0,0.0,27217.0,64,31250,15625,15625,62514,281285,44000896,187521,0,0.0,0.0,0.0,0.0,15632,0,13515.0,0.0,4967.0,0.0,64,0,0,15632,0,0,0,0,1000448,62500.0,62500.0,0.0,984642.0,62514.0,26888.0,11995500.0,7758114.0,64,0,0,0,0,0,125028,0,0,0.0,64,0,0,0,0,0,0,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,0,24496,0,0,64,0,0,0,1952,0,0,0,1953,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,0,0,1956,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1954,0,0,0,1952,0,0,0,1952,0,0,0,1953,0,0,0,1960,0,0,0,1956,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1954,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1957,0,0,0,1956,0,0,0,1957,0,0,0,1952,0,0,0,1956,0,0,0,1956,0,0,0,1952,0,0,0,1952,0,0,0,1952,0,0,0,1956,0,0,0,64,0,481923,804,804,0,364094,840,840,0,427947,828,828,0,397492,792,792,0,359255,836,836,0,432609,920,920,0,365352,860,860,0,426304,860,860,0,364142,856,856,0,348256,800,800,0,338748,836,836,0,399118,822,822,0,365112,788,788,0,402648,844,844,0,389841,924,924,0,384407,864,864,0,344652,840,840,0,382389,844,844,0,335164,796,796,0,381677,844,844,0,358690,836,836,0,423377,836,836,0,367464,872,872,0,411858,836,836,0,379776,836,836,0,352609,842,842,0,362199,832,832,0,391476,804,804,0,437709,844,844,0,434662,834,834,0,353836,836,836,0,401666,864,864,64,0,0,0,232401,0,0,0,225636,0,0,0,272195,0,0,0,243021,0,0,0,273629,0,0,0,250808,0,0,0,224252,0,0,0,267548,0,0,0,269346,0,0,0,266046,0,0,0,209741,0,0,0,285427,0,0,0,217484,0,0,0,228989,0,0,0,254876,0,0,0,324081,0,0,0,264044,0,0,0,264521,0,0,0,247316,0,0,0,243814,0,0,0,270600,0,0,0,233899,0,0,0,283588,0,0,0,261145,0,0,0,235851,0,0,0,264262,0,0,0,233062,0,0,0,282238,0,0,0,244966,0,0,0,287408,0,0,0,216149,0,0,0,290400,64,1028,1952,1028,2980,1061,1952,1061,3013,1036,1954,1034,2990,1060,1954,1058,3014,1034,1956,1038,2990,1038,1954,1040,2992,1033,1952,1033,2985,1052,1952,1052,3004,1032,1952,1032,2984,1143,1953,1144,3096,1082,1954,1080,3036,1104,1955,1103,3059,1068,1954,1066,3022,1042,1954,1044,2996,1046,1954,1048,3000,1036,1952,1036,2988,1041,1952,1041,2993,1054,1952,1054,3006,1151,1954,1153,3105,1053,1952,1053,3005,1041,1954,1039,2995,1042,1954,1040,2996,1044,1955,1047,2999,1050,1956,1054,3006,1044,1954,1046,2998,1032,1952,1032,2984,1055,1954,1057,3009,1257,1955,1260,3212,1068,1952,1068,3020,1048,1955,1047,3003,1038,1954,1036,2992,1044,1954,1046,2998,64,2985,0,1952,3003,0,1952,3016,0,1956,3009,0,1956,2994,0,1952,3007,0,1952,3000,0,1952,3034,0,1952,3014,0,1952,3087,0,1952,3001,0,1956,3013,0,1956,3007,0,1956,2994,0,1952,2993,0,1952,2982,0,1952,3025,0,1952,3035,0,1952,3097,0,1952,3003,0,1952,3003,0,1956,3022,0,1956,2992,0,1952,3000,0,1952,3007,0,1952,3009,0,1952,3017,0,1952,3204,0,1952,2999,0,1952,3002,0,1956,3025,0,1956,2991,0,1952,3330456983630256.5,3330456983644336.5
1,"copy_kernel_pipeline(float const*, float*, int) ",2,1000448,1024,0,0,12,4,32,64,208408,120075,1374455,15632,9002755,392,56,0,26050,26050,1837689.0,1125548.0,2573.0,26206.0,403853.0,0.0,1096944.0,988382.0,208400,129205,26050,0,26050,0,833600.0,398263.0,0.0,0.0,64,0,0,448,0,203153,192640,56,10457,16975,0.0,0.0,0.0,31250.0,0.0,0.0,210.0,31250.0,977,15632,302,25950,1941,0,56.0,0.0,0.0,94502.0,64,222611,0,0,78146,76410,56,1680,46889,500000.0,500000.0,250000.0,250000.0,0.0,0.0,0.0,15625.0,9588,18002,8692,550,0,24076,94505.0,0.0,67873.0,26632.0,64,31257,0,0,15625,15625,31250,421910,0,0.0,0.0,0.0,125000.0,0.0,0.0,31250.0,7712,0,819,25398,0,32178.0,62500.0,0.0,30197.0,64,1140730,453146,0,0,0,0,0,0,0.0,125000.0,0.0,125000.0,0.0,31250.0,411491,0,0,10539,60430.0,60430.0,0.0,0.0,64,0,0,0,0,0,0,281271,0,20388314.0,22248116.0,15590187.0,62500.0,0.0,35457.0,0,0,14216,0.0,0.0,0.0,0.0,64,78146,31250,0,0,0,78139,15632,6769727,62500.0,0.0,0.0,0.0,31250.0,15625.0,0,0,0.0,25994.0,0.0,0.0,64,1177779,1078223,0,0,453146,500056,0,93771,0.0,0.0,0.0,0.0,15625.0,0.0,0,31264,0.0,0.0,0.0,0.0,64,31250,15625,15625,78146,421910,29001344,203153,0,0.0,0.0,0.0,0.0,15632,0,30164.0,0.0,26245.0,0.0,64,0,0,15632,0,0,0,0,1000448,62500.0,62500.0,0.0,974725.0,26341.0,60626.0,13082946.0,15380931.0,64,0,0,0,0,0,156292,0,0,0.0,64,0,0,0,0,0,0,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,0,26594,0,0,64,0,0,0,824,0,0,0,676,0,0,0,810,0,0,0,648,0,0,0,764,0,0,0,834,0,0,0,884,0,0,0,828,0,0,0,822,0,0,0,840,0,0,0,691,0,0,0,820,0,0,0,650,0,0,0,770,0,0,0,824,0,0,0,900,0,0,0,840,0,0,0,818,0,0,0,816,0,0,0,700,0,0,0,736,0,0,0,620,0,0,0,800,0,0,0,956,0,0,0,950,0,0,0,860,0,0,0,848,0,0,0,816,0,0,0,711,0,0,0,746,0,0,0,612,0,0,0,798,0,0,0,64,0,454064,1932,1932,0,327513,1912,1912,0,389986,1928,1928,0,449925,1924,1924,0,339520,1936,1936,0,454407,1920,1920,0,442905,1908,1908,0,409772,1860,1860,0,386013,1864,1864,0,397256,1932,1932,0,312700,1920,1920,0,433768,1942,1942,0,316830,1944,1944,0,421694,1928,1928,0,439830,1908,1908,0,495830,1902,1902,0,381723,1872,1872,0,404464,1864,1864,0,585745,1894,1894,0,389432,1924,1924,0,343812,1884,1884,0,302491,1874,1874,0,357813,1876,1876,0,461054,1886,1886,0,455693,1882,1882,0,398005,1870,1870,0,458335,1876,1876,0,380522,1880,1880,0,383489,1916,1916,0,325333,1890,1890,0,295406,1876,1876,0,497519,1872,1872,64,0,0,0,557228,0,0,0,555398,0,0,0,490505,0,0,0,500910,0,0,0,502488,0,0,0,470618,0,0,0,481865,0,0,0,476967,0,0,0,452827,0,0,0,496518,0,0,0,410881,0,0,0,539706,0,0,0,368034,0,0,0,570585,0,0,0,505626,0,0,0,526350,0,0,0,454324,0,0,0,502281,0,0,0,469794,0,0,0,480812,0,0,0,449211,0,0,0,396584,0,0,0,443873,0,0,0,651356,0,0,0,516163,0,0,0,476330,0,0,0,463940,0,0,0,510360,0,0,0,493578,0,0,0,452429,0,0,0,342281,0,0,0,591723,64,2278,886,1212,3164,2196,744,988,2940,2198,801,1043,2999,2225,722,991,2947,2097,850,995,2947,2032,904,984,2936,1978,955,981,2933,2121,819,988,2940,2125,814,987,2939,2057,885,990,2942,2216,731,991,2947,2142,799,985,2941,2217,725,986,2942,2099,840,987,2939,2037,902,987,2939,1970,972,990,2942,2099,834,981,2933,2052,879,979,2931,2068,878,994,2946,2151,790,989,2941,2123,822,989,2945,2291,656,991,2947,2099,839,986,2938,1980,965,993,2945,1969,973,990,2942,2086,848,982,2934,2038,906,992,2944,2066,881,995,2947,2304,805,1157,3109,2111,825,980,2936,2285,658,987,2943,2110,832,990,2942,64,3157,0,1952,2935,0,1952,2946,0,1956,2937,0,1956,2943,0,1952,2939,0,1952,2944,0,1952,2944,0,1952,2936,0,1952,2941,0,1952,2935,0,1956,2945,0,1956,2941,0,1956,2942,0,1952,2943,0,1952,2937,0,1952,2948,0,1952,2938,0,1952,2938,0,1952,2934,0,1952,2938,0,1956,2939,0,1956,2944,0,1952,2938,0,1952,2948,0,1952,2947,0,1952,2941,0,1952,2945,0,1952,3106,0,1952,2946,0,1956,2947,0,1956,2938,0,1952,3330456983644336.5,3330456983652975.5
2,"copy_kernelf4(HIP_vector_type<float, 4u> const*, HIP_vector_type<float, 4u>*, int) ",2,250880,1024,0,0,12,4,32,64,179968,78970,813705,3920,5369349,224,56,0,22495,22495,1302431.0,496279.0,599.0,73403.0,380109.0,0.0,489726.0,419283.0,179960,87957,22495,0,22495,0,719840.0,215948.0,0.0,0.0,64,0,0,280,0,23481,18864,56,4561,13140,0.0,0.0,0.0,7814.0,0.0,0.0,21.0,7814.0,245,3920,302,23121,1907,0,56.0,6.0,0.0,94584.0,64,198055,0,0,15654,13918,56,1680,11747,500096.0,500096.0,250048.0,250048.0,0.0,0.0,0.0,3907.0,9844,4970,8759,1454,0,20569,94636.0,0.0,58995.0,35641.0,64,0,3907,0,3907,3907,7814,43042,0,0.0,0.0,0.0,125000.0,0.0,0.0,0.0,9296,0,1747,20645,0,32223.0,62500.0,0.0,6623.0,64,148622,58631,0,0,0,0,0,0,376.0,120895.0,0.0,125000.0,152704.0,7814.0,443577,0,0,12464,13466.0,13466.0,0.0,0.0,64,0,0,0,0,0,0,43003,0,6328532.0,16146159.0,22337399.0,62500.0,0.0,111732.0,0,0,6836,0.0,0.0,0.0,0.0,64,15654,7814,0,0,0,7827,3920,4101992,62500.0,0.0,0.0,0.0,7814.0,3907.0,0,0,0.0,8746.0,0.0,10.0,64,1004633,136888,0,0,58631,58696,0,11747,0.0,0.0,0.0,0.0,3907.0,0.0,0,7840,0.0,0.0,0.0,0.0,64,7814,3907,3907,15654,43042,3751760,23481,0,0.0,0.0,0.0,0.0,3920,0,6929.0,0.0,5993.0,0.0,64,0,0,3920,0,0,0,0,250880,62500.0,62500.0,0.0,345712.0,8342.0,14030.0,3353090.0,2264562.0,64,0,0,0,0,0,31308,0,0,0.0,64,0,0,0,0,0,0,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,0,22491,0,0,64,0,0,0,288,0,0,0,248,0,0,0,332,0,0,0,215,0,0,0,288,0,0,0,262,0,0,0,238,0,0,0,294,0,0,0,296,0,0,0,300,0,0,0,241,0,0,0,326,0,0,0,201,0,0,0,291,0,0,0,260,0,0,0,236,0,0,0,312,0,0,0,334,0,0,0,320,0,0,0,226,0,0,0,300,0,0,0,254,0,0,0,265,0,0,0,285,0,0,0,287,0,0,0,312,0,0,0,360,0,0,0,310,0,0,0,229,0,0,0,300,0,0,0,246,0,0,0,264,0,0,0,64,0,164815,480,480,0,69638,436,436,0,161591,426,426,0,78228,406,406,0,97638,490,490,0,220031,454,454,0,99548,456,456,0,124290,444,444,0,106549,442,442,0,255427,478,478,0,67971,442,442,0,110862,426,426,0,203232,406,406,0,98750,490,490,0,90967,456,456,0,101774,456,456,0,120052,454,454,0,104326,508,508,0,105585,422,422,0,123021,442,442,0,99551,462,462,0,116792,448,448,0,100414,504,504,0,117717,472,472,0,111079,474,474,0,108463,448,448,0,122690,508,508,0,110250,416,416,0,74600,440,440,0,97753,458,458,0,105057,442,442,0,117822,506,506,64,0,0,0,55292,0,0,0,58620,0,0,0,57694,0,0,0,49502,0,0,0,71479,0,0,0,66077,0,0,0,54503,0,0,0,71008,0,0,0,78937,0,0,0,62330,0,0,0,58373,0,0,0,79488,0,0,0,45780,0,0,0,68308,0,0,0,62221,0,0,0,71602,0,0,0,58464,0,0,0,75954,0,0,0,43783,0,0,0,63403,0,0,0,65064,0,0,0,54906,0,0,0,60391,0,0,0,81297,0,0,0,74008,0,0,0,70524,0,0,0,68016,0,0,0,51923,0,0,0,79625,0,0,0,62106,0,0,0,51709,0,0,0,68674,64,1838,1108,994,2946,1857,1087,992,2944,1810,1151,1005,2961,1883,1076,1003,2959,1831,1117,996,2948,1850,1105,1003,2955,1859,1090,997,2949,1843,1116,1007,2959,1845,1116,1009,2961,1838,1112,998,2950,1861,1088,993,2949,1809,1147,1000,2956,1884,1075,1003,2959,1835,1118,1001,2953,1850,1105,1003,2955,1860,1090,998,2950,1824,1128,1000,2952,1803,1150,1001,2953,1819,1128,995,2947,2084,1085,1217,3169,1884,1123,1051,3007,1861,1094,999,2955,1845,1104,997,2949,1842,1115,1005,2957,1844,1110,1002,2954,1826,1126,1000,2952,1800,1154,1002,2954,1816,1129,993,2945,1856,1088,992,2944,1830,1123,997,2953,1858,1094,996,2952,1842,1109,999,2951,64,2947,0,1952,2946,0,1952,2949,0,1956,2954,0,1956,2946,0,1952,2955,0,1952,2955,0,1952,2953,0,1952,2954,0,1952,2947,0,1952,2947,0,1956,2953,0,1956,2959,0,1956,2946,0,1952,2960,0,1952,2955,0,1952,2953,0,1952,2950,0,1952,2950,0,1952,3171,0,1952,2952,0,1956,2952,0,1956,2942,0,1952,2953,0,1952,2953,0,1952,2955,0,1952,2955,0,1952,2947,0,1952,2945,0,1952,2951,0,1956,2952,0,1956,2943,0,1952,3330456983652975.5,3330456983658735.5
