--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.106(R)|    1.272(R)|clk               |   0.000|
flashData<0> |    0.513(R)|    1.756(R)|clk               |   0.000|
flashData<1> |    0.580(R)|    1.703(R)|clk               |   0.000|
flashData<2> |    0.519(R)|    1.749(R)|clk               |   0.000|
flashData<3> |    0.527(R)|    1.743(R)|clk               |   0.000|
flashData<4> |    0.278(R)|    1.943(R)|clk               |   0.000|
flashData<5> |    1.132(R)|    1.259(R)|clk               |   0.000|
flashData<6> |    0.177(R)|    2.024(R)|clk               |   0.000|
flashData<7> |    0.145(R)|    2.050(R)|clk               |   0.000|
flashData<8> |   -0.175(R)|    2.305(R)|clk               |   0.000|
flashData<9> |    0.093(R)|    2.090(R)|clk               |   0.000|
flashData<10>|    1.250(R)|    1.166(R)|clk               |   0.000|
flashData<11>|    0.726(R)|    1.586(R)|clk               |   0.000|
flashData<12>|    0.842(R)|    1.492(R)|clk               |   0.000|
flashData<13>|    0.887(R)|    1.456(R)|clk               |   0.000|
flashData<14>|    1.491(R)|    0.974(R)|clk               |   0.000|
flashData<15>|    1.529(R)|    0.943(R)|clk               |   0.000|
ram1Data<0>  |    0.614(R)|    1.662(R)|clk               |   0.000|
ram1Data<1>  |   -0.225(R)|    2.336(R)|clk               |   0.000|
ram1Data<2>  |    0.209(R)|    1.989(R)|clk               |   0.000|
ram1Data<3>  |    1.516(R)|    0.944(R)|clk               |   0.000|
ram1Data<4>  |    0.854(R)|    1.475(R)|clk               |   0.000|
ram1Data<5>  |    0.539(R)|    1.728(R)|clk               |   0.000|
ram1Data<6>  |   -0.060(R)|    2.209(R)|clk               |   0.000|
ram1Data<7>  |    0.655(R)|    1.637(R)|clk               |   0.000|
ram2Data<0>  |    1.534(R)|    1.868(R)|clk               |   0.000|
ram2Data<1>  |    2.069(R)|    1.810(R)|clk               |   0.000|
ram2Data<2>  |    0.928(R)|    1.921(R)|clk               |   0.000|
ram2Data<3>  |    1.021(R)|    1.946(R)|clk               |   0.000|
ram2Data<4>  |    1.311(R)|    2.002(R)|clk               |   0.000|
ram2Data<5>  |    0.788(R)|    1.879(R)|clk               |   0.000|
ram2Data<6>  |    0.495(R)|    1.935(R)|clk               |   0.000|
ram2Data<7>  |    0.825(R)|    2.473(R)|clk               |   0.000|
ram2Data<8>  |   -0.387(R)|    2.668(R)|clk               |   0.000|
ram2Data<9>  |   -0.159(R)|    2.650(R)|clk               |   0.000|
ram2Data<10> |    0.305(R)|    1.954(R)|clk               |   0.000|
ram2Data<11> |    0.220(R)|    2.652(R)|clk               |   0.000|
ram2Data<12> |   -0.571(R)|    2.719(R)|clk               |   0.000|
ram2Data<13> |   -0.039(R)|    3.200(R)|clk               |   0.000|
ram2Data<14> |    0.706(R)|    2.060(R)|clk               |   0.000|
ram2Data<15> |    0.700(R)|    2.328(R)|clk               |   0.000|
tbre         |    2.486(R)|    0.165(R)|clk               |   0.000|
tsre         |    1.603(R)|    0.872(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.514(R)|    4.548(R)|clk               |   0.000|
flashData<0> |   -2.107(R)|    5.032(R)|clk               |   0.000|
flashData<1> |   -2.040(R)|    4.979(R)|clk               |   0.000|
flashData<2> |   -2.101(R)|    5.025(R)|clk               |   0.000|
flashData<3> |   -2.093(R)|    5.019(R)|clk               |   0.000|
flashData<4> |   -2.342(R)|    5.219(R)|clk               |   0.000|
flashData<5> |   -1.488(R)|    4.535(R)|clk               |   0.000|
flashData<6> |   -2.443(R)|    5.300(R)|clk               |   0.000|
flashData<7> |   -2.475(R)|    5.326(R)|clk               |   0.000|
flashData<8> |   -2.795(R)|    5.581(R)|clk               |   0.000|
flashData<9> |   -2.527(R)|    5.366(R)|clk               |   0.000|
flashData<10>|   -1.370(R)|    4.442(R)|clk               |   0.000|
flashData<11>|   -1.894(R)|    4.862(R)|clk               |   0.000|
flashData<12>|   -1.778(R)|    4.768(R)|clk               |   0.000|
flashData<13>|   -1.733(R)|    4.732(R)|clk               |   0.000|
flashData<14>|   -1.129(R)|    4.250(R)|clk               |   0.000|
flashData<15>|   -1.091(R)|    4.219(R)|clk               |   0.000|
ram1Data<0>  |   -2.006(R)|    4.938(R)|clk               |   0.000|
ram1Data<1>  |   -2.845(R)|    5.612(R)|clk               |   0.000|
ram1Data<2>  |   -2.411(R)|    5.265(R)|clk               |   0.000|
ram1Data<3>  |   -1.104(R)|    4.220(R)|clk               |   0.000|
ram1Data<4>  |   -1.766(R)|    4.751(R)|clk               |   0.000|
ram1Data<5>  |   -2.081(R)|    5.004(R)|clk               |   0.000|
ram1Data<6>  |   -2.680(R)|    5.485(R)|clk               |   0.000|
ram1Data<7>  |   -1.965(R)|    4.913(R)|clk               |   0.000|
ram2Data<0>  |   -1.086(R)|    5.144(R)|clk               |   0.000|
ram2Data<1>  |   -0.551(R)|    5.086(R)|clk               |   0.000|
ram2Data<2>  |   -1.692(R)|    5.197(R)|clk               |   0.000|
ram2Data<3>  |   -1.599(R)|    5.222(R)|clk               |   0.000|
ram2Data<4>  |   -1.309(R)|    5.278(R)|clk               |   0.000|
ram2Data<5>  |   -1.832(R)|    5.155(R)|clk               |   0.000|
ram2Data<6>  |   -2.125(R)|    5.211(R)|clk               |   0.000|
ram2Data<7>  |   -1.795(R)|    5.749(R)|clk               |   0.000|
ram2Data<8>  |   -3.007(R)|    5.944(R)|clk               |   0.000|
ram2Data<9>  |   -2.779(R)|    5.926(R)|clk               |   0.000|
ram2Data<10> |   -2.315(R)|    5.230(R)|clk               |   0.000|
ram2Data<11> |   -2.400(R)|    5.928(R)|clk               |   0.000|
ram2Data<12> |   -3.191(R)|    5.995(R)|clk               |   0.000|
ram2Data<13> |   -2.659(R)|    6.476(R)|clk               |   0.000|
ram2Data<14> |   -1.914(R)|    5.336(R)|clk               |   0.000|
ram2Data<15> |   -1.920(R)|    5.604(R)|clk               |   0.000|
tbre         |   -0.134(R)|    3.441(R)|clk               |   0.000|
tsre         |   -1.017(R)|    4.148(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clkIn to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   15.002(R)|clk               |   0.000|
digit1<1>    |   14.859(R)|clk               |   0.000|
digit1<2>    |   14.628(R)|clk               |   0.000|
digit1<3>    |   15.360(R)|clk               |   0.000|
digit1<4>    |   15.008(R)|clk               |   0.000|
digit1<5>    |   14.776(R)|clk               |   0.000|
digit1<6>    |   15.266(R)|clk               |   0.000|
digit2<0>    |   14.675(R)|clk               |   0.000|
digit2<1>    |   15.421(R)|clk               |   0.000|
digit2<2>    |   14.612(R)|clk               |   0.000|
digit2<3>    |   14.274(R)|clk               |   0.000|
digit2<4>    |   15.320(R)|clk               |   0.000|
digit2<5>    |   15.454(R)|clk               |   0.000|
digit2<6>    |   14.215(R)|clk               |   0.000|
flashAddr<1> |   12.187(R)|clk               |   0.000|
flashAddr<2> |   12.167(R)|clk               |   0.000|
flashAddr<3> |   11.836(R)|clk               |   0.000|
flashAddr<4> |   11.417(R)|clk               |   0.000|
flashAddr<5> |   11.481(R)|clk               |   0.000|
flashAddr<6> |   11.397(R)|clk               |   0.000|
flashAddr<7> |   11.443(R)|clk               |   0.000|
flashAddr<8> |   10.825(R)|clk               |   0.000|
flashAddr<9> |   11.936(R)|clk               |   0.000|
flashAddr<10>|   11.389(R)|clk               |   0.000|
flashAddr<11>|   11.194(R)|clk               |   0.000|
flashAddr<12>|   11.110(R)|clk               |   0.000|
flashAddr<13>|   11.269(R)|clk               |   0.000|
flashAddr<14>|   10.999(R)|clk               |   0.000|
flashAddr<15>|   11.066(R)|clk               |   0.000|
flashAddr<16>|   10.913(R)|clk               |   0.000|
flashCe      |   12.661(R)|clk               |   0.000|
flashData<0> |   11.949(R)|clk               |   0.000|
flashData<1> |   12.207(R)|clk               |   0.000|
flashData<2> |   12.460(R)|clk               |   0.000|
flashData<3> |   11.661(R)|clk               |   0.000|
flashData<4> |   12.765(R)|clk               |   0.000|
flashData<5> |   13.018(R)|clk               |   0.000|
flashData<6> |   12.488(R)|clk               |   0.000|
flashData<7> |   12.739(R)|clk               |   0.000|
flashData<8> |   12.229(R)|clk               |   0.000|
flashData<9> |   12.480(R)|clk               |   0.000|
flashData<10>|   13.005(R)|clk               |   0.000|
flashData<11>|   13.016(R)|clk               |   0.000|
flashData<12>|   13.254(R)|clk               |   0.000|
flashData<13>|   13.264(R)|clk               |   0.000|
flashData<14>|   13.513(R)|clk               |   0.000|
flashData<15>|   13.497(R)|clk               |   0.000|
flashOe      |   12.889(R)|clk               |   0.000|
flashWe      |   12.785(R)|clk               |   0.000|
led<12>      |   15.280(R)|clk               |   0.000|
led<13>      |   15.310(R)|clk               |   0.000|
led<14>      |   14.427(R)|clk               |   0.000|
led<15>      |   12.897(R)|clk               |   0.000|
ram1Data<0>  |   10.769(R)|clk               |   0.000|
ram1Data<1>  |   10.712(R)|clk               |   0.000|
ram1Data<2>  |   10.658(R)|clk               |   0.000|
ram1Data<3>  |   10.711(R)|clk               |   0.000|
ram1Data<4>  |   10.662(R)|clk               |   0.000|
ram1Data<5>  |   11.055(R)|clk               |   0.000|
ram1Data<6>  |   10.692(R)|clk               |   0.000|
ram1Data<7>  |   10.646(R)|clk               |   0.000|
ram2Addr<0>  |   12.137(R)|clk               |   0.000|
ram2Addr<1>  |   12.520(R)|clk               |   0.000|
ram2Addr<2>  |   11.601(R)|clk               |   0.000|
ram2Addr<3>  |   11.854(R)|clk               |   0.000|
ram2Addr<4>  |   11.829(R)|clk               |   0.000|
ram2Addr<5>  |   12.217(R)|clk               |   0.000|
ram2Addr<6>  |   13.062(R)|clk               |   0.000|
ram2Addr<7>  |   12.953(R)|clk               |   0.000|
ram2Addr<8>  |   11.853(R)|clk               |   0.000|
ram2Addr<9>  |   12.610(R)|clk               |   0.000|
ram2Addr<10> |   12.938(R)|clk               |   0.000|
ram2Addr<11> |   12.599(R)|clk               |   0.000|
ram2Addr<12> |   12.804(R)|clk               |   0.000|
ram2Addr<13> |   11.946(R)|clk               |   0.000|
ram2Addr<14> |   11.488(R)|clk               |   0.000|
ram2Addr<15> |   11.332(R)|clk               |   0.000|
ram2Data<0>  |   12.340(R)|clk               |   0.000|
ram2Data<1>  |   13.812(R)|clk               |   0.000|
ram2Data<2>  |   13.537(R)|clk               |   0.000|
ram2Data<3>  |   13.908(R)|clk               |   0.000|
ram2Data<4>  |   12.434(R)|clk               |   0.000|
ram2Data<5>  |   13.245(R)|clk               |   0.000|
ram2Data<6>  |   12.977(R)|clk               |   0.000|
ram2Data<7>  |   12.410(R)|clk               |   0.000|
ram2Data<8>  |   12.751(R)|clk               |   0.000|
ram2Data<9>  |   13.664(R)|clk               |   0.000|
ram2Data<10> |   12.434(R)|clk               |   0.000|
ram2Data<11> |   12.972(R)|clk               |   0.000|
ram2Data<12> |   13.041(R)|clk               |   0.000|
ram2Data<13> |   14.199(R)|clk               |   0.000|
ram2Data<14> |   12.626(R)|clk               |   0.000|
ram2Data<15> |   13.284(R)|clk               |   0.000|
ram2Oe       |   11.334(R)|clk               |   0.000|
ram2We       |   11.107(R)|clk               |   0.000|
rdn          |   13.577(R)|clk               |   0.000|
wrn          |   12.631(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.278(R)|clk               |   0.000|
digit1<1>    |   18.135(R)|clk               |   0.000|
digit1<2>    |   17.904(R)|clk               |   0.000|
digit1<3>    |   18.636(R)|clk               |   0.000|
digit1<4>    |   18.284(R)|clk               |   0.000|
digit1<5>    |   18.052(R)|clk               |   0.000|
digit1<6>    |   18.542(R)|clk               |   0.000|
digit2<0>    |   17.951(R)|clk               |   0.000|
digit2<1>    |   18.697(R)|clk               |   0.000|
digit2<2>    |   17.888(R)|clk               |   0.000|
digit2<3>    |   17.550(R)|clk               |   0.000|
digit2<4>    |   18.596(R)|clk               |   0.000|
digit2<5>    |   18.730(R)|clk               |   0.000|
digit2<6>    |   17.491(R)|clk               |   0.000|
flashAddr<1> |   15.463(R)|clk               |   0.000|
flashAddr<2> |   15.443(R)|clk               |   0.000|
flashAddr<3> |   15.112(R)|clk               |   0.000|
flashAddr<4> |   14.693(R)|clk               |   0.000|
flashAddr<5> |   14.757(R)|clk               |   0.000|
flashAddr<6> |   14.673(R)|clk               |   0.000|
flashAddr<7> |   14.719(R)|clk               |   0.000|
flashAddr<8> |   14.101(R)|clk               |   0.000|
flashAddr<9> |   15.212(R)|clk               |   0.000|
flashAddr<10>|   14.665(R)|clk               |   0.000|
flashAddr<11>|   14.470(R)|clk               |   0.000|
flashAddr<12>|   14.386(R)|clk               |   0.000|
flashAddr<13>|   14.545(R)|clk               |   0.000|
flashAddr<14>|   14.275(R)|clk               |   0.000|
flashAddr<15>|   14.342(R)|clk               |   0.000|
flashAddr<16>|   14.189(R)|clk               |   0.000|
flashCe      |   15.937(R)|clk               |   0.000|
flashData<0> |   15.225(R)|clk               |   0.000|
flashData<1> |   15.483(R)|clk               |   0.000|
flashData<2> |   15.736(R)|clk               |   0.000|
flashData<3> |   14.937(R)|clk               |   0.000|
flashData<4> |   16.041(R)|clk               |   0.000|
flashData<5> |   16.294(R)|clk               |   0.000|
flashData<6> |   15.764(R)|clk               |   0.000|
flashData<7> |   16.015(R)|clk               |   0.000|
flashData<8> |   15.505(R)|clk               |   0.000|
flashData<9> |   15.756(R)|clk               |   0.000|
flashData<10>|   16.281(R)|clk               |   0.000|
flashData<11>|   16.292(R)|clk               |   0.000|
flashData<12>|   16.530(R)|clk               |   0.000|
flashData<13>|   16.540(R)|clk               |   0.000|
flashData<14>|   16.789(R)|clk               |   0.000|
flashData<15>|   16.773(R)|clk               |   0.000|
flashOe      |   16.165(R)|clk               |   0.000|
flashWe      |   16.061(R)|clk               |   0.000|
led<12>      |   18.556(R)|clk               |   0.000|
led<13>      |   18.586(R)|clk               |   0.000|
led<14>      |   17.703(R)|clk               |   0.000|
led<15>      |   16.173(R)|clk               |   0.000|
ram1Data<0>  |   14.045(R)|clk               |   0.000|
ram1Data<1>  |   13.988(R)|clk               |   0.000|
ram1Data<2>  |   13.934(R)|clk               |   0.000|
ram1Data<3>  |   13.987(R)|clk               |   0.000|
ram1Data<4>  |   13.938(R)|clk               |   0.000|
ram1Data<5>  |   14.331(R)|clk               |   0.000|
ram1Data<6>  |   13.968(R)|clk               |   0.000|
ram1Data<7>  |   13.922(R)|clk               |   0.000|
ram2Addr<0>  |   15.413(R)|clk               |   0.000|
ram2Addr<1>  |   15.796(R)|clk               |   0.000|
ram2Addr<2>  |   14.877(R)|clk               |   0.000|
ram2Addr<3>  |   15.130(R)|clk               |   0.000|
ram2Addr<4>  |   15.105(R)|clk               |   0.000|
ram2Addr<5>  |   15.493(R)|clk               |   0.000|
ram2Addr<6>  |   16.338(R)|clk               |   0.000|
ram2Addr<7>  |   16.229(R)|clk               |   0.000|
ram2Addr<8>  |   15.129(R)|clk               |   0.000|
ram2Addr<9>  |   15.886(R)|clk               |   0.000|
ram2Addr<10> |   16.214(R)|clk               |   0.000|
ram2Addr<11> |   15.875(R)|clk               |   0.000|
ram2Addr<12> |   16.080(R)|clk               |   0.000|
ram2Addr<13> |   15.222(R)|clk               |   0.000|
ram2Addr<14> |   14.764(R)|clk               |   0.000|
ram2Addr<15> |   14.608(R)|clk               |   0.000|
ram2Data<0>  |   15.616(R)|clk               |   0.000|
ram2Data<1>  |   17.088(R)|clk               |   0.000|
ram2Data<2>  |   16.813(R)|clk               |   0.000|
ram2Data<3>  |   17.184(R)|clk               |   0.000|
ram2Data<4>  |   15.710(R)|clk               |   0.000|
ram2Data<5>  |   16.521(R)|clk               |   0.000|
ram2Data<6>  |   16.253(R)|clk               |   0.000|
ram2Data<7>  |   15.686(R)|clk               |   0.000|
ram2Data<8>  |   16.027(R)|clk               |   0.000|
ram2Data<9>  |   16.940(R)|clk               |   0.000|
ram2Data<10> |   15.710(R)|clk               |   0.000|
ram2Data<11> |   16.248(R)|clk               |   0.000|
ram2Data<12> |   16.317(R)|clk               |   0.000|
ram2Data<13> |   17.475(R)|clk               |   0.000|
ram2Data<14> |   15.902(R)|clk               |   0.000|
ram2Data<15> |   16.560(R)|clk               |   0.000|
ram2Oe       |   14.610(R)|clk               |   0.000|
ram2We       |   14.383(R)|clk               |   0.000|
rdn          |   16.853(R)|clk               |   0.000|
wrn          |   15.907(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.995|         |         |         |
rst            |    6.995|   13.412|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.995|         |         |         |
rst            |    6.995|   13.412|    0.042|    0.042|
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 27 20:52:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



