[{"DBLP title": "Design reflection for optimal test-chip implementation.", "DBLP authors": ["R. D. (Shawn) Blanton", "Benjamin Niewenhuis", "Zeye (Dexter) Liu"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342379", "OA papers": [{"PaperId": "https://openalex.org/W2187831645", "PaperTitle": "Design reflection for optimal test-chip implementation", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["R.D. Blanton", "Benjamin Niewenhuis", "Zeye Liu"]}]}, {"DBLP title": "Efficient observation-point insertion for diagnosability enhancement in digital circuits.", "DBLP authors": ["Zipeng Li", "Sandeep Kumar Goel", "Frank Lee", "Krishnendu Chakrabarty"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342380", "OA papers": [{"PaperId": "https://openalex.org/W2186922790", "PaperTitle": "Efficient observation-point insertion for diagnosability enhancement in digital circuits", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (United States)": 2.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "Duke University": 1.0}, "Authors": ["Zipeng Li", "Sandeep Kumar Goel", "Frank X. Lee", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Information-theoretic and statistical methods of failure log selection for improved diagnosis.", "DBLP authors": ["Sarmad Tanwir", "Sarvesh Prabhu", "Michael S. Hsiao", "Loganathan Lingappan"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342381", "OA papers": [{"PaperId": "https://openalex.org/W2183098680", "PaperTitle": "Information-theoretic and statistical methods of failure log selection for improved diagnosis", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Virginia Tech": 3.0, "Intel (United States)": 1.0}, "Authors": ["Sarmad Tanwir", "Sarvesh Prabhu", "Michael Hsiao", "Loganathan Lingappan"]}]}, {"DBLP title": "On generating high quality tests based on cell functions.", "DBLP authors": ["Xijiang Lin", "Sudhakar M. Reddy"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342382", "OA papers": [{"PaperId": "https://openalex.org/W2186098964", "PaperTitle": "On generating high quality tests based on cell functions", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Mentor Technologies": 1.0, "University of Iowa": 1.0}, "Authors": ["Xijiang Lin", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Embedded deterministic test points for compact cell-aware tests.", "DBLP authors": ["Cesar Acero", "Derek Feltham", "Friedrich Hapke", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Vidya Neerkundar", "Marek Patyra", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342383", "OA papers": [{"PaperId": "https://openalex.org/W2182814350", "PaperTitle": "Embedded deterministic test points for compact cell-aware tests", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Intel (United States)": 3.0, "Mentor Technologies": 5.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Cesar Acero", "Derek Feltham", "Friedrich Hapke", "Elham Moghaddam", "Nilanjan Mukherjee", "Vidya Neerkundar", "Marek Patyra", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "A new method for measuring alias-free aperture jitter in an ADC output.", "DBLP authors": ["Takahiro J. Yamaguchi", "Katsuhiko Degawa", "Masayuki Kawabata", "Masahiro Ishida", "Koichiro Uekusa", "Mani Soma"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342384", "OA papers": [{"PaperId": "https://openalex.org/W2185980189", "PaperTitle": "A new method for measuring alias-free aperture jitter in an ADC output", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advantest (Japan)": 5.0, "University of Washington": 1.0}, "Authors": ["Takahiro Yamaguchi", "Katsuhiko Degawa", "Masayuki Kawabata", "Masahiro Ishida", "Kouichiro Uekusa", "Mani Soma"]}]}, {"DBLP title": "Evaluation of low-cost mixed-signal test techniques for circuits with long simulation times.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Manuel J. Barragan", "Salvador Mir", "Herv\u00e9 Le Gall", "Neha Bhargava", "Ankur Bal"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342385", "OA papers": [{"PaperId": "https://openalex.org/W2186305972", "PaperTitle": "Evaluation of low-cost mixed-signal test techniques for circuits with long simulation times", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Haralampos-G. Stratigopoulos", "Manuel J. Barragan", "Salvador Mir", "Herv\u00e9 Le Gall", "Neha Bhargava", "Ankur Bal"]}]}, {"DBLP title": "Concurrent hardware Trojan detection in wireless cryptographic ICs.", "DBLP authors": ["Yu Liu", "Georgios Volanis", "Ke Huang", "Yiorgos Makris"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342386", "OA papers": [{"PaperId": "https://openalex.org/W2185857575", "PaperTitle": "Concurrent hardware Trojan detection in wireless cryptographic ICs", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"The University of Texas at Dallas": 3.0, "San Diego State University": 1.0}, "Authors": ["Yu Liu", "Georgios Volanis", "Ke Huang", "Yiorgos Makris"]}]}, {"DBLP title": "Hardware Trojans hidden in RTL don't cares - Automated insertion and prevention methodologies.", "DBLP authors": ["Nicole Fern", "Shrikant Kulkarni", "Kwang-Ting (Tim) Cheng"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342387", "OA papers": [{"PaperId": "https://openalex.org/W2188294739", "PaperTitle": "Hardware Trojans hidden in RTL don't cares \u2014 Automated insertion and prevention methodologies", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Nicole Fern", "Shrikant Kulkarni", "Kwang-Ting Cheng"]}]}, {"DBLP title": "PiRA: IC authentication utilizing intrinsic variations in pin resistance.", "DBLP authors": ["Abhishek Basak", "Fengchao Zhang", "Swarup Bhunia"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342388", "OA papers": [{"PaperId": "https://openalex.org/W2183148778", "PaperTitle": "PiRA: IC authentication utilizing intrinsic variations in pin resistance", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Abhishek Basak", "Fengchao Zhang", "Swarup Bhunia"]}]}, {"DBLP title": "Contactless pre-bond TSV fault diagnosis using duty-cycle detectors and ring oscillators.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342389", "OA papers": [{"PaperId": "https://openalex.org/W2188487610", "PaperTitle": "Contactless pre-bond TSV fault diagnosis using duty-cycle detectors and ring oscillators", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Duke University": 2.0}, "Authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A DLL-based test solution for through silicon via (TSV) in 3D-stacked ICs.", "DBLP authors": ["Rashid Rashidzadeh", "Esrafil Jedari", "Tareq Muhammad Supon", "Vladimir Mashkovtsev"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342390", "OA papers": [{"PaperId": "https://openalex.org/W2183114177", "PaperTitle": "A DLL-based test solution for through silicon via (TSV) in 3D-stacked ICs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Windsor": 4.0}, "Authors": ["Rashid Rashidzadeh", "E. Jedari", "Tareq Muhammad Supon", "V. Mashkovtsev"]}]}, {"DBLP title": "AdaTest: An efficient statistical test framework for test escape screening.", "DBLP authors": ["Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342391", "OA papers": [{"PaperId": "https://openalex.org/W2181709060", "PaperTitle": "AdaTest: An efficient statistical test framework for test escape screening", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng"]}]}, {"DBLP title": "eRNA: Refining of reconstructed digital waveform.", "DBLP authors": ["Hideo Okawara"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342392", "OA papers": [{"PaperId": "https://openalex.org/W2182955286", "PaperTitle": "eRNA: Refining of reconstructed digital waveform", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ATE Service Corporation Tokyo, Japan": 1.0}, "Authors": ["Hideo Okawara"]}]}, {"DBLP title": "Developing a modern platform for test engineering - Introducing the origen semiconductor developer's kit.", "DBLP authors": ["Stephen McGinty", "Daniel Hadad", "Chris Nappi", "Brian Caquelin"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342393", "OA papers": [{"PaperId": "https://openalex.org/W2188904063", "PaperTitle": "Developing a modern platform for test engineering \u2014 Introducing the origen semiconductor developer's kit", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Freescale Semicond., Inc., Austin, TX": 4.0}, "Authors": ["Stephen McGinty", "Daniel Hadad", "Chris P. Nappi", "Brian Caquelin"]}]}, {"DBLP title": "An ATE system for testing 2.4-GHz RF digital communication devices with QAM signal interfaces.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342394", "OA papers": [{"PaperId": "https://openalex.org/W2181625023", "PaperTitle": "An ATE system for testing 2.4-GHz RF digital communication devices with QAM signal interfaces", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advantest (Japan)": 2.0}, "Authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"]}]}, {"DBLP title": "Streaming fast access to ADCs and DACs for mixed-signal ATPG.", "DBLP authors": ["Stephen K. Sunter", "Jean-Francois Cote", "Jeff Rearick"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342395", "OA papers": [{"PaperId": "https://openalex.org/W2189035499", "PaperTitle": "Streaming fast access to ADCs and DACs for mixed-signal ATPG", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ottawa, Canada": 2.0, "AMD, Fort Collins, USA": 1.0}, "Authors": ["Stephen Sunter", "J. F. Cote", "Jeff Rearick"]}]}, {"DBLP title": "Generalization of an outlier model into a \"global\" perspective.", "DBLP authors": ["Sebastian Siatkowski", "Chia-Ling Chang", "Li-C. Wang", "Nikolas Sumikawa", "LeRoy Winemberg", "W. Robert Daasch"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342396", "OA papers": [{"PaperId": "https://openalex.org/W2186815993", "PaperTitle": "Generalization of an outlier model into a \u201cglobal\u201d perspective", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 2.0, "Portland State University": 1.0}, "Authors": ["Sebastian Siatkowski", "Chia-Ling Chang", "Li-C. Wang", "Nik Sumikawa", "LeRoy Winemberg", "W. Robert Daasch"]}]}, {"DBLP title": "A structured approach to post-silicon validation and debug using symbolic quick error detection.", "DBLP authors": ["David Lin", "Eshan Singh", "Clark W. Barrett", "Subhasish Mitra"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342397", "OA papers": [{"PaperId": "https://openalex.org/W2181725979", "PaperTitle": "A structured approach to post-silicon validation and debug using symbolic quick error detection", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"New York University": 4.0}, "Authors": ["David Lin", "S. Mani Sarathy", "Clark Barrett", "Subhasish Mitra"]}]}, {"DBLP title": "A deterministic BIST scheme based on EDT-compressed test patterns.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Lukasz Rybak", "Jedrzej Solecki", "Jerzy Tyszer"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342398", "OA papers": [{"PaperId": "https://openalex.org/W2187247199", "PaperTitle": "A deterministic BIST scheme based on EDT-compressed test patterns", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 3.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Lukasz Rybak", "Jedrzej Solecki", "Jerzy Tyszer"]}]}, {"DBLP title": "Platform IO and system memory test using L3 cache based test (CBT) and parallel execution of CPGC Intel BIST engine.", "DBLP authors": ["Bruce Querbach", "Tan Peter Yanyang", "Lovelace Van", "David Blankenbeckler", "Rahul Khanna", "Sudeep Puligundla", "Patrick Chiang"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342399", "OA papers": [{"PaperId": "https://openalex.org/W2185119483", "PaperTitle": "Platform IO and system memory test using L3 cache based test (CBT) and parallel execution of CPGC Intel BIST engine", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 7.0}, "Authors": ["Bruce Querbach", "Tan Peter Yanyang", "Lovelace Van", "David L. Blankenbeckler", "Rahul Khanna", "Sudeep Puligundla", "Patrick Chiang"]}]}, {"DBLP title": "Electrical package defect testing for volume production.", "DBLP authors": ["Xue Ming", "Koelz Johann", "Lee Chow York", "Lee Kwan Wee", "Shi Zhi Min"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342400", "OA papers": [{"PaperId": "https://openalex.org/W2186044115", "PaperTitle": "Electrical package defect testing for volume production", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Singapore)": 3.0, "Keysight Technologies (Singapore)": 2.0}, "Authors": ["Xue Ming", "Koelz Johann", "Lee Chow York", "Lee Siong Wee", "Shi Min"]}]}, {"DBLP title": "Tolerance analysis of fixture fabrication, from drilling holes to pointing accuracy.", "DBLP authors": ["An-Jim Long", "David Tsai", "Kent Lien", "Steve Hsu"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342401", "OA papers": [{"PaperId": "https://openalex.org/W2187646344", "PaperTitle": "Tolerance analysis of fixture fabrication, from drilling holes to pointing accuracy", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Landrex Technologies Co., Ltd., 570th, Jianguo Rd., Yingge Dist., New Taipei City, Taiwan": 4.0}, "Authors": ["An Long", "David Tsai", "Kent Lien", "Steve Lien-Chung Hsu"]}]}, {"DBLP title": "Rapid prototyping and test before silicon of integrated pressure sensors.", "DBLP authors": ["Adrian I. Voinea", "Stefan Kampfer"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342402", "OA papers": [{"PaperId": "https://openalex.org/W2185380307", "PaperTitle": "Rapid prototyping and test before silicon of integrated pressure sensors", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Center of Technology and Engineering for Nuclear Projects": 2.0}, "Authors": ["Adrian I. Voinea", "Stefan Kampfer"]}]}, {"DBLP title": "A general testing method for digital microfluidic biochips under physical constraints.", "DBLP authors": ["Trung Anh Dinh", "Shigeru Yamashita", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342403", "OA papers": [{"PaperId": "https://openalex.org/W2182486668", "PaperTitle": "A general testing method for digital microfluidic biochips under physical constraints", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Ritsumeikan University": 2.0, "National Tsing Hua University": 1.0, "Duke University": 1.0}, "Authors": ["Trung Hoa Dinh", "Shigeru Yamashita", "Tsung-Yi Ho", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Stochastic timing error rate estimation under process and temporal variations.", "DBLP authors": ["Shoichi Iizuka", "Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342404", "OA papers": [{"PaperId": "https://openalex.org/W2186276024", "PaperTitle": "Stochastic timing error rate estimation under process and temporal variations", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Osaka University": 4.0}, "Authors": ["Shoichi Iizuka", "Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"]}]}, {"DBLP title": "On diagnosable and tunable 3D clock network design for lifetime reliability enhancement.", "DBLP authors": ["Li Jiang", "Pu Pang", "Naifeng Jing", "Sung Kyu Lim", "Xiaoyao Liang", "Qiang Xu"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342405", "OA papers": [{"PaperId": "https://openalex.org/W2182512273", "PaperTitle": "On diagnosable and tunable 3D clock network design for lifetime reliability enhancement", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "Georgia Institute of Technology": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Li Jun Jiang", "Pu Pang", "Naifeng Jing", "Sung Kyu Lim", "Xiaoyao Liang", "Qiang Xu"]}]}, {"DBLP title": "Monitoring the delay of long interconnects via distributed TDC.", "DBLP authors": ["Meng-Ting Tsai", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342406", "OA papers": [{"PaperId": "https://openalex.org/W2188389673", "PaperTitle": "Monitoring the delay of long interconnects via distributed TDC", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0}, "Authors": ["Meng-Ting Tsai", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng"]}]}, {"DBLP title": "A case study: Leverage IEEE 1687 based method to automate modeling, verification, and test access for embedded instruments in a server processor.", "DBLP authors": ["Tassanee Payakapan", "Senwen Kan", "Ken Pham", "Kathy Yang", "Jean-Francois Cote", "Martin Keim", "Jennifer Dworak"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342407", "OA papers": [{"PaperId": "https://openalex.org/W2181851804", "PaperTitle": "A case study: Leverage IEEE 1687 based method to automate modeling, verification, and test access for embedded instruments in a server processor", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advanced Micro Devices (Canada)": 3.0, "Siemens (Hungary)": 1.5, "Mentor": 1.5, "Southern Methodist University": 1.0}, "Authors": ["Tassanee Payakapan", "Senwen Kan", "Ken Pham", "Kathy Yang", "J. F. Cote", "Martin Keim", "Jennifer Dworak"]}]}, {"DBLP title": "Access time minimization in IEEE 1687 networks.", "DBLP authors": ["Rene Krenz-Baath", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342408", "OA papers": [{"PaperId": "https://openalex.org/W2109018779", "PaperTitle": "Access time minimization in IEEE 1687 networks", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Hamm-Lippstadt University of Applied Sciences": 1.0, "Lund University": 2.0}, "Authors": ["Rene Krenz-Baath", "Farrokh Ghani Zadegan", "Erik G. Larsson"]}]}, {"DBLP title": "Testing methods for quaternary content addressable memory using charge-sharing sensing scheme.", "DBLP authors": ["Hao-Yu Yang", "Rei-Fu Huang", "Chin-Lung Su", "Kuan-Hong Lin", "Hang-Kaung Shu", "Chi-Wei Peng", "Mango Chia-Tso Chao"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342409", "OA papers": [{"PaperId": "https://openalex.org/W2181480391", "PaperTitle": "Testing methods for quaternary content addressable memory using charge-sharing sensing scheme", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "MediaTek (Taiwan)": 5.0}, "Authors": ["Haoyu Yang", "Rei-Fu Huang", "Chin-Lung Su", "Kuan-Hong Lin", "Hang-Kaung Shu", "Chi-Wei Peng", "Mango C.-T. Chao"]}]}, {"DBLP title": "Stepped parity: A low-cost multiple bit upset detection technique.", "DBLP authors": ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342410", "OA papers": [{"PaperId": "https://openalex.org/W2185129993", "PaperTitle": "Stepped parity: A low-cost multiple bit upset detection technique", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Optimizing delay tests at the memory boundary.", "DBLP authors": ["Kelly A. Ockunzzi", "Michael R. Ouellette", "Kevin W. Gorman"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342411", "OA papers": [{"PaperId": "https://openalex.org/W2185184524", "PaperTitle": "Optimizing delay tests at the memory boundary", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"GlobalFoundries (Germany)": 2.0, "INVECAS Vermont, USA": 1.0}, "Authors": ["Kelly Ockunzzi", "Michael T. Ouellette", "Kevin Gorman"]}]}, {"DBLP title": "Automated testing of bare die-to-die stacks.", "DBLP authors": ["Erik Jan Marinissen", "Bart De Wachter", "Teng Wang", "Jens Fiedler", "Jorg Kiesewetter", "Karsten Stoll"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342412", "OA papers": [{"PaperId": "https://openalex.org/W2185322028", "PaperTitle": "Automated testing of bare die-to-die stacks", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imec": 3.0, "Cascade Microtech GmbH, S\u00fcss Stra\u00dfe 1, Thiendorf 01561, Germany": 3.0}, "Authors": ["Erik Jan Marinissen", "B. De Wachter", "Teng Wang", "Jens Fiedler", "J. Kiesewetter", "Karsten Stoll"]}]}, {"DBLP title": "How many probes is enough? A low cost method for probe card depopulation with low risk.", "DBLP authors": ["Kevin Tiernan", "Snehamay Sinha", "Lily Pang", "Robert Williams", "Ken Delling"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342413", "OA papers": [{"PaperId": "https://openalex.org/W2182781973", "PaperTitle": "How many probes is enough? A low cost method for probe card depopulation with low risk", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 5.0}, "Authors": ["Kevin Tiernan", "Snehamay Sinha", "Lily Y. Pang", "Robert W. Williams", "Ken Delling"]}]}, {"DBLP title": "A self-compensating built-in self-test solution for RF phased array mismatch.", "DBLP authors": ["Jae Woong Jeong", "Jennifer Kitchen", "Sule Ozev"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342414", "OA papers": [{"PaperId": "https://openalex.org/W2185023738", "PaperTitle": "A self-compensating built-in self-test solution for RF phased array mismatch", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Jae-Woong Jeong", "Jennifer Kitchen", "Sule Ozev"]}]}, {"DBLP title": "A comparative study of one-shot statistical calibration methods for analog / RF ICs.", "DBLP authors": ["Yichuan Lu", "Kiruba S. Subramani", "He Huang", "Nathan Kupp", "Ke Huang", "Yiorgos Makris"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342415", "OA papers": [{"PaperId": "https://openalex.org/W2184543401", "PaperTitle": "A comparative study of one-shot statistical calibration methods for analog / RF ICs", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"The University of Texas at Dallas": 3.0, "Yale University": 2.0, "San Diego State University": 1.0}, "Authors": ["Yi-Chuan Lu", "Kiruba Sankaran Subramani", "He Huang", "Nathan Kupp", "Ke Huang", "Yiorgos Makris"]}]}, {"DBLP title": "Hardware in loop testing of an insulin pump.", "DBLP authors": ["Sriram Karunagaran", "Karuna P. Sahoo", "Masahiro Fujita"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342416", "OA papers": [{"PaperId": "https://openalex.org/W2187011818", "PaperTitle": "Hardware in loop testing of an insulin pump", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Amrita Vishwa Vidyapeetham University": 2.0, "The University of Tokyo": 1.0}, "Authors": ["Sriram Karunagaran", "Karuna P. Sahoo", "Masahiro Fujita"]}]}, {"DBLP title": "FASTrust: Feature analysis for third-party IP trust verification.", "DBLP authors": ["Song Yao", "Xiaoming Chen", "Jie Zhang", "Qiaoyi Liu", "Jia Wang", "Qiang Xu", "Yu Wang", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342417", "OA papers": [{"PaperId": "https://openalex.org/W2189470380", "PaperTitle": "FASTrust: Feature analysis for third-party IP trust verification", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Tsinghua University": 4.0, "Carnegie Mellon University": 1.0, "Department of CSE, The Chinese University of Hongkong, Shatin, N.T., Hongkong": 2.0, "Illinois Institute of Technology": 1.0}, "Authors": ["Song Yao", "Xiao-Ming Chen", "Jie Zhang", "Qiaoyi Liu", "Jia Wang", "Qiang Xu", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Secure design-for-debug for Systems-on-Chip.", "DBLP authors": ["Jerry Backer", "David H\u00e9ly", "Ramesh Karri"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342418", "OA papers": [{"PaperId": "https://openalex.org/W2186716390", "PaperTitle": "Secure design-for-debug for Systems-on-Chip", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"New York University": 2.0, "Grenoble Alpes University": 1.0}, "Authors": ["Jerry Backer", "David Hely", "Ramesh Karri"]}]}, {"DBLP title": "Extending residue-based fault tolerance to encrypted computation.", "DBLP authors": ["Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342419", "OA papers": [{"PaperId": "https://openalex.org/W2186435096", "PaperTitle": "Extending residue-based fault tolerance to encrypted computation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New York University": 1.5, "University School": 0.5}, "Authors": ["Nektarios Georgios Tsoutsos", "Michail Maniatakos"]}]}, {"DBLP title": "Test-access-mechanism optimization for multi-Vdd SoCs.", "DBLP authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos", "Panagiotis Georgiou", "Krishnendu Chakrabarty"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342420", "OA papers": [{"PaperId": "https://openalex.org/W2183561123", "PaperTitle": "Test-access-mechanism optimization for multi-Vdd SoCs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Ioannina": 3.0, "Duke University": 1.0}, "Authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos", "Panagiotis Georgiou", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Test and debug solutions for 3D-stacked integrated circuits.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342421", "OA papers": [{"PaperId": "https://openalex.org/W1429120505", "PaperTitle": "Test and debug solutions for 3D-stacked integrated circuits", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 2.0}, "Authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Cross-layer approaches for an aging-aware design of nanoscale microprocessors: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist.", "DBLP authors": ["Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342422", "OA papers": [{"PaperId": "https://openalex.org/W2182542074", "PaperTitle": "Cross-layer approaches for an aging-aware design of nanoscale microprocessors: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Yield and reliability enhancement for 3D ICs: Dissertation summary: IEEE TTTC E.J. McCluskey doctoral thesis award competition finalist.", "DBLP authors": ["Li Jiang", "Qiang Xu"], "year": 2015, "doi": "https://doi.org/10.1109/TEST.2015.7342423", "OA papers": [{"PaperId": "https://openalex.org/W2183504129", "PaperTitle": "Yield and reliability enhancement for 3D ICs", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Li Jun Jiang", "Qiang Xu"]}]}]