// Seed: 4192311178
module module_0;
  initial if ((id_1)) id_1 <= 1'b0 & 1'd0;
  logic id_2;
  logic id_3;
  type_9 id_4 (
      id_1,
      1'b0,
      id_1
  );
  logic id_5 = 1;
  logic id_6;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
