//;my $bW = $self->get_parent()->get_param('bitWidth');
//Need to check
module `mname`(
	input [`2*$bW`:0] Rem,
	input logic nd_valid,
	input logic divZero,
	input logic clk,
	output logic nd_ready,
	output logic qr_valid, 
	output logic load,
	output logic aluADD,
	output logic SHLQ,
	output logic INCQ,
	output logic SHRD
);

	always @(posedge clk)
	begin
		if(nd_valid==1)
		begin
			load=1;
			aluADD=0;
			SHRD=1;
			INCQ=0;
		end

		else if(Rem<0)
		begin
			aluADD=0;
			SHLQ=0;
			SHRD=0;
			INCQ=0;
			nd_ready=0;
			load=0;
		end
		else if(Rem>=0)
		begin
			aluADD=0;
			load=0;
			SHLQ=1;
			SHRD=1;
			INCQ=1;
		end
	end
endmodule : `mname`
    

