module wideexpr_00445(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?{+((ctrl[6]?{3{s7}}:{3{1'sb0}})),(2'sb11)<<<((ctrl[0]?(ctrl[3]?s6:s0):(ctrl[2]?u6:3'b001))),s0}:(ctrl[2]?{2{({3'sb101})<<<(3'b011)}}:(((s3)<<<(6'sb111010))<<((5'sb01011)>>>(6'sb011110)))>(-((s5)^~(s2)))));
  assign y1 = ((ctrl[1]?+(((2'sb11)==(u1))>>>(+(s2))):(ctrl[2]?(s1)-(s6):(ctrl[1]?-(1'b1):(ctrl[2]?s4:3'sb110)))))>>(((ctrl[7]?{2{(4'sb1000)>>(u7)}}:((ctrl[5]?s0:1'sb1))>(s1)))<((((s6)&(5'b11011))-({s5,s3,4'sb1001}))<=({-(s3),-(5'sb10110),+(4'b1000),5'sb01110})));
  assign y2 = $unsigned((+(-((^($signed(s6)))!=(s4))))>>(((({4'b0010,s0,(ctrl[6]?3'sb110:5'sb10011),s6})>>(s4))+({4{((ctrl[6]?6'sb111111:2'sb01))!=((4'sb0000)>>>(s3))}}))^~((($unsigned((s1)<=(s3)))<(~^($signed(s5))))>>>(((ctrl[2]?(ctrl[1]?1'sb0:4'sb0101):$signed(5'sb10110)))<<<(((6'sb001000)^(s6))<<(-(s4)))))));
  assign y3 = $signed((3'sb000)<<<((ctrl[1]?(ctrl[5]?(((((5'sb01111)>>(u4))-(s5))^~($signed(~^(s2))))<<<(($unsigned((ctrl[2]?2'b01:3'sb101)))&((ctrl[2]?-(3'sb101):{3'b011,6'sb010110,s7,s5}))))<<<((ctrl[2]?(ctrl[3]?$signed(1'sb0):6'sb111101):(1'sb0)+(s2))):3'sb010):s5)));
  assign y4 = $signed((ctrl[3]?$signed(-(&((s4)&(6'sb011010)))):(ctrl[0]?u2:(((s6)+(4'sb1000))>>>($signed(s2)))==(+(s1)))));
  assign y5 = (((-({s3,3'sb101,$signed((ctrl[1]?4'b1110:1'b0)),((s4)^~(s7))<<<(3'b010)}))>>>({-(($signed(3'sb011))&(+(5'b01000))),$signed($signed(~|(s2))),6'b110101}))==(s6))<<<(-((ctrl[6]?((-($signed(s0)))<<<(+((u6)==(4'sb0100))))-(5'sb10111):(ctrl[7]?1'sb0:4'sb0010))));
  assign y6 = {3{(s3)!=(~(s2))}};
  assign y7 = ((ctrl[5]?+(((ctrl[7]?5'b10100:({(ctrl[2]?$unsigned(u5):$unsigned(5'b01101)),($signed(4'b1011))&(3'sb110),(!(s7))<<(s0)})>>>((((3'sb100)<<<(6'sb000100))>>>(!(s7)))|(s0))))&(s4)):(ctrl[5]?u5:{s5,s4,((ctrl[5]?+(~|((s6)-(6'sb001101))):(ctrl[4]?s7:-($signed(4'b1100)))))>>>({(($signed(s3))^((ctrl[7]?s7:3'sb001)))&($signed($signed(4'sb0011))),s5,(+(3'sb111))<<<($signed(1'sb0)),({3{(s6)<=(1'sb1)}})<<(u0)})})))<<<((($signed(s3))<<((3'sb011)&(u3)))+((ctrl[5]?4'sb1010:(ctrl[2]?(ctrl[4]?(s5)>>>((ctrl[1]?s7:((s0)-(1'sb0))>=(+(6'sb101100)))):s3):$signed($unsigned(5'b11111))))));
endmodule
