INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/axil_conv2D.hlsrun_csim_summary, at Wed May 21 15:27:13 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D -config /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg -cmdlineconfig /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Wed May 21 15:27:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/ares/tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ares' on host 'ares' (Linux_x86_64 version 5.15.0-139-generic) on Wed May 21 15:27:19 WEST 2025
INFO: [HLS 200-10] On os Linux Mint 21.2
INFO: [HLS 200-10] In directory '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls'
INFO: [HLS 200-2005] Using work_dir /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_files/hls/axil_conv2D.cpp' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_files/hls/axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_files/hls/axil_conv2D.h' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_files/hls/axil_conv2D.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_files/hls/tb_axil_conv2D.cpp' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_files/hls/tb_axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_conv2D' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg400-1' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../lab1_files/hls/tb_axil_conv2D.cpp in debug mode
   Generating csim.exe
Input Image
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
200 201 202 203 204 205 206 207 
Output Image
 201  202  203  204  205  206 
 201  202  203  204  205  206 
 201  202  203  204  205  206 
 201  202  203  204  205  206 
 201  202  203  204  205  206 
 201  202  203  204  205  206 
0,0: 0 != 201
0,1: 0 != 202
0,2: 0 != 203
0,3: 0 != 204
0,4: 0 != 205
0,5: 0 != 206
1,0: 0 != 201
1,1: 0 != 202
1,2: 0 != 203
1,3: 0 != 204
1,4: 0 != 205
1,5: 0 != 206
2,0: 0 != 201
2,1: 0 != 202
2,2: 0 != 203
2,3: 0 != 204
2,4: 0 != 205
2,5: 0 != 206
3,0: 0 != 201
3,1: 0 != 202
3,2: 0 != 203
3,3: 0 != 204
3,4: 0 != 205
3,5: 0 != 206
4,0: 0 != 201
4,1: 0 != 202
4,2: 0 != 203
4,3: 0 != 204
4,4: 0 != 205
4,5: 0 != 206
5,0: 0 != 201
5,1: 0 != 202
5,2: 0 != 203
5,3: 0 != 204
5,4: 0 != 205
5,5: 0 != 206
@E Simulation failed: Function 'main' returns nonzero value '36'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 7.89 seconds. Total CPU system time: 0.63 seconds. Total elapsed time: 8.21 seconds; peak allocated memory: 257.383 MB.
