ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB242:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 2


  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 41 3 view .LVU1
  38              		.loc 1 41 18 is_stmt 0 view .LVU2
  39 0002 0F48     		ldr	r0, .L5
  40 0004 0F4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 42 3 is_stmt 1 view .LVU3
  43              		.loc 1 42 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
  46              		.loc 1 43 3 is_stmt 1 view .LVU5
  47              		.loc 1 43 24 is_stmt 0 view .LVU6
  48 000e 4FF40043 		mov	r3, #32768
  49 0012 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 44 3 is_stmt 1 view .LVU7
  51              		.loc 1 44 23 is_stmt 0 view .LVU8
  52 0014 0023     		movs	r3, #0
  53 0016 C360     		str	r3, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 45 3 is_stmt 1 view .LVU9
  55              		.loc 1 45 26 is_stmt 0 view .LVU10
  56 0018 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 46 3 is_stmt 1 view .LVU11
  58              		.loc 1 46 23 is_stmt 0 view .LVU12
  59 001a 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 47 3 is_stmt 1 view .LVU13
  61              		.loc 1 47 18 is_stmt 0 view .LVU14
  62 001c 4FF40072 		mov	r2, #512
  63 0020 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  64              		.loc 1 48 3 is_stmt 1 view .LVU15
  65              		.loc 1 48 32 is_stmt 0 view .LVU16
  66 0022 0822     		movs	r2, #8
  67 0024 C261     		str	r2, [r0, #28]
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 3


  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  68              		.loc 1 49 3 is_stmt 1 view .LVU17
  69              		.loc 1 49 23 is_stmt 0 view .LVU18
  70 0026 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU19
  72              		.loc 1 50 21 is_stmt 0 view .LVU20
  73 0028 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 51 3 is_stmt 1 view .LVU21
  75              		.loc 1 51 29 is_stmt 0 view .LVU22
  76 002a 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  77              		.loc 1 52 3 is_stmt 1 view .LVU23
  78              		.loc 1 52 28 is_stmt 0 view .LVU24
  79 002c 0A23     		movs	r3, #10
  80 002e C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  81              		.loc 1 53 3 is_stmt 1 view .LVU25
  82              		.loc 1 53 7 is_stmt 0 view .LVU26
  83 0030 FFF7FEFF 		bl	HAL_SPI_Init
  84              	.LVL0:
  85              		.loc 1 53 6 discriminator 1 view .LVU27
  86 0034 00B9     		cbnz	r0, .L4
  87              	.L1:
  54:Core/Src/spi.c ****   {
  55:Core/Src/spi.c ****     Error_Handler();
  56:Core/Src/spi.c ****   }
  57:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** }
  88              		.loc 1 61 1 view .LVU28
  89 0036 08BD     		pop	{r3, pc}
  90              	.L4:
  55:Core/Src/spi.c ****   }
  91              		.loc 1 55 5 is_stmt 1 view .LVU29
  92 0038 FFF7FEFF 		bl	Error_Handler
  93              	.LVL1:
  94              		.loc 1 61 1 is_stmt 0 view .LVU30
  95 003c FBE7     		b	.L1
  96              	.L6:
  97 003e 00BF     		.align	2
  98              	.L5:
  99 0040 00000000 		.word	hspi1
 100 0044 00300140 		.word	1073819648
 101              		.cfi_endproc
 102              	.LFE242:
 104              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 105              		.align	1
 106              		.global	HAL_SPI_MspInit
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	HAL_SPI_MspInit:
 112              	.LVL2:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 4


 113              	.LFB243:
  62:Core/Src/spi.c **** 
  63:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  64:Core/Src/spi.c **** {
 114              		.loc 1 64 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 32
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 64 1 is_stmt 0 view .LVU32
 119 0000 30B5     		push	{r4, r5, lr}
 120              		.cfi_def_cfa_offset 12
 121              		.cfi_offset 4, -12
 122              		.cfi_offset 5, -8
 123              		.cfi_offset 14, -4
 124 0002 89B0     		sub	sp, sp, #36
 125              		.cfi_def_cfa_offset 48
  65:Core/Src/spi.c **** 
  66:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 126              		.loc 1 66 3 is_stmt 1 view .LVU33
 127              		.loc 1 66 20 is_stmt 0 view .LVU34
 128 0004 0023     		movs	r3, #0
 129 0006 0393     		str	r3, [sp, #12]
 130 0008 0493     		str	r3, [sp, #16]
 131 000a 0593     		str	r3, [sp, #20]
 132 000c 0693     		str	r3, [sp, #24]
 133 000e 0793     		str	r3, [sp, #28]
  67:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 134              		.loc 1 67 3 is_stmt 1 view .LVU35
 135              		.loc 1 67 15 is_stmt 0 view .LVU36
 136 0010 0268     		ldr	r2, [r0]
 137              		.loc 1 67 5 view .LVU37
 138 0012 254B     		ldr	r3, .L13
 139 0014 9A42     		cmp	r2, r3
 140 0016 01D0     		beq	.L11
 141              	.LVL3:
 142              	.L7:
  68:Core/Src/spi.c ****   {
  69:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  70:Core/Src/spi.c **** 
  71:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  72:Core/Src/spi.c ****     /* SPI1 clock enable */
  73:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  74:Core/Src/spi.c **** 
  75:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  77:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  78:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  79:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     /* SPI1 DMA Init */
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 5


  89:Core/Src/spi.c ****     /* SPI1_TX Init */
  90:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
  91:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
  92:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
  93:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
  95:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  96:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  97:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
  98:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
  99:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 100:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 101:Core/Src/spi.c ****     {
 102:Core/Src/spi.c ****       Error_Handler();
 103:Core/Src/spi.c ****     }
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 108:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 109:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Core/Src/spi.c ****   }
 114:Core/Src/spi.c **** }
 143              		.loc 1 114 1 view .LVU38
 144 0018 09B0     		add	sp, sp, #36
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 12
 147              		@ sp needed
 148 001a 30BD     		pop	{r4, r5, pc}
 149              	.LVL4:
 150              	.L11:
 151              		.cfi_restore_state
 152              		.loc 1 114 1 view .LVU39
 153 001c 0446     		mov	r4, r0
  73:Core/Src/spi.c **** 
 154              		.loc 1 73 5 is_stmt 1 view .LVU40
 155              	.LBB2:
  73:Core/Src/spi.c **** 
 156              		.loc 1 73 5 view .LVU41
 157 001e 0025     		movs	r5, #0
 158 0020 0195     		str	r5, [sp, #4]
  73:Core/Src/spi.c **** 
 159              		.loc 1 73 5 view .LVU42
 160 0022 03F58433 		add	r3, r3, #67584
 161 0026 5A6C     		ldr	r2, [r3, #68]
 162 0028 42F48052 		orr	r2, r2, #4096
 163 002c 5A64     		str	r2, [r3, #68]
  73:Core/Src/spi.c **** 
 164              		.loc 1 73 5 view .LVU43
 165 002e 5A6C     		ldr	r2, [r3, #68]
 166 0030 02F48052 		and	r2, r2, #4096
 167 0034 0192     		str	r2, [sp, #4]
  73:Core/Src/spi.c **** 
 168              		.loc 1 73 5 view .LVU44
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 6


 169 0036 019A     		ldr	r2, [sp, #4]
 170              	.LBE2:
  73:Core/Src/spi.c **** 
 171              		.loc 1 73 5 view .LVU45
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 172              		.loc 1 75 5 view .LVU46
 173              	.LBB3:
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 174              		.loc 1 75 5 view .LVU47
 175 0038 0295     		str	r5, [sp, #8]
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 75 5 view .LVU48
 177 003a 1A6B     		ldr	r2, [r3, #48]
 178 003c 42F00102 		orr	r2, r2, #1
 179 0040 1A63     		str	r2, [r3, #48]
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 75 5 view .LVU49
 181 0042 1B6B     		ldr	r3, [r3, #48]
 182 0044 03F00103 		and	r3, r3, #1
 183 0048 0293     		str	r3, [sp, #8]
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 184              		.loc 1 75 5 view .LVU50
 185 004a 029B     		ldr	r3, [sp, #8]
 186              	.LBE3:
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 187              		.loc 1 75 5 view .LVU51
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 81 5 view .LVU52
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 81 25 is_stmt 0 view .LVU53
 190 004c E023     		movs	r3, #224
 191 004e 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 82 5 is_stmt 1 view .LVU54
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 82 26 is_stmt 0 view .LVU55
 194 0050 0223     		movs	r3, #2
 195 0052 0493     		str	r3, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 196              		.loc 1 83 5 is_stmt 1 view .LVU56
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 197              		.loc 1 84 5 view .LVU57
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 198              		.loc 1 85 5 view .LVU58
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 85 31 is_stmt 0 view .LVU59
 200 0054 0523     		movs	r3, #5
 201 0056 0793     		str	r3, [sp, #28]
  86:Core/Src/spi.c **** 
 202              		.loc 1 86 5 is_stmt 1 view .LVU60
 203 0058 03A9     		add	r1, sp, #12
 204 005a 1448     		ldr	r0, .L13+4
 205              	.LVL5:
  86:Core/Src/spi.c **** 
 206              		.loc 1 86 5 is_stmt 0 view .LVU61
 207 005c FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL6:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 7


  90:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 209              		.loc 1 90 5 is_stmt 1 view .LVU62
  90:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 210              		.loc 1 90 27 is_stmt 0 view .LVU63
 211 0060 1348     		ldr	r0, .L13+8
 212 0062 144B     		ldr	r3, .L13+12
 213 0064 0360     		str	r3, [r0]
  91:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 214              		.loc 1 91 5 is_stmt 1 view .LVU64
  91:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 215              		.loc 1 91 31 is_stmt 0 view .LVU65
 216 0066 4FF0C063 		mov	r3, #100663296
 217 006a 4360     		str	r3, [r0, #4]
  92:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 218              		.loc 1 92 5 is_stmt 1 view .LVU66
  92:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 219              		.loc 1 92 33 is_stmt 0 view .LVU67
 220 006c 4023     		movs	r3, #64
 221 006e 8360     		str	r3, [r0, #8]
  93:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 222              		.loc 1 93 5 is_stmt 1 view .LVU68
  93:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 223              		.loc 1 93 33 is_stmt 0 view .LVU69
 224 0070 C560     		str	r5, [r0, #12]
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 225              		.loc 1 94 5 is_stmt 1 view .LVU70
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 226              		.loc 1 94 30 is_stmt 0 view .LVU71
 227 0072 4FF48063 		mov	r3, #1024
 228 0076 0361     		str	r3, [r0, #16]
  95:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 229              		.loc 1 95 5 is_stmt 1 view .LVU72
  95:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 230              		.loc 1 95 43 is_stmt 0 view .LVU73
 231 0078 4561     		str	r5, [r0, #20]
  96:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 232              		.loc 1 96 5 is_stmt 1 view .LVU74
  96:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 233              		.loc 1 96 40 is_stmt 0 view .LVU75
 234 007a 8561     		str	r5, [r0, #24]
  97:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 97 5 is_stmt 1 view .LVU76
  97:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 236              		.loc 1 97 28 is_stmt 0 view .LVU77
 237 007c C561     		str	r5, [r0, #28]
  98:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 238              		.loc 1 98 5 is_stmt 1 view .LVU78
  98:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 239              		.loc 1 98 32 is_stmt 0 view .LVU79
 240 007e 0562     		str	r5, [r0, #32]
  99:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 241              		.loc 1 99 5 is_stmt 1 view .LVU80
  99:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 242              		.loc 1 99 32 is_stmt 0 view .LVU81
 243 0080 4562     		str	r5, [r0, #36]
 100:Core/Src/spi.c ****     {
 244              		.loc 1 100 5 is_stmt 1 view .LVU82
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 8


 100:Core/Src/spi.c ****     {
 245              		.loc 1 100 9 is_stmt 0 view .LVU83
 246 0082 FFF7FEFF 		bl	HAL_DMA_Init
 247              	.LVL7:
 100:Core/Src/spi.c ****     {
 248              		.loc 1 100 8 discriminator 1 view .LVU84
 249 0086 58B9     		cbnz	r0, .L12
 250              	.L9:
 105:Core/Src/spi.c **** 
 251              		.loc 1 105 5 is_stmt 1 view .LVU85
 105:Core/Src/spi.c **** 
 252              		.loc 1 105 5 view .LVU86
 253 0088 094B     		ldr	r3, .L13+8
 254 008a A364     		str	r3, [r4, #72]
 105:Core/Src/spi.c **** 
 255              		.loc 1 105 5 view .LVU87
 256 008c 9C63     		str	r4, [r3, #56]
 105:Core/Src/spi.c **** 
 257              		.loc 1 105 5 view .LVU88
 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 258              		.loc 1 108 5 view .LVU89
 259 008e 0022     		movs	r2, #0
 260 0090 1146     		mov	r1, r2
 261 0092 2320     		movs	r0, #35
 262 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 263              	.LVL8:
 109:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 264              		.loc 1 109 5 view .LVU90
 265 0098 2320     		movs	r0, #35
 266 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 267              	.LVL9:
 268              		.loc 1 114 1 is_stmt 0 view .LVU91
 269 009e BBE7     		b	.L7
 270              	.L12:
 102:Core/Src/spi.c ****     }
 271              		.loc 1 102 7 is_stmt 1 view .LVU92
 272 00a0 FFF7FEFF 		bl	Error_Handler
 273              	.LVL10:
 274 00a4 F0E7     		b	.L9
 275              	.L14:
 276 00a6 00BF     		.align	2
 277              	.L13:
 278 00a8 00300140 		.word	1073819648
 279 00ac 00000240 		.word	1073872896
 280 00b0 00000000 		.word	hdma_spi1_tx
 281 00b4 58640240 		.word	1073898584
 282              		.cfi_endproc
 283              	.LFE243:
 285              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_SPI_MspDeInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	HAL_SPI_MspDeInit:
 293              	.LVL11:
 294              	.LFB244:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 9


 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 117:Core/Src/spi.c **** {
 295              		.loc 1 117 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 299              		.loc 1 119 3 view .LVU94
 300              		.loc 1 119 15 is_stmt 0 view .LVU95
 301 0000 0268     		ldr	r2, [r0]
 302              		.loc 1 119 5 view .LVU96
 303 0002 0B4B     		ldr	r3, .L22
 304 0004 9A42     		cmp	r2, r3
 305 0006 00D0     		beq	.L21
 306 0008 7047     		bx	lr
 307              	.L21:
 117:Core/Src/spi.c **** 
 308              		.loc 1 117 1 view .LVU97
 309 000a 10B5     		push	{r4, lr}
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 4, -8
 312              		.cfi_offset 14, -4
 313 000c 0446     		mov	r4, r0
 120:Core/Src/spi.c ****   {
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 124:Core/Src/spi.c ****     /* Peripheral clock disable */
 125:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 314              		.loc 1 125 5 is_stmt 1 view .LVU98
 315 000e 094A     		ldr	r2, .L22+4
 316 0010 536C     		ldr	r3, [r2, #68]
 317 0012 23F48053 		bic	r3, r3, #4096
 318 0016 5364     		str	r3, [r2, #68]
 126:Core/Src/spi.c **** 
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 128:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 129:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 130:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 131:Core/Src/spi.c ****     */
 132:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 319              		.loc 1 132 5 view .LVU99
 320 0018 E021     		movs	r1, #224
 321 001a 0748     		ldr	r0, .L22+8
 322              	.LVL12:
 323              		.loc 1 132 5 is_stmt 0 view .LVU100
 324 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 325              	.LVL13:
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 135:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 326              		.loc 1 135 5 is_stmt 1 view .LVU101
 327 0020 A06C     		ldr	r0, [r4, #72]
 328 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 329              	.LVL14:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 10


 136:Core/Src/spi.c **** 
 137:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 138:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 330              		.loc 1 138 5 view .LVU102
 331 0026 2320     		movs	r0, #35
 332 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 333              	.LVL15:
 139:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 140:Core/Src/spi.c **** 
 141:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 142:Core/Src/spi.c ****   }
 143:Core/Src/spi.c **** }
 334              		.loc 1 143 1 is_stmt 0 view .LVU103
 335 002c 10BD     		pop	{r4, pc}
 336              	.LVL16:
 337              	.L23:
 338              		.loc 1 143 1 view .LVU104
 339 002e 00BF     		.align	2
 340              	.L22:
 341 0030 00300140 		.word	1073819648
 342 0034 00380240 		.word	1073887232
 343 0038 00000240 		.word	1073872896
 344              		.cfi_endproc
 345              	.LFE244:
 347              		.global	hdma_spi1_tx
 348              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 349              		.align	2
 352              	hdma_spi1_tx:
 353 0000 00000000 		.space	96
 353      00000000 
 353      00000000 
 353      00000000 
 353      00000000 
 354              		.global	hspi1
 355              		.section	.bss.hspi1,"aw",%nobits
 356              		.align	2
 359              	hspi1:
 360 0000 00000000 		.space	88
 360      00000000 
 360      00000000 
 360      00000000 
 360      00000000 
 361              		.text
 362              	.Letext0:
 363              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 364              		.file 3 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 365              		.file 4 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 366              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 367              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 368              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 369              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 370              		.file 9 "Core/Inc/spi.h"
 371              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 372              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:21     .text.MX_SPI1_Init:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:99     .text.MX_SPI1_Init:00000040 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:359    .bss.hspi1:00000000 hspi1
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:105    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:111    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:278    .text.HAL_SPI_MspInit:000000a8 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:352    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:286    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:292    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:341    .text.HAL_SPI_MspDeInit:00000030 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:349    .bss.hdma_spi1_tx:00000000 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccKDRbev.s:356    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
