###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       161052   # Number of WRITE/WRITEP commands
num_reads_done                 =       736846   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       578833   # Number of read row buffer hits
num_read_cmds                  =       736851   # Number of READ/READP commands
num_writes_done                =       161077   # Number of read requests issued
num_write_row_hits             =       128275   # Number of write row buffer hits
num_act_cmds                   =       191736   # Number of ACT commands
num_pre_cmds                   =       191706   # Number of PRE commands
num_ondemand_pres              =       168314   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9346321   # Cyles of rank active rank.0
rank_active_cycles.1           =      9113118   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       653679   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       886882   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       847763   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10745   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9691   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3595   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          603   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          657   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          999   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1019   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2014   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19876   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           32   # Write cmd latency (cycles)
write_latency[20-39]           =          262   # Write cmd latency (cycles)
write_latency[40-59]           =          296   # Write cmd latency (cycles)
write_latency[60-79]           =          509   # Write cmd latency (cycles)
write_latency[80-99]           =         1043   # Write cmd latency (cycles)
write_latency[100-119]         =         1932   # Write cmd latency (cycles)
write_latency[120-139]         =         3293   # Write cmd latency (cycles)
write_latency[140-159]         =         4723   # Write cmd latency (cycles)
write_latency[160-179]         =         5674   # Write cmd latency (cycles)
write_latency[180-199]         =         6245   # Write cmd latency (cycles)
write_latency[200-]            =       137043   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       257459   # Read request latency (cycles)
read_latency[40-59]            =        83399   # Read request latency (cycles)
read_latency[60-79]            =        93001   # Read request latency (cycles)
read_latency[80-99]            =        45853   # Read request latency (cycles)
read_latency[100-119]          =        33759   # Read request latency (cycles)
read_latency[120-139]          =        26903   # Read request latency (cycles)
read_latency[140-159]          =        18154   # Read request latency (cycles)
read_latency[160-179]          =        14563   # Read request latency (cycles)
read_latency[180-199]          =        12054   # Read request latency (cycles)
read_latency[200-]             =       151700   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.03972e+08   # Write energy
read_energy                    =  2.97098e+09   # Read energy
act_energy                     =   5.2459e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.13766e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.25703e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8321e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68659e+09   # Active standby energy rank.1
average_read_latency           =      157.209   # Average read request latency (cycles)
average_interarrival           =      11.1358   # Average request interarrival latency (cycles)
total_energy                   =  1.72624e+10   # Total energy (pJ)
average_power                  =      1726.24   # Average power (mW)
average_bandwidth              =      7.66228   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       146904   # Number of WRITE/WRITEP commands
num_reads_done                 =       726752   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       546219   # Number of read row buffer hits
num_read_cmds                  =       726755   # Number of READ/READP commands
num_writes_done                =       146926   # Number of read requests issued
num_write_row_hits             =       114934   # Number of write row buffer hits
num_act_cmds                   =       213480   # Number of ACT commands
num_pre_cmds                   =       213451   # Number of PRE commands
num_ondemand_pres              =       191423   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9224761   # Cyles of rank active rank.0
rank_active_cycles.1           =      9182650   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       775239   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       817350   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       822544   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11705   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10067   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3268   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          583   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          654   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          969   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1079   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1078   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1969   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19793   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          196   # Write cmd latency (cycles)
write_latency[40-59]           =          237   # Write cmd latency (cycles)
write_latency[60-79]           =          325   # Write cmd latency (cycles)
write_latency[80-99]           =          662   # Write cmd latency (cycles)
write_latency[100-119]         =         1275   # Write cmd latency (cycles)
write_latency[120-139]         =         2367   # Write cmd latency (cycles)
write_latency[140-159]         =         3569   # Write cmd latency (cycles)
write_latency[160-179]         =         4891   # Write cmd latency (cycles)
write_latency[180-199]         =         5617   # Write cmd latency (cycles)
write_latency[200-]            =       127747   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       252381   # Read request latency (cycles)
read_latency[40-59]            =        78320   # Read request latency (cycles)
read_latency[60-79]            =        99214   # Read request latency (cycles)
read_latency[80-99]            =        47743   # Read request latency (cycles)
read_latency[100-119]          =        36010   # Read request latency (cycles)
read_latency[120-139]          =        29329   # Read request latency (cycles)
read_latency[140-159]          =        19531   # Read request latency (cycles)
read_latency[160-179]          =        15221   # Read request latency (cycles)
read_latency[180-199]          =        12679   # Read request latency (cycles)
read_latency[200-]             =       136322   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.33345e+08   # Write energy
read_energy                    =  2.93028e+09   # Read energy
act_energy                     =  5.84081e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.72115e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92328e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75625e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72997e+09   # Active standby energy rank.1
average_read_latency           =      139.381   # Average read request latency (cycles)
average_interarrival           =      11.4455   # Average request interarrival latency (cycles)
total_energy                   =   1.7203e+10   # Total energy (pJ)
average_power                  =       1720.3   # Average power (mW)
average_bandwidth              =      7.45539   # Average bandwidth
