// Seed: 266242792
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6
);
  wire id_8;
  ;
  module_2 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_2,
      id_6,
      id_4,
      id_5,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1
    , id_9,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7
);
  wire id_10;
  ;
endmodule
