

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Mon Dec 16 19:00:20 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  702880|  1920361|  702880|  1920361|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   784|   784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  2352|  2352|         3|          -|          -|   784|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 436
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / (!tmp_50)
	436  / (tmp_50)
434 --> 
	435  / true
435 --> 
	433  / true
436 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !121"   --->   Operation 437 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !125"   --->   Operation 438 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !129"   --->   Operation 439 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !133"   --->   Operation 440 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !137"   --->   Operation 441 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !141"   --->   Operation 442 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !145"   --->   Operation 443 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !149"   --->   Operation 444 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !153"   --->   Operation 445 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !157"   --->   Operation 446 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !161"   --->   Operation 447 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !165"   --->   Operation 448 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !169"   --->   Operation 449 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !173"   --->   Operation 450 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !177"   --->   Operation 451 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 452 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 453 'alloca' 'MemBank_A' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 454 'alloca' 'MemBank_B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 455 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:28]   --->   Operation 456 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:29]   --->   Operation 457 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str36, i32 1, i32 1, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:30]   --->   Operation 458 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:43]   --->   Operation 459 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.42>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 460 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:43]   --->   Operation 461 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 462 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [mnist_AXI_Stream.cpp:43]   --->   Operation 463 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [mnist_AXI_Stream.cpp:43]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%empty_30 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:44]   --->   Operation 465 'read' 'empty_30' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_30, 0" [mnist_AXI_Stream.cpp:44]   --->   Operation 466 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [mnist_AXI_Stream.cpp:45]   --->   Operation 467 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %tmp_s" [mnist_AXI_Stream.cpp:45]   --->   Operation 468 'getelementptr' 'MemBank_A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %MemBank_A_addr, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 469 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:43]   --->   Operation 470 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 471 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:48]   --->   Operation 471 'call' <Predicate = (exitcond)> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 472 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:48]   --->   Operation 472 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 473 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:52]   --->   Operation 473 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 474 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:52]   --->   Operation 474 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 475 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:57]   --->   Operation 475 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 476 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:57]   --->   Operation 476 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 477 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:62]   --->   Operation 477 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 478 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:62]   --->   Operation 478 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.42>
ST_10 : Operation 479 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:66]   --->   Operation 479 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 480 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:66]   --->   Operation 480 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 481 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:70]   --->   Operation 481 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 482 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:70]   --->   Operation 482 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 483 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:75]   --->   Operation 483 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 484 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:75]   --->   Operation 484 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.76>
ST_16 : Operation 485 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:80]   --->   Operation 485 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 486 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:80]   --->   Operation 486 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.42>
ST_18 : Operation 487 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:84]   --->   Operation 487 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 488 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:84]   --->   Operation 488 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 489 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:88]   --->   Operation 489 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 490 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:88]   --->   Operation 490 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 491 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:93]   --->   Operation 491 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 492 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:93]   --->   Operation 492 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.76>
ST_24 : Operation 493 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:98]   --->   Operation 493 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 494 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:98]   --->   Operation 494 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.42>
ST_26 : Operation 495 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:102]   --->   Operation 495 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 496 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:102]   --->   Operation 496 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.76>
ST_28 : Operation 497 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:106]   --->   Operation 497 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 498 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:106]   --->   Operation 498 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 499 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:111]   --->   Operation 499 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 500 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:111]   --->   Operation 500 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.76>
ST_32 : Operation 501 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:116]   --->   Operation 501 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 502 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:116]   --->   Operation 502 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.42>
ST_34 : Operation 503 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:120]   --->   Operation 503 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 504 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:120]   --->   Operation 504 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.76>
ST_36 : Operation 505 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:124]   --->   Operation 505 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 506 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:124]   --->   Operation 506 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 507 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:129]   --->   Operation 507 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 508 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:129]   --->   Operation 508 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 509 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 0" [mnist_AXI_Stream.cpp:136]   --->   Operation 509 'getelementptr' 'MemBank_B_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 510 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 510 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_40 : Operation 511 [1/1] (0.00ns)   --->   "%MemBank_B_addr_1 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 1" [mnist_AXI_Stream.cpp:136]   --->   Operation 511 'getelementptr' 'MemBank_B_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 512 [2/2] (3.25ns)   --->   "%MemBank_B_load_1 = load i16* %MemBank_B_addr_1, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 512 'load' 'MemBank_B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 513 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 513 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 514 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 0" [mnist_AXI_Stream.cpp:136]   --->   Operation 514 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 515 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 516 [1/2] (3.25ns)   --->   "%MemBank_B_load_1 = load i16* %MemBank_B_addr_1, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 516 'load' 'MemBank_B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 517 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_11 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 1" [mnist_AXI_Stream.cpp:136]   --->   Operation 517 'getelementptr' 'MemBank_Out_addr_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 518 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_1, i16* %MemBank_Out_addr_11, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 519 [1/1] (0.00ns)   --->   "%MemBank_B_addr_2 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 519 'getelementptr' 'MemBank_B_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 520 [2/2] (3.25ns)   --->   "%MemBank_B_load_2 = load i16* %MemBank_B_addr_2, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 520 'load' 'MemBank_B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 521 [1/1] (0.00ns)   --->   "%MemBank_B_addr_3 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 3" [mnist_AXI_Stream.cpp:136]   --->   Operation 521 'getelementptr' 'MemBank_B_addr_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 522 [2/2] (3.25ns)   --->   "%MemBank_B_load_3 = load i16* %MemBank_B_addr_3, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 522 'load' 'MemBank_B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 42 <SV = 41> <Delay = 6.50>
ST_42 : Operation 523 [1/2] (3.25ns)   --->   "%MemBank_B_load_2 = load i16* %MemBank_B_addr_2, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 523 'load' 'MemBank_B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 524 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_2 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 524 'getelementptr' 'MemBank_Out_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 525 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_2, i16* %MemBank_Out_addr_2, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 526 [1/2] (3.25ns)   --->   "%MemBank_B_load_3 = load i16* %MemBank_B_addr_3, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 526 'load' 'MemBank_B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 527 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_3 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 3" [mnist_AXI_Stream.cpp:136]   --->   Operation 527 'getelementptr' 'MemBank_Out_addr_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 528 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_3, i16* %MemBank_Out_addr_3, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 529 [1/1] (0.00ns)   --->   "%MemBank_B_addr_4 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 529 'getelementptr' 'MemBank_B_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 530 [2/2] (3.25ns)   --->   "%MemBank_B_load_4 = load i16* %MemBank_B_addr_4, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 530 'load' 'MemBank_B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 531 [1/1] (0.00ns)   --->   "%MemBank_B_addr_5 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 5" [mnist_AXI_Stream.cpp:136]   --->   Operation 531 'getelementptr' 'MemBank_B_addr_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 532 [2/2] (3.25ns)   --->   "%MemBank_B_load_5 = load i16* %MemBank_B_addr_5, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 532 'load' 'MemBank_B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 43 <SV = 42> <Delay = 6.50>
ST_43 : Operation 533 [1/2] (3.25ns)   --->   "%MemBank_B_load_4 = load i16* %MemBank_B_addr_4, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 533 'load' 'MemBank_B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 534 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_4 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 534 'getelementptr' 'MemBank_Out_addr_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 535 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_4, i16* %MemBank_Out_addr_4, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 536 [1/2] (3.25ns)   --->   "%MemBank_B_load_5 = load i16* %MemBank_B_addr_5, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 536 'load' 'MemBank_B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 537 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_5 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 5" [mnist_AXI_Stream.cpp:136]   --->   Operation 537 'getelementptr' 'MemBank_Out_addr_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 538 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_5, i16* %MemBank_Out_addr_5, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 539 [1/1] (0.00ns)   --->   "%MemBank_B_addr_6 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 6" [mnist_AXI_Stream.cpp:136]   --->   Operation 539 'getelementptr' 'MemBank_B_addr_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 540 [2/2] (3.25ns)   --->   "%MemBank_B_load_6 = load i16* %MemBank_B_addr_6, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 540 'load' 'MemBank_B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 541 [1/1] (0.00ns)   --->   "%MemBank_B_addr_7 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 7" [mnist_AXI_Stream.cpp:136]   --->   Operation 541 'getelementptr' 'MemBank_B_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 542 [2/2] (3.25ns)   --->   "%MemBank_B_load_7 = load i16* %MemBank_B_addr_7, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 542 'load' 'MemBank_B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 44 <SV = 43> <Delay = 6.50>
ST_44 : Operation 543 [1/2] (3.25ns)   --->   "%MemBank_B_load_6 = load i16* %MemBank_B_addr_6, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 543 'load' 'MemBank_B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 544 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_6 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 6" [mnist_AXI_Stream.cpp:136]   --->   Operation 544 'getelementptr' 'MemBank_Out_addr_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 545 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_6, i16* %MemBank_Out_addr_6, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 546 [1/2] (3.25ns)   --->   "%MemBank_B_load_7 = load i16* %MemBank_B_addr_7, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 546 'load' 'MemBank_B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 547 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_7 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 7" [mnist_AXI_Stream.cpp:136]   --->   Operation 547 'getelementptr' 'MemBank_Out_addr_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 548 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_7, i16* %MemBank_Out_addr_7, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 549 [1/1] (0.00ns)   --->   "%MemBank_B_addr_8 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 549 'getelementptr' 'MemBank_B_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 550 [2/2] (3.25ns)   --->   "%MemBank_B_load_8 = load i16* %MemBank_B_addr_8, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 550 'load' 'MemBank_B_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 551 [1/1] (0.00ns)   --->   "%MemBank_B_addr_9 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 9" [mnist_AXI_Stream.cpp:136]   --->   Operation 551 'getelementptr' 'MemBank_B_addr_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 552 [2/2] (3.25ns)   --->   "%MemBank_B_load_9 = load i16* %MemBank_B_addr_9, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 552 'load' 'MemBank_B_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 45 <SV = 44> <Delay = 6.50>
ST_45 : Operation 553 [1/2] (3.25ns)   --->   "%MemBank_B_load_8 = load i16* %MemBank_B_addr_8, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 553 'load' 'MemBank_B_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 554 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_8 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 554 'getelementptr' 'MemBank_Out_addr_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 555 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_8, i16* %MemBank_Out_addr_8, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 555 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 556 [1/2] (3.25ns)   --->   "%MemBank_B_load_9 = load i16* %MemBank_B_addr_9, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 556 'load' 'MemBank_B_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 557 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_9 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 9" [mnist_AXI_Stream.cpp:136]   --->   Operation 557 'getelementptr' 'MemBank_Out_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 558 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_9, i16* %MemBank_Out_addr_9, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 559 [1/1] (0.00ns)   --->   "%MemBank_B_addr_10 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 10" [mnist_AXI_Stream.cpp:136]   --->   Operation 559 'getelementptr' 'MemBank_B_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 560 [2/2] (3.25ns)   --->   "%MemBank_B_load_10 = load i16* %MemBank_B_addr_10, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 560 'load' 'MemBank_B_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 561 [1/1] (0.00ns)   --->   "%MemBank_B_addr_11 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 11" [mnist_AXI_Stream.cpp:136]   --->   Operation 561 'getelementptr' 'MemBank_B_addr_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 562 [2/2] (3.25ns)   --->   "%MemBank_B_load_11 = load i16* %MemBank_B_addr_11, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 562 'load' 'MemBank_B_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 46 <SV = 45> <Delay = 6.50>
ST_46 : Operation 563 [1/2] (3.25ns)   --->   "%MemBank_B_load_10 = load i16* %MemBank_B_addr_10, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 563 'load' 'MemBank_B_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 564 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_10 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 10" [mnist_AXI_Stream.cpp:136]   --->   Operation 564 'getelementptr' 'MemBank_Out_addr_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 565 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_10, i16* %MemBank_Out_addr_10, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 566 [1/2] (3.25ns)   --->   "%MemBank_B_load_11 = load i16* %MemBank_B_addr_11, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 566 'load' 'MemBank_B_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 567 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_112 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 11" [mnist_AXI_Stream.cpp:136]   --->   Operation 567 'getelementptr' 'MemBank_Out_addr_112' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 568 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_11, i16* %MemBank_Out_addr_112, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 569 [1/1] (0.00ns)   --->   "%MemBank_B_addr_12 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 12" [mnist_AXI_Stream.cpp:136]   --->   Operation 569 'getelementptr' 'MemBank_B_addr_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 570 [2/2] (3.25ns)   --->   "%MemBank_B_load_12 = load i16* %MemBank_B_addr_12, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 570 'load' 'MemBank_B_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 571 [1/1] (0.00ns)   --->   "%MemBank_B_addr_13 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 13" [mnist_AXI_Stream.cpp:136]   --->   Operation 571 'getelementptr' 'MemBank_B_addr_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 572 [2/2] (3.25ns)   --->   "%MemBank_B_load_13 = load i16* %MemBank_B_addr_13, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 572 'load' 'MemBank_B_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 47 <SV = 46> <Delay = 6.50>
ST_47 : Operation 573 [1/2] (3.25ns)   --->   "%MemBank_B_load_12 = load i16* %MemBank_B_addr_12, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 573 'load' 'MemBank_B_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 574 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_12 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 12" [mnist_AXI_Stream.cpp:136]   --->   Operation 574 'getelementptr' 'MemBank_Out_addr_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 575 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_12, i16* %MemBank_Out_addr_12, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 575 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 576 [1/2] (3.25ns)   --->   "%MemBank_B_load_13 = load i16* %MemBank_B_addr_13, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 576 'load' 'MemBank_B_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 577 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_13 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 13" [mnist_AXI_Stream.cpp:136]   --->   Operation 577 'getelementptr' 'MemBank_Out_addr_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 578 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_13, i16* %MemBank_Out_addr_13, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 579 [1/1] (0.00ns)   --->   "%MemBank_B_addr_14 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 14" [mnist_AXI_Stream.cpp:136]   --->   Operation 579 'getelementptr' 'MemBank_B_addr_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 580 [2/2] (3.25ns)   --->   "%MemBank_B_load_14 = load i16* %MemBank_B_addr_14, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 580 'load' 'MemBank_B_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 581 [1/1] (0.00ns)   --->   "%MemBank_B_addr_15 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 15" [mnist_AXI_Stream.cpp:136]   --->   Operation 581 'getelementptr' 'MemBank_B_addr_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 582 [2/2] (3.25ns)   --->   "%MemBank_B_load_15 = load i16* %MemBank_B_addr_15, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 582 'load' 'MemBank_B_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 48 <SV = 47> <Delay = 6.50>
ST_48 : Operation 583 [1/2] (3.25ns)   --->   "%MemBank_B_load_14 = load i16* %MemBank_B_addr_14, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 583 'load' 'MemBank_B_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 584 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_14 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 14" [mnist_AXI_Stream.cpp:136]   --->   Operation 584 'getelementptr' 'MemBank_Out_addr_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 585 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_14, i16* %MemBank_Out_addr_14, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 585 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 586 [1/2] (3.25ns)   --->   "%MemBank_B_load_15 = load i16* %MemBank_B_addr_15, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 586 'load' 'MemBank_B_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 587 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_15 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 15" [mnist_AXI_Stream.cpp:136]   --->   Operation 587 'getelementptr' 'MemBank_Out_addr_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 588 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_15, i16* %MemBank_Out_addr_15, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 589 [1/1] (0.00ns)   --->   "%MemBank_B_addr_16 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 589 'getelementptr' 'MemBank_B_addr_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 590 [2/2] (3.25ns)   --->   "%MemBank_B_load_16 = load i16* %MemBank_B_addr_16, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 590 'load' 'MemBank_B_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 591 [1/1] (0.00ns)   --->   "%MemBank_B_addr_17 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 17" [mnist_AXI_Stream.cpp:136]   --->   Operation 591 'getelementptr' 'MemBank_B_addr_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 592 [2/2] (3.25ns)   --->   "%MemBank_B_load_17 = load i16* %MemBank_B_addr_17, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 592 'load' 'MemBank_B_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 49 <SV = 48> <Delay = 6.50>
ST_49 : Operation 593 [1/2] (3.25ns)   --->   "%MemBank_B_load_16 = load i16* %MemBank_B_addr_16, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 593 'load' 'MemBank_B_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 594 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_16 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 594 'getelementptr' 'MemBank_Out_addr_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 595 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_16, i16* %MemBank_Out_addr_16, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 595 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 596 [1/2] (3.25ns)   --->   "%MemBank_B_load_17 = load i16* %MemBank_B_addr_17, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 596 'load' 'MemBank_B_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 597 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_17 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 17" [mnist_AXI_Stream.cpp:136]   --->   Operation 597 'getelementptr' 'MemBank_Out_addr_17' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 598 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_17, i16* %MemBank_Out_addr_17, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 599 [1/1] (0.00ns)   --->   "%MemBank_B_addr_18 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 18" [mnist_AXI_Stream.cpp:136]   --->   Operation 599 'getelementptr' 'MemBank_B_addr_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 600 [2/2] (3.25ns)   --->   "%MemBank_B_load_18 = load i16* %MemBank_B_addr_18, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 600 'load' 'MemBank_B_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 601 [1/1] (0.00ns)   --->   "%MemBank_B_addr_19 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 19" [mnist_AXI_Stream.cpp:136]   --->   Operation 601 'getelementptr' 'MemBank_B_addr_19' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 602 [2/2] (3.25ns)   --->   "%MemBank_B_load_19 = load i16* %MemBank_B_addr_19, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 602 'load' 'MemBank_B_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 50 <SV = 49> <Delay = 6.50>
ST_50 : Operation 603 [1/2] (3.25ns)   --->   "%MemBank_B_load_18 = load i16* %MemBank_B_addr_18, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 603 'load' 'MemBank_B_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 604 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_18 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 18" [mnist_AXI_Stream.cpp:136]   --->   Operation 604 'getelementptr' 'MemBank_Out_addr_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 605 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_18, i16* %MemBank_Out_addr_18, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 605 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 606 [1/2] (3.25ns)   --->   "%MemBank_B_load_19 = load i16* %MemBank_B_addr_19, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 606 'load' 'MemBank_B_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 607 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_19 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 19" [mnist_AXI_Stream.cpp:136]   --->   Operation 607 'getelementptr' 'MemBank_Out_addr_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 608 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_19, i16* %MemBank_Out_addr_19, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 609 [1/1] (0.00ns)   --->   "%MemBank_B_addr_20 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 20" [mnist_AXI_Stream.cpp:136]   --->   Operation 609 'getelementptr' 'MemBank_B_addr_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 610 [2/2] (3.25ns)   --->   "%MemBank_B_load_20 = load i16* %MemBank_B_addr_20, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 610 'load' 'MemBank_B_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 611 [1/1] (0.00ns)   --->   "%MemBank_B_addr_21 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 21" [mnist_AXI_Stream.cpp:136]   --->   Operation 611 'getelementptr' 'MemBank_B_addr_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 612 [2/2] (3.25ns)   --->   "%MemBank_B_load_21 = load i16* %MemBank_B_addr_21, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 612 'load' 'MemBank_B_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 51 <SV = 50> <Delay = 6.50>
ST_51 : Operation 613 [1/2] (3.25ns)   --->   "%MemBank_B_load_20 = load i16* %MemBank_B_addr_20, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 613 'load' 'MemBank_B_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 614 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_20 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 20" [mnist_AXI_Stream.cpp:136]   --->   Operation 614 'getelementptr' 'MemBank_Out_addr_20' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 615 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_20, i16* %MemBank_Out_addr_20, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 616 [1/2] (3.25ns)   --->   "%MemBank_B_load_21 = load i16* %MemBank_B_addr_21, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 616 'load' 'MemBank_B_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 617 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_21 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 21" [mnist_AXI_Stream.cpp:136]   --->   Operation 617 'getelementptr' 'MemBank_Out_addr_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 618 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_21, i16* %MemBank_Out_addr_21, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 619 [1/1] (0.00ns)   --->   "%MemBank_B_addr_22 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 22" [mnist_AXI_Stream.cpp:136]   --->   Operation 619 'getelementptr' 'MemBank_B_addr_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 620 [2/2] (3.25ns)   --->   "%MemBank_B_load_22 = load i16* %MemBank_B_addr_22, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 620 'load' 'MemBank_B_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 621 [1/1] (0.00ns)   --->   "%MemBank_B_addr_23 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 23" [mnist_AXI_Stream.cpp:136]   --->   Operation 621 'getelementptr' 'MemBank_B_addr_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 622 [2/2] (3.25ns)   --->   "%MemBank_B_load_23 = load i16* %MemBank_B_addr_23, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 622 'load' 'MemBank_B_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 52 <SV = 51> <Delay = 6.50>
ST_52 : Operation 623 [1/2] (3.25ns)   --->   "%MemBank_B_load_22 = load i16* %MemBank_B_addr_22, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 623 'load' 'MemBank_B_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 624 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_22 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 22" [mnist_AXI_Stream.cpp:136]   --->   Operation 624 'getelementptr' 'MemBank_Out_addr_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 625 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_22, i16* %MemBank_Out_addr_22, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 626 [1/2] (3.25ns)   --->   "%MemBank_B_load_23 = load i16* %MemBank_B_addr_23, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 626 'load' 'MemBank_B_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 627 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_23 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 23" [mnist_AXI_Stream.cpp:136]   --->   Operation 627 'getelementptr' 'MemBank_Out_addr_23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 628 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_23, i16* %MemBank_Out_addr_23, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 629 [1/1] (0.00ns)   --->   "%MemBank_B_addr_24 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 24" [mnist_AXI_Stream.cpp:136]   --->   Operation 629 'getelementptr' 'MemBank_B_addr_24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 630 [2/2] (3.25ns)   --->   "%MemBank_B_load_24 = load i16* %MemBank_B_addr_24, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 630 'load' 'MemBank_B_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 631 [1/1] (0.00ns)   --->   "%MemBank_B_addr_25 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 25" [mnist_AXI_Stream.cpp:136]   --->   Operation 631 'getelementptr' 'MemBank_B_addr_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 632 [2/2] (3.25ns)   --->   "%MemBank_B_load_25 = load i16* %MemBank_B_addr_25, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 632 'load' 'MemBank_B_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 53 <SV = 52> <Delay = 6.50>
ST_53 : Operation 633 [1/2] (3.25ns)   --->   "%MemBank_B_load_24 = load i16* %MemBank_B_addr_24, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 633 'load' 'MemBank_B_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 634 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_24 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 24" [mnist_AXI_Stream.cpp:136]   --->   Operation 634 'getelementptr' 'MemBank_Out_addr_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 635 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_24, i16* %MemBank_Out_addr_24, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 636 [1/2] (3.25ns)   --->   "%MemBank_B_load_25 = load i16* %MemBank_B_addr_25, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 636 'load' 'MemBank_B_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 637 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_25 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 25" [mnist_AXI_Stream.cpp:136]   --->   Operation 637 'getelementptr' 'MemBank_Out_addr_25' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 638 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_25, i16* %MemBank_Out_addr_25, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 639 [1/1] (0.00ns)   --->   "%MemBank_B_addr_26 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 26" [mnist_AXI_Stream.cpp:136]   --->   Operation 639 'getelementptr' 'MemBank_B_addr_26' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 640 [2/2] (3.25ns)   --->   "%MemBank_B_load_26 = load i16* %MemBank_B_addr_26, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 640 'load' 'MemBank_B_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 641 [1/1] (0.00ns)   --->   "%MemBank_B_addr_27 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 27" [mnist_AXI_Stream.cpp:136]   --->   Operation 641 'getelementptr' 'MemBank_B_addr_27' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 642 [2/2] (3.25ns)   --->   "%MemBank_B_load_27 = load i16* %MemBank_B_addr_27, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 642 'load' 'MemBank_B_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 54 <SV = 53> <Delay = 6.50>
ST_54 : Operation 643 [1/2] (3.25ns)   --->   "%MemBank_B_load_26 = load i16* %MemBank_B_addr_26, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 643 'load' 'MemBank_B_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 644 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_26 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 26" [mnist_AXI_Stream.cpp:136]   --->   Operation 644 'getelementptr' 'MemBank_Out_addr_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 645 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_26, i16* %MemBank_Out_addr_26, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 645 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 646 [1/2] (3.25ns)   --->   "%MemBank_B_load_27 = load i16* %MemBank_B_addr_27, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 646 'load' 'MemBank_B_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 647 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_27 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 27" [mnist_AXI_Stream.cpp:136]   --->   Operation 647 'getelementptr' 'MemBank_Out_addr_27' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 648 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_27, i16* %MemBank_Out_addr_27, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 649 [1/1] (0.00ns)   --->   "%MemBank_B_addr_28 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 28" [mnist_AXI_Stream.cpp:136]   --->   Operation 649 'getelementptr' 'MemBank_B_addr_28' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 650 [2/2] (3.25ns)   --->   "%MemBank_B_load_28 = load i16* %MemBank_B_addr_28, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 650 'load' 'MemBank_B_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 651 [1/1] (0.00ns)   --->   "%MemBank_B_addr_29 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 29" [mnist_AXI_Stream.cpp:136]   --->   Operation 651 'getelementptr' 'MemBank_B_addr_29' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 652 [2/2] (3.25ns)   --->   "%MemBank_B_load_29 = load i16* %MemBank_B_addr_29, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 652 'load' 'MemBank_B_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 55 <SV = 54> <Delay = 6.50>
ST_55 : Operation 653 [1/2] (3.25ns)   --->   "%MemBank_B_load_28 = load i16* %MemBank_B_addr_28, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 653 'load' 'MemBank_B_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 654 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_28 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 28" [mnist_AXI_Stream.cpp:136]   --->   Operation 654 'getelementptr' 'MemBank_Out_addr_28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 655 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_28, i16* %MemBank_Out_addr_28, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 656 [1/2] (3.25ns)   --->   "%MemBank_B_load_29 = load i16* %MemBank_B_addr_29, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 656 'load' 'MemBank_B_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 657 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_29 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 29" [mnist_AXI_Stream.cpp:136]   --->   Operation 657 'getelementptr' 'MemBank_Out_addr_29' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 658 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_29, i16* %MemBank_Out_addr_29, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 659 [1/1] (0.00ns)   --->   "%MemBank_B_addr_30 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 30" [mnist_AXI_Stream.cpp:136]   --->   Operation 659 'getelementptr' 'MemBank_B_addr_30' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 660 [2/2] (3.25ns)   --->   "%MemBank_B_load_30 = load i16* %MemBank_B_addr_30, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 660 'load' 'MemBank_B_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 661 [1/1] (0.00ns)   --->   "%MemBank_B_addr_31 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 31" [mnist_AXI_Stream.cpp:136]   --->   Operation 661 'getelementptr' 'MemBank_B_addr_31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 662 [2/2] (3.25ns)   --->   "%MemBank_B_load_31 = load i16* %MemBank_B_addr_31, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 662 'load' 'MemBank_B_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 56 <SV = 55> <Delay = 6.50>
ST_56 : Operation 663 [1/2] (3.25ns)   --->   "%MemBank_B_load_30 = load i16* %MemBank_B_addr_30, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 663 'load' 'MemBank_B_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 664 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_30 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 30" [mnist_AXI_Stream.cpp:136]   --->   Operation 664 'getelementptr' 'MemBank_Out_addr_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 665 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_30, i16* %MemBank_Out_addr_30, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 665 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 666 [1/2] (3.25ns)   --->   "%MemBank_B_load_31 = load i16* %MemBank_B_addr_31, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 666 'load' 'MemBank_B_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 667 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_31 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 31" [mnist_AXI_Stream.cpp:136]   --->   Operation 667 'getelementptr' 'MemBank_Out_addr_31' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 668 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_31, i16* %MemBank_Out_addr_31, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 669 [1/1] (0.00ns)   --->   "%MemBank_B_addr_32 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 32" [mnist_AXI_Stream.cpp:136]   --->   Operation 669 'getelementptr' 'MemBank_B_addr_32' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 670 [2/2] (3.25ns)   --->   "%MemBank_B_load_32 = load i16* %MemBank_B_addr_32, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 670 'load' 'MemBank_B_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 671 [1/1] (0.00ns)   --->   "%MemBank_B_addr_33 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 33" [mnist_AXI_Stream.cpp:136]   --->   Operation 671 'getelementptr' 'MemBank_B_addr_33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 672 [2/2] (3.25ns)   --->   "%MemBank_B_load_33 = load i16* %MemBank_B_addr_33, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 672 'load' 'MemBank_B_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 57 <SV = 56> <Delay = 6.50>
ST_57 : Operation 673 [1/2] (3.25ns)   --->   "%MemBank_B_load_32 = load i16* %MemBank_B_addr_32, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 673 'load' 'MemBank_B_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 674 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_32 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 32" [mnist_AXI_Stream.cpp:136]   --->   Operation 674 'getelementptr' 'MemBank_Out_addr_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 675 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_32, i16* %MemBank_Out_addr_32, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 675 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 676 [1/2] (3.25ns)   --->   "%MemBank_B_load_33 = load i16* %MemBank_B_addr_33, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 676 'load' 'MemBank_B_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 677 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_33 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 33" [mnist_AXI_Stream.cpp:136]   --->   Operation 677 'getelementptr' 'MemBank_Out_addr_33' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 678 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_33, i16* %MemBank_Out_addr_33, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 679 [1/1] (0.00ns)   --->   "%MemBank_B_addr_34 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 34" [mnist_AXI_Stream.cpp:136]   --->   Operation 679 'getelementptr' 'MemBank_B_addr_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 680 [2/2] (3.25ns)   --->   "%MemBank_B_load_34 = load i16* %MemBank_B_addr_34, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 680 'load' 'MemBank_B_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 681 [1/1] (0.00ns)   --->   "%MemBank_B_addr_35 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 35" [mnist_AXI_Stream.cpp:136]   --->   Operation 681 'getelementptr' 'MemBank_B_addr_35' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 682 [2/2] (3.25ns)   --->   "%MemBank_B_load_35 = load i16* %MemBank_B_addr_35, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 682 'load' 'MemBank_B_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 58 <SV = 57> <Delay = 6.50>
ST_58 : Operation 683 [1/2] (3.25ns)   --->   "%MemBank_B_load_34 = load i16* %MemBank_B_addr_34, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 683 'load' 'MemBank_B_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 684 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_34 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 34" [mnist_AXI_Stream.cpp:136]   --->   Operation 684 'getelementptr' 'MemBank_Out_addr_34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 685 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_34, i16* %MemBank_Out_addr_34, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 686 [1/2] (3.25ns)   --->   "%MemBank_B_load_35 = load i16* %MemBank_B_addr_35, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 686 'load' 'MemBank_B_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 687 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_35 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 35" [mnist_AXI_Stream.cpp:136]   --->   Operation 687 'getelementptr' 'MemBank_Out_addr_35' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 688 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_35, i16* %MemBank_Out_addr_35, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 689 [1/1] (0.00ns)   --->   "%MemBank_B_addr_36 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 36" [mnist_AXI_Stream.cpp:136]   --->   Operation 689 'getelementptr' 'MemBank_B_addr_36' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 690 [2/2] (3.25ns)   --->   "%MemBank_B_load_36 = load i16* %MemBank_B_addr_36, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 690 'load' 'MemBank_B_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 691 [1/1] (0.00ns)   --->   "%MemBank_B_addr_37 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 37" [mnist_AXI_Stream.cpp:136]   --->   Operation 691 'getelementptr' 'MemBank_B_addr_37' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 692 [2/2] (3.25ns)   --->   "%MemBank_B_load_37 = load i16* %MemBank_B_addr_37, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 692 'load' 'MemBank_B_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 59 <SV = 58> <Delay = 6.50>
ST_59 : Operation 693 [1/2] (3.25ns)   --->   "%MemBank_B_load_36 = load i16* %MemBank_B_addr_36, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 693 'load' 'MemBank_B_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_36 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 36" [mnist_AXI_Stream.cpp:136]   --->   Operation 694 'getelementptr' 'MemBank_Out_addr_36' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_36, i16* %MemBank_Out_addr_36, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 695 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 696 [1/2] (3.25ns)   --->   "%MemBank_B_load_37 = load i16* %MemBank_B_addr_37, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 696 'load' 'MemBank_B_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 697 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_37 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 37" [mnist_AXI_Stream.cpp:136]   --->   Operation 697 'getelementptr' 'MemBank_Out_addr_37' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 698 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_37, i16* %MemBank_Out_addr_37, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 699 [1/1] (0.00ns)   --->   "%MemBank_B_addr_38 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 38" [mnist_AXI_Stream.cpp:136]   --->   Operation 699 'getelementptr' 'MemBank_B_addr_38' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 700 [2/2] (3.25ns)   --->   "%MemBank_B_load_38 = load i16* %MemBank_B_addr_38, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 700 'load' 'MemBank_B_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 701 [1/1] (0.00ns)   --->   "%MemBank_B_addr_39 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 39" [mnist_AXI_Stream.cpp:136]   --->   Operation 701 'getelementptr' 'MemBank_B_addr_39' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 702 [2/2] (3.25ns)   --->   "%MemBank_B_load_39 = load i16* %MemBank_B_addr_39, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 702 'load' 'MemBank_B_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 60 <SV = 59> <Delay = 6.50>
ST_60 : Operation 703 [1/2] (3.25ns)   --->   "%MemBank_B_load_38 = load i16* %MemBank_B_addr_38, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 703 'load' 'MemBank_B_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 704 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_38 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 38" [mnist_AXI_Stream.cpp:136]   --->   Operation 704 'getelementptr' 'MemBank_Out_addr_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 705 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_38, i16* %MemBank_Out_addr_38, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 706 [1/2] (3.25ns)   --->   "%MemBank_B_load_39 = load i16* %MemBank_B_addr_39, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 706 'load' 'MemBank_B_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 707 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_39 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 39" [mnist_AXI_Stream.cpp:136]   --->   Operation 707 'getelementptr' 'MemBank_Out_addr_39' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 708 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_39, i16* %MemBank_Out_addr_39, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 709 [1/1] (0.00ns)   --->   "%MemBank_B_addr_40 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 40" [mnist_AXI_Stream.cpp:136]   --->   Operation 709 'getelementptr' 'MemBank_B_addr_40' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 710 [2/2] (3.25ns)   --->   "%MemBank_B_load_40 = load i16* %MemBank_B_addr_40, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 710 'load' 'MemBank_B_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 711 [1/1] (0.00ns)   --->   "%MemBank_B_addr_41 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 41" [mnist_AXI_Stream.cpp:136]   --->   Operation 711 'getelementptr' 'MemBank_B_addr_41' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 712 [2/2] (3.25ns)   --->   "%MemBank_B_load_41 = load i16* %MemBank_B_addr_41, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 712 'load' 'MemBank_B_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 61 <SV = 60> <Delay = 6.50>
ST_61 : Operation 713 [1/2] (3.25ns)   --->   "%MemBank_B_load_40 = load i16* %MemBank_B_addr_40, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 713 'load' 'MemBank_B_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 714 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_40 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 40" [mnist_AXI_Stream.cpp:136]   --->   Operation 714 'getelementptr' 'MemBank_Out_addr_40' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 715 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_40, i16* %MemBank_Out_addr_40, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 715 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 716 [1/2] (3.25ns)   --->   "%MemBank_B_load_41 = load i16* %MemBank_B_addr_41, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 716 'load' 'MemBank_B_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 717 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_41 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 41" [mnist_AXI_Stream.cpp:136]   --->   Operation 717 'getelementptr' 'MemBank_Out_addr_41' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 718 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_41, i16* %MemBank_Out_addr_41, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 719 [1/1] (0.00ns)   --->   "%MemBank_B_addr_42 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 42" [mnist_AXI_Stream.cpp:136]   --->   Operation 719 'getelementptr' 'MemBank_B_addr_42' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 720 [2/2] (3.25ns)   --->   "%MemBank_B_load_42 = load i16* %MemBank_B_addr_42, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 720 'load' 'MemBank_B_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 721 [1/1] (0.00ns)   --->   "%MemBank_B_addr_43 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 43" [mnist_AXI_Stream.cpp:136]   --->   Operation 721 'getelementptr' 'MemBank_B_addr_43' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 722 [2/2] (3.25ns)   --->   "%MemBank_B_load_43 = load i16* %MemBank_B_addr_43, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 722 'load' 'MemBank_B_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 62 <SV = 61> <Delay = 6.50>
ST_62 : Operation 723 [1/2] (3.25ns)   --->   "%MemBank_B_load_42 = load i16* %MemBank_B_addr_42, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 723 'load' 'MemBank_B_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 724 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_42 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 42" [mnist_AXI_Stream.cpp:136]   --->   Operation 724 'getelementptr' 'MemBank_Out_addr_42' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 725 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_42, i16* %MemBank_Out_addr_42, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 726 [1/2] (3.25ns)   --->   "%MemBank_B_load_43 = load i16* %MemBank_B_addr_43, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 726 'load' 'MemBank_B_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 727 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_43 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 43" [mnist_AXI_Stream.cpp:136]   --->   Operation 727 'getelementptr' 'MemBank_Out_addr_43' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 728 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_43, i16* %MemBank_Out_addr_43, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 729 [1/1] (0.00ns)   --->   "%MemBank_B_addr_44 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 44" [mnist_AXI_Stream.cpp:136]   --->   Operation 729 'getelementptr' 'MemBank_B_addr_44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 730 [2/2] (3.25ns)   --->   "%MemBank_B_load_44 = load i16* %MemBank_B_addr_44, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 730 'load' 'MemBank_B_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 731 [1/1] (0.00ns)   --->   "%MemBank_B_addr_45 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 45" [mnist_AXI_Stream.cpp:136]   --->   Operation 731 'getelementptr' 'MemBank_B_addr_45' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 732 [2/2] (3.25ns)   --->   "%MemBank_B_load_45 = load i16* %MemBank_B_addr_45, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 732 'load' 'MemBank_B_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 63 <SV = 62> <Delay = 6.50>
ST_63 : Operation 733 [1/2] (3.25ns)   --->   "%MemBank_B_load_44 = load i16* %MemBank_B_addr_44, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 733 'load' 'MemBank_B_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 734 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_44 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 44" [mnist_AXI_Stream.cpp:136]   --->   Operation 734 'getelementptr' 'MemBank_Out_addr_44' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 735 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_44, i16* %MemBank_Out_addr_44, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 736 [1/2] (3.25ns)   --->   "%MemBank_B_load_45 = load i16* %MemBank_B_addr_45, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 736 'load' 'MemBank_B_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 737 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_45 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 45" [mnist_AXI_Stream.cpp:136]   --->   Operation 737 'getelementptr' 'MemBank_Out_addr_45' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 738 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_45, i16* %MemBank_Out_addr_45, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 739 [1/1] (0.00ns)   --->   "%MemBank_B_addr_46 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 46" [mnist_AXI_Stream.cpp:136]   --->   Operation 739 'getelementptr' 'MemBank_B_addr_46' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 740 [2/2] (3.25ns)   --->   "%MemBank_B_load_46 = load i16* %MemBank_B_addr_46, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 740 'load' 'MemBank_B_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 741 [1/1] (0.00ns)   --->   "%MemBank_B_addr_47 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 47" [mnist_AXI_Stream.cpp:136]   --->   Operation 741 'getelementptr' 'MemBank_B_addr_47' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 742 [2/2] (3.25ns)   --->   "%MemBank_B_load_47 = load i16* %MemBank_B_addr_47, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 742 'load' 'MemBank_B_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 64 <SV = 63> <Delay = 6.50>
ST_64 : Operation 743 [1/2] (3.25ns)   --->   "%MemBank_B_load_46 = load i16* %MemBank_B_addr_46, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 743 'load' 'MemBank_B_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 744 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_46 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 46" [mnist_AXI_Stream.cpp:136]   --->   Operation 744 'getelementptr' 'MemBank_Out_addr_46' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 745 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_46, i16* %MemBank_Out_addr_46, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 746 [1/2] (3.25ns)   --->   "%MemBank_B_load_47 = load i16* %MemBank_B_addr_47, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 746 'load' 'MemBank_B_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 747 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_47 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 47" [mnist_AXI_Stream.cpp:136]   --->   Operation 747 'getelementptr' 'MemBank_Out_addr_47' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 748 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_47, i16* %MemBank_Out_addr_47, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 749 [1/1] (0.00ns)   --->   "%MemBank_B_addr_48 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 48" [mnist_AXI_Stream.cpp:136]   --->   Operation 749 'getelementptr' 'MemBank_B_addr_48' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 750 [2/2] (3.25ns)   --->   "%MemBank_B_load_48 = load i16* %MemBank_B_addr_48, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 750 'load' 'MemBank_B_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 751 [1/1] (0.00ns)   --->   "%MemBank_B_addr_49 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 49" [mnist_AXI_Stream.cpp:136]   --->   Operation 751 'getelementptr' 'MemBank_B_addr_49' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 752 [2/2] (3.25ns)   --->   "%MemBank_B_load_49 = load i16* %MemBank_B_addr_49, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 752 'load' 'MemBank_B_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 65 <SV = 64> <Delay = 6.50>
ST_65 : Operation 753 [1/2] (3.25ns)   --->   "%MemBank_B_load_48 = load i16* %MemBank_B_addr_48, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 753 'load' 'MemBank_B_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 754 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_48 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 48" [mnist_AXI_Stream.cpp:136]   --->   Operation 754 'getelementptr' 'MemBank_Out_addr_48' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 755 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_48, i16* %MemBank_Out_addr_48, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 756 [1/2] (3.25ns)   --->   "%MemBank_B_load_49 = load i16* %MemBank_B_addr_49, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 756 'load' 'MemBank_B_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 757 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_49 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 49" [mnist_AXI_Stream.cpp:136]   --->   Operation 757 'getelementptr' 'MemBank_Out_addr_49' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 758 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_49, i16* %MemBank_Out_addr_49, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 759 [1/1] (0.00ns)   --->   "%MemBank_B_addr_50 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 50" [mnist_AXI_Stream.cpp:136]   --->   Operation 759 'getelementptr' 'MemBank_B_addr_50' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 760 [2/2] (3.25ns)   --->   "%MemBank_B_load_50 = load i16* %MemBank_B_addr_50, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 760 'load' 'MemBank_B_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 761 [1/1] (0.00ns)   --->   "%MemBank_B_addr_51 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 51" [mnist_AXI_Stream.cpp:136]   --->   Operation 761 'getelementptr' 'MemBank_B_addr_51' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 762 [2/2] (3.25ns)   --->   "%MemBank_B_load_51 = load i16* %MemBank_B_addr_51, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 762 'load' 'MemBank_B_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 66 <SV = 65> <Delay = 6.50>
ST_66 : Operation 763 [1/2] (3.25ns)   --->   "%MemBank_B_load_50 = load i16* %MemBank_B_addr_50, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 763 'load' 'MemBank_B_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 764 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_50 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 50" [mnist_AXI_Stream.cpp:136]   --->   Operation 764 'getelementptr' 'MemBank_Out_addr_50' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 765 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_50, i16* %MemBank_Out_addr_50, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 765 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 766 [1/2] (3.25ns)   --->   "%MemBank_B_load_51 = load i16* %MemBank_B_addr_51, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 766 'load' 'MemBank_B_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 767 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_51 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 51" [mnist_AXI_Stream.cpp:136]   --->   Operation 767 'getelementptr' 'MemBank_Out_addr_51' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 768 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_51, i16* %MemBank_Out_addr_51, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 769 [1/1] (0.00ns)   --->   "%MemBank_B_addr_52 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 52" [mnist_AXI_Stream.cpp:136]   --->   Operation 769 'getelementptr' 'MemBank_B_addr_52' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 770 [2/2] (3.25ns)   --->   "%MemBank_B_load_52 = load i16* %MemBank_B_addr_52, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 770 'load' 'MemBank_B_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 771 [1/1] (0.00ns)   --->   "%MemBank_B_addr_53 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 53" [mnist_AXI_Stream.cpp:136]   --->   Operation 771 'getelementptr' 'MemBank_B_addr_53' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 772 [2/2] (3.25ns)   --->   "%MemBank_B_load_53 = load i16* %MemBank_B_addr_53, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 772 'load' 'MemBank_B_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 67 <SV = 66> <Delay = 6.50>
ST_67 : Operation 773 [1/2] (3.25ns)   --->   "%MemBank_B_load_52 = load i16* %MemBank_B_addr_52, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 773 'load' 'MemBank_B_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 774 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_52 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 52" [mnist_AXI_Stream.cpp:136]   --->   Operation 774 'getelementptr' 'MemBank_Out_addr_52' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 775 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_52, i16* %MemBank_Out_addr_52, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 776 [1/2] (3.25ns)   --->   "%MemBank_B_load_53 = load i16* %MemBank_B_addr_53, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 776 'load' 'MemBank_B_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 777 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_53 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 53" [mnist_AXI_Stream.cpp:136]   --->   Operation 777 'getelementptr' 'MemBank_Out_addr_53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 778 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_53, i16* %MemBank_Out_addr_53, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 779 [1/1] (0.00ns)   --->   "%MemBank_B_addr_54 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 54" [mnist_AXI_Stream.cpp:136]   --->   Operation 779 'getelementptr' 'MemBank_B_addr_54' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 780 [2/2] (3.25ns)   --->   "%MemBank_B_load_54 = load i16* %MemBank_B_addr_54, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 780 'load' 'MemBank_B_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 781 [1/1] (0.00ns)   --->   "%MemBank_B_addr_55 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 55" [mnist_AXI_Stream.cpp:136]   --->   Operation 781 'getelementptr' 'MemBank_B_addr_55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 782 [2/2] (3.25ns)   --->   "%MemBank_B_load_55 = load i16* %MemBank_B_addr_55, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 782 'load' 'MemBank_B_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 68 <SV = 67> <Delay = 6.50>
ST_68 : Operation 783 [1/2] (3.25ns)   --->   "%MemBank_B_load_54 = load i16* %MemBank_B_addr_54, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 783 'load' 'MemBank_B_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 784 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_54 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 54" [mnist_AXI_Stream.cpp:136]   --->   Operation 784 'getelementptr' 'MemBank_Out_addr_54' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 785 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_54, i16* %MemBank_Out_addr_54, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 786 [1/2] (3.25ns)   --->   "%MemBank_B_load_55 = load i16* %MemBank_B_addr_55, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 786 'load' 'MemBank_B_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 787 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_55 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 55" [mnist_AXI_Stream.cpp:136]   --->   Operation 787 'getelementptr' 'MemBank_Out_addr_55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 788 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_55, i16* %MemBank_Out_addr_55, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 789 [1/1] (0.00ns)   --->   "%MemBank_B_addr_56 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 56" [mnist_AXI_Stream.cpp:136]   --->   Operation 789 'getelementptr' 'MemBank_B_addr_56' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 790 [2/2] (3.25ns)   --->   "%MemBank_B_load_56 = load i16* %MemBank_B_addr_56, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 790 'load' 'MemBank_B_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 791 [1/1] (0.00ns)   --->   "%MemBank_B_addr_57 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 57" [mnist_AXI_Stream.cpp:136]   --->   Operation 791 'getelementptr' 'MemBank_B_addr_57' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 792 [2/2] (3.25ns)   --->   "%MemBank_B_load_57 = load i16* %MemBank_B_addr_57, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 792 'load' 'MemBank_B_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 69 <SV = 68> <Delay = 6.50>
ST_69 : Operation 793 [1/2] (3.25ns)   --->   "%MemBank_B_load_56 = load i16* %MemBank_B_addr_56, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 793 'load' 'MemBank_B_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 794 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_56 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 56" [mnist_AXI_Stream.cpp:136]   --->   Operation 794 'getelementptr' 'MemBank_Out_addr_56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 795 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_56, i16* %MemBank_Out_addr_56, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 796 [1/2] (3.25ns)   --->   "%MemBank_B_load_57 = load i16* %MemBank_B_addr_57, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 796 'load' 'MemBank_B_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 797 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_57 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 57" [mnist_AXI_Stream.cpp:136]   --->   Operation 797 'getelementptr' 'MemBank_Out_addr_57' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 798 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_57, i16* %MemBank_Out_addr_57, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 799 [1/1] (0.00ns)   --->   "%MemBank_B_addr_58 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 58" [mnist_AXI_Stream.cpp:136]   --->   Operation 799 'getelementptr' 'MemBank_B_addr_58' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 800 [2/2] (3.25ns)   --->   "%MemBank_B_load_58 = load i16* %MemBank_B_addr_58, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 800 'load' 'MemBank_B_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 801 [1/1] (0.00ns)   --->   "%MemBank_B_addr_59 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 59" [mnist_AXI_Stream.cpp:136]   --->   Operation 801 'getelementptr' 'MemBank_B_addr_59' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 802 [2/2] (3.25ns)   --->   "%MemBank_B_load_59 = load i16* %MemBank_B_addr_59, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 802 'load' 'MemBank_B_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 70 <SV = 69> <Delay = 6.50>
ST_70 : Operation 803 [1/2] (3.25ns)   --->   "%MemBank_B_load_58 = load i16* %MemBank_B_addr_58, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 803 'load' 'MemBank_B_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 804 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_58 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 58" [mnist_AXI_Stream.cpp:136]   --->   Operation 804 'getelementptr' 'MemBank_Out_addr_58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 805 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_58, i16* %MemBank_Out_addr_58, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 806 [1/2] (3.25ns)   --->   "%MemBank_B_load_59 = load i16* %MemBank_B_addr_59, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 806 'load' 'MemBank_B_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 807 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_59 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 59" [mnist_AXI_Stream.cpp:136]   --->   Operation 807 'getelementptr' 'MemBank_Out_addr_59' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 808 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_59, i16* %MemBank_Out_addr_59, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 809 [1/1] (0.00ns)   --->   "%MemBank_B_addr_60 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 60" [mnist_AXI_Stream.cpp:136]   --->   Operation 809 'getelementptr' 'MemBank_B_addr_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 810 [2/2] (3.25ns)   --->   "%MemBank_B_load_60 = load i16* %MemBank_B_addr_60, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 810 'load' 'MemBank_B_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 811 [1/1] (0.00ns)   --->   "%MemBank_B_addr_61 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 61" [mnist_AXI_Stream.cpp:136]   --->   Operation 811 'getelementptr' 'MemBank_B_addr_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 812 [2/2] (3.25ns)   --->   "%MemBank_B_load_61 = load i16* %MemBank_B_addr_61, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 812 'load' 'MemBank_B_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 71 <SV = 70> <Delay = 6.50>
ST_71 : Operation 813 [1/2] (3.25ns)   --->   "%MemBank_B_load_60 = load i16* %MemBank_B_addr_60, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 813 'load' 'MemBank_B_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 814 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_60 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 60" [mnist_AXI_Stream.cpp:136]   --->   Operation 814 'getelementptr' 'MemBank_Out_addr_60' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 815 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_60, i16* %MemBank_Out_addr_60, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 816 [1/2] (3.25ns)   --->   "%MemBank_B_load_61 = load i16* %MemBank_B_addr_61, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 816 'load' 'MemBank_B_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 817 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_61 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 61" [mnist_AXI_Stream.cpp:136]   --->   Operation 817 'getelementptr' 'MemBank_Out_addr_61' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 818 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_61, i16* %MemBank_Out_addr_61, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 819 [1/1] (0.00ns)   --->   "%MemBank_B_addr_62 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 62" [mnist_AXI_Stream.cpp:136]   --->   Operation 819 'getelementptr' 'MemBank_B_addr_62' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 820 [2/2] (3.25ns)   --->   "%MemBank_B_load_62 = load i16* %MemBank_B_addr_62, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 820 'load' 'MemBank_B_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 821 [1/1] (0.00ns)   --->   "%MemBank_B_addr_63 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 63" [mnist_AXI_Stream.cpp:136]   --->   Operation 821 'getelementptr' 'MemBank_B_addr_63' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 822 [2/2] (3.25ns)   --->   "%MemBank_B_load_63 = load i16* %MemBank_B_addr_63, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 822 'load' 'MemBank_B_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 72 <SV = 71> <Delay = 6.50>
ST_72 : Operation 823 [1/2] (3.25ns)   --->   "%MemBank_B_load_62 = load i16* %MemBank_B_addr_62, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 823 'load' 'MemBank_B_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 824 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_62 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 62" [mnist_AXI_Stream.cpp:136]   --->   Operation 824 'getelementptr' 'MemBank_Out_addr_62' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 825 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_62, i16* %MemBank_Out_addr_62, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 826 [1/2] (3.25ns)   --->   "%MemBank_B_load_63 = load i16* %MemBank_B_addr_63, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 826 'load' 'MemBank_B_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 827 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_63 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 63" [mnist_AXI_Stream.cpp:136]   --->   Operation 827 'getelementptr' 'MemBank_Out_addr_63' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 828 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_63, i16* %MemBank_Out_addr_63, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 829 [1/1] (0.00ns)   --->   "%MemBank_B_addr_64 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 64" [mnist_AXI_Stream.cpp:136]   --->   Operation 829 'getelementptr' 'MemBank_B_addr_64' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 830 [2/2] (3.25ns)   --->   "%MemBank_B_load_64 = load i16* %MemBank_B_addr_64, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 830 'load' 'MemBank_B_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 831 [1/1] (0.00ns)   --->   "%MemBank_B_addr_65 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 65" [mnist_AXI_Stream.cpp:136]   --->   Operation 831 'getelementptr' 'MemBank_B_addr_65' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 832 [2/2] (3.25ns)   --->   "%MemBank_B_load_65 = load i16* %MemBank_B_addr_65, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 832 'load' 'MemBank_B_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 73 <SV = 72> <Delay = 6.50>
ST_73 : Operation 833 [1/2] (3.25ns)   --->   "%MemBank_B_load_64 = load i16* %MemBank_B_addr_64, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 833 'load' 'MemBank_B_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 834 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_64 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 64" [mnist_AXI_Stream.cpp:136]   --->   Operation 834 'getelementptr' 'MemBank_Out_addr_64' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 835 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_64, i16* %MemBank_Out_addr_64, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 836 [1/2] (3.25ns)   --->   "%MemBank_B_load_65 = load i16* %MemBank_B_addr_65, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 836 'load' 'MemBank_B_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 837 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_65 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 65" [mnist_AXI_Stream.cpp:136]   --->   Operation 837 'getelementptr' 'MemBank_Out_addr_65' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 838 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_65, i16* %MemBank_Out_addr_65, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 839 [1/1] (0.00ns)   --->   "%MemBank_B_addr_66 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 66" [mnist_AXI_Stream.cpp:136]   --->   Operation 839 'getelementptr' 'MemBank_B_addr_66' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 840 [2/2] (3.25ns)   --->   "%MemBank_B_load_66 = load i16* %MemBank_B_addr_66, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 840 'load' 'MemBank_B_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 841 [1/1] (0.00ns)   --->   "%MemBank_B_addr_67 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 67" [mnist_AXI_Stream.cpp:136]   --->   Operation 841 'getelementptr' 'MemBank_B_addr_67' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 842 [2/2] (3.25ns)   --->   "%MemBank_B_load_67 = load i16* %MemBank_B_addr_67, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 842 'load' 'MemBank_B_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 74 <SV = 73> <Delay = 6.50>
ST_74 : Operation 843 [1/2] (3.25ns)   --->   "%MemBank_B_load_66 = load i16* %MemBank_B_addr_66, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 843 'load' 'MemBank_B_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 844 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_66 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 66" [mnist_AXI_Stream.cpp:136]   --->   Operation 844 'getelementptr' 'MemBank_Out_addr_66' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 845 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_66, i16* %MemBank_Out_addr_66, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 845 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 846 [1/2] (3.25ns)   --->   "%MemBank_B_load_67 = load i16* %MemBank_B_addr_67, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 846 'load' 'MemBank_B_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 847 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_67 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 67" [mnist_AXI_Stream.cpp:136]   --->   Operation 847 'getelementptr' 'MemBank_Out_addr_67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 848 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_67, i16* %MemBank_Out_addr_67, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 849 [1/1] (0.00ns)   --->   "%MemBank_B_addr_68 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 68" [mnist_AXI_Stream.cpp:136]   --->   Operation 849 'getelementptr' 'MemBank_B_addr_68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 850 [2/2] (3.25ns)   --->   "%MemBank_B_load_68 = load i16* %MemBank_B_addr_68, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 850 'load' 'MemBank_B_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 851 [1/1] (0.00ns)   --->   "%MemBank_B_addr_69 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 69" [mnist_AXI_Stream.cpp:136]   --->   Operation 851 'getelementptr' 'MemBank_B_addr_69' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 852 [2/2] (3.25ns)   --->   "%MemBank_B_load_69 = load i16* %MemBank_B_addr_69, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 852 'load' 'MemBank_B_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 75 <SV = 74> <Delay = 6.50>
ST_75 : Operation 853 [1/2] (3.25ns)   --->   "%MemBank_B_load_68 = load i16* %MemBank_B_addr_68, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 853 'load' 'MemBank_B_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 854 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_68 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 68" [mnist_AXI_Stream.cpp:136]   --->   Operation 854 'getelementptr' 'MemBank_Out_addr_68' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 855 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_68, i16* %MemBank_Out_addr_68, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 855 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 856 [1/2] (3.25ns)   --->   "%MemBank_B_load_69 = load i16* %MemBank_B_addr_69, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 856 'load' 'MemBank_B_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 857 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_69 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 69" [mnist_AXI_Stream.cpp:136]   --->   Operation 857 'getelementptr' 'MemBank_Out_addr_69' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 858 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_69, i16* %MemBank_Out_addr_69, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 859 [1/1] (0.00ns)   --->   "%MemBank_B_addr_70 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 70" [mnist_AXI_Stream.cpp:136]   --->   Operation 859 'getelementptr' 'MemBank_B_addr_70' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 860 [2/2] (3.25ns)   --->   "%MemBank_B_load_70 = load i16* %MemBank_B_addr_70, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 860 'load' 'MemBank_B_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 861 [1/1] (0.00ns)   --->   "%MemBank_B_addr_71 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 71" [mnist_AXI_Stream.cpp:136]   --->   Operation 861 'getelementptr' 'MemBank_B_addr_71' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 862 [2/2] (3.25ns)   --->   "%MemBank_B_load_71 = load i16* %MemBank_B_addr_71, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 862 'load' 'MemBank_B_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 76 <SV = 75> <Delay = 6.50>
ST_76 : Operation 863 [1/2] (3.25ns)   --->   "%MemBank_B_load_70 = load i16* %MemBank_B_addr_70, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 863 'load' 'MemBank_B_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 864 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_70 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 70" [mnist_AXI_Stream.cpp:136]   --->   Operation 864 'getelementptr' 'MemBank_Out_addr_70' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 865 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_70, i16* %MemBank_Out_addr_70, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 866 [1/2] (3.25ns)   --->   "%MemBank_B_load_71 = load i16* %MemBank_B_addr_71, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 866 'load' 'MemBank_B_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 867 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_71 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 71" [mnist_AXI_Stream.cpp:136]   --->   Operation 867 'getelementptr' 'MemBank_Out_addr_71' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 868 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_71, i16* %MemBank_Out_addr_71, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 868 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 869 [1/1] (0.00ns)   --->   "%MemBank_B_addr_72 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 72" [mnist_AXI_Stream.cpp:136]   --->   Operation 869 'getelementptr' 'MemBank_B_addr_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 870 [2/2] (3.25ns)   --->   "%MemBank_B_load_72 = load i16* %MemBank_B_addr_72, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 870 'load' 'MemBank_B_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 871 [1/1] (0.00ns)   --->   "%MemBank_B_addr_73 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 73" [mnist_AXI_Stream.cpp:136]   --->   Operation 871 'getelementptr' 'MemBank_B_addr_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 872 [2/2] (3.25ns)   --->   "%MemBank_B_load_73 = load i16* %MemBank_B_addr_73, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 872 'load' 'MemBank_B_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 77 <SV = 76> <Delay = 6.50>
ST_77 : Operation 873 [1/2] (3.25ns)   --->   "%MemBank_B_load_72 = load i16* %MemBank_B_addr_72, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 873 'load' 'MemBank_B_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 874 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_72 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 72" [mnist_AXI_Stream.cpp:136]   --->   Operation 874 'getelementptr' 'MemBank_Out_addr_72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 875 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_72, i16* %MemBank_Out_addr_72, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 875 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 876 [1/2] (3.25ns)   --->   "%MemBank_B_load_73 = load i16* %MemBank_B_addr_73, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 876 'load' 'MemBank_B_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 877 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_73 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 73" [mnist_AXI_Stream.cpp:136]   --->   Operation 877 'getelementptr' 'MemBank_Out_addr_73' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 878 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_73, i16* %MemBank_Out_addr_73, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 879 [1/1] (0.00ns)   --->   "%MemBank_B_addr_74 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 74" [mnist_AXI_Stream.cpp:136]   --->   Operation 879 'getelementptr' 'MemBank_B_addr_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 880 [2/2] (3.25ns)   --->   "%MemBank_B_load_74 = load i16* %MemBank_B_addr_74, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 880 'load' 'MemBank_B_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 881 [1/1] (0.00ns)   --->   "%MemBank_B_addr_75 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 75" [mnist_AXI_Stream.cpp:136]   --->   Operation 881 'getelementptr' 'MemBank_B_addr_75' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 882 [2/2] (3.25ns)   --->   "%MemBank_B_load_75 = load i16* %MemBank_B_addr_75, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 882 'load' 'MemBank_B_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 78 <SV = 77> <Delay = 6.50>
ST_78 : Operation 883 [1/2] (3.25ns)   --->   "%MemBank_B_load_74 = load i16* %MemBank_B_addr_74, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 883 'load' 'MemBank_B_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 884 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_74 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 74" [mnist_AXI_Stream.cpp:136]   --->   Operation 884 'getelementptr' 'MemBank_Out_addr_74' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 885 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_74, i16* %MemBank_Out_addr_74, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 885 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 886 [1/2] (3.25ns)   --->   "%MemBank_B_load_75 = load i16* %MemBank_B_addr_75, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 886 'load' 'MemBank_B_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 887 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_75 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 75" [mnist_AXI_Stream.cpp:136]   --->   Operation 887 'getelementptr' 'MemBank_Out_addr_75' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 888 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_75, i16* %MemBank_Out_addr_75, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 889 [1/1] (0.00ns)   --->   "%MemBank_B_addr_76 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 76" [mnist_AXI_Stream.cpp:136]   --->   Operation 889 'getelementptr' 'MemBank_B_addr_76' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 890 [2/2] (3.25ns)   --->   "%MemBank_B_load_76 = load i16* %MemBank_B_addr_76, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 890 'load' 'MemBank_B_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 891 [1/1] (0.00ns)   --->   "%MemBank_B_addr_77 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 77" [mnist_AXI_Stream.cpp:136]   --->   Operation 891 'getelementptr' 'MemBank_B_addr_77' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 892 [2/2] (3.25ns)   --->   "%MemBank_B_load_77 = load i16* %MemBank_B_addr_77, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 892 'load' 'MemBank_B_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 79 <SV = 78> <Delay = 6.50>
ST_79 : Operation 893 [1/2] (3.25ns)   --->   "%MemBank_B_load_76 = load i16* %MemBank_B_addr_76, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 893 'load' 'MemBank_B_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 894 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_76 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 76" [mnist_AXI_Stream.cpp:136]   --->   Operation 894 'getelementptr' 'MemBank_Out_addr_76' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 895 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_76, i16* %MemBank_Out_addr_76, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 895 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 896 [1/2] (3.25ns)   --->   "%MemBank_B_load_77 = load i16* %MemBank_B_addr_77, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 896 'load' 'MemBank_B_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 897 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_77 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 77" [mnist_AXI_Stream.cpp:136]   --->   Operation 897 'getelementptr' 'MemBank_Out_addr_77' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 898 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_77, i16* %MemBank_Out_addr_77, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 898 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 899 [1/1] (0.00ns)   --->   "%MemBank_B_addr_78 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 78" [mnist_AXI_Stream.cpp:136]   --->   Operation 899 'getelementptr' 'MemBank_B_addr_78' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 900 [2/2] (3.25ns)   --->   "%MemBank_B_load_78 = load i16* %MemBank_B_addr_78, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 900 'load' 'MemBank_B_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 901 [1/1] (0.00ns)   --->   "%MemBank_B_addr_79 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 79" [mnist_AXI_Stream.cpp:136]   --->   Operation 901 'getelementptr' 'MemBank_B_addr_79' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 902 [2/2] (3.25ns)   --->   "%MemBank_B_load_79 = load i16* %MemBank_B_addr_79, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 902 'load' 'MemBank_B_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 80 <SV = 79> <Delay = 6.50>
ST_80 : Operation 903 [1/2] (3.25ns)   --->   "%MemBank_B_load_78 = load i16* %MemBank_B_addr_78, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 903 'load' 'MemBank_B_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 904 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_78 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 78" [mnist_AXI_Stream.cpp:136]   --->   Operation 904 'getelementptr' 'MemBank_Out_addr_78' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 905 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_78, i16* %MemBank_Out_addr_78, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 906 [1/2] (3.25ns)   --->   "%MemBank_B_load_79 = load i16* %MemBank_B_addr_79, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 906 'load' 'MemBank_B_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 907 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_79 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 79" [mnist_AXI_Stream.cpp:136]   --->   Operation 907 'getelementptr' 'MemBank_Out_addr_79' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 908 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_79, i16* %MemBank_Out_addr_79, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 909 [1/1] (0.00ns)   --->   "%MemBank_B_addr_80 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 80" [mnist_AXI_Stream.cpp:136]   --->   Operation 909 'getelementptr' 'MemBank_B_addr_80' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 910 [2/2] (3.25ns)   --->   "%MemBank_B_load_80 = load i16* %MemBank_B_addr_80, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 910 'load' 'MemBank_B_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 911 [1/1] (0.00ns)   --->   "%MemBank_B_addr_81 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 81" [mnist_AXI_Stream.cpp:136]   --->   Operation 911 'getelementptr' 'MemBank_B_addr_81' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 912 [2/2] (3.25ns)   --->   "%MemBank_B_load_81 = load i16* %MemBank_B_addr_81, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 912 'load' 'MemBank_B_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 81 <SV = 80> <Delay = 6.50>
ST_81 : Operation 913 [1/2] (3.25ns)   --->   "%MemBank_B_load_80 = load i16* %MemBank_B_addr_80, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 913 'load' 'MemBank_B_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 914 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_80 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 80" [mnist_AXI_Stream.cpp:136]   --->   Operation 914 'getelementptr' 'MemBank_Out_addr_80' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 915 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_80, i16* %MemBank_Out_addr_80, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 916 [1/2] (3.25ns)   --->   "%MemBank_B_load_81 = load i16* %MemBank_B_addr_81, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 916 'load' 'MemBank_B_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 917 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_81 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 81" [mnist_AXI_Stream.cpp:136]   --->   Operation 917 'getelementptr' 'MemBank_Out_addr_81' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 918 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_81, i16* %MemBank_Out_addr_81, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 919 [1/1] (0.00ns)   --->   "%MemBank_B_addr_82 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 82" [mnist_AXI_Stream.cpp:136]   --->   Operation 919 'getelementptr' 'MemBank_B_addr_82' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 920 [2/2] (3.25ns)   --->   "%MemBank_B_load_82 = load i16* %MemBank_B_addr_82, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 920 'load' 'MemBank_B_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 921 [1/1] (0.00ns)   --->   "%MemBank_B_addr_83 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 83" [mnist_AXI_Stream.cpp:136]   --->   Operation 921 'getelementptr' 'MemBank_B_addr_83' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 922 [2/2] (3.25ns)   --->   "%MemBank_B_load_83 = load i16* %MemBank_B_addr_83, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 922 'load' 'MemBank_B_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 82 <SV = 81> <Delay = 6.50>
ST_82 : Operation 923 [1/2] (3.25ns)   --->   "%MemBank_B_load_82 = load i16* %MemBank_B_addr_82, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 923 'load' 'MemBank_B_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 924 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_82 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 82" [mnist_AXI_Stream.cpp:136]   --->   Operation 924 'getelementptr' 'MemBank_Out_addr_82' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 925 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_82, i16* %MemBank_Out_addr_82, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 926 [1/2] (3.25ns)   --->   "%MemBank_B_load_83 = load i16* %MemBank_B_addr_83, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 926 'load' 'MemBank_B_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 927 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_83 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 83" [mnist_AXI_Stream.cpp:136]   --->   Operation 927 'getelementptr' 'MemBank_Out_addr_83' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 928 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_83, i16* %MemBank_Out_addr_83, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 929 [1/1] (0.00ns)   --->   "%MemBank_B_addr_84 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 84" [mnist_AXI_Stream.cpp:136]   --->   Operation 929 'getelementptr' 'MemBank_B_addr_84' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 930 [2/2] (3.25ns)   --->   "%MemBank_B_load_84 = load i16* %MemBank_B_addr_84, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 930 'load' 'MemBank_B_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 931 [1/1] (0.00ns)   --->   "%MemBank_B_addr_85 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 85" [mnist_AXI_Stream.cpp:136]   --->   Operation 931 'getelementptr' 'MemBank_B_addr_85' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 932 [2/2] (3.25ns)   --->   "%MemBank_B_load_85 = load i16* %MemBank_B_addr_85, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 932 'load' 'MemBank_B_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 83 <SV = 82> <Delay = 6.50>
ST_83 : Operation 933 [1/2] (3.25ns)   --->   "%MemBank_B_load_84 = load i16* %MemBank_B_addr_84, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 933 'load' 'MemBank_B_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 934 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_84 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 84" [mnist_AXI_Stream.cpp:136]   --->   Operation 934 'getelementptr' 'MemBank_Out_addr_84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 935 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_84, i16* %MemBank_Out_addr_84, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 935 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 936 [1/2] (3.25ns)   --->   "%MemBank_B_load_85 = load i16* %MemBank_B_addr_85, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 936 'load' 'MemBank_B_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 937 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_85 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 85" [mnist_AXI_Stream.cpp:136]   --->   Operation 937 'getelementptr' 'MemBank_Out_addr_85' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 938 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_85, i16* %MemBank_Out_addr_85, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 939 [1/1] (0.00ns)   --->   "%MemBank_B_addr_86 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 86" [mnist_AXI_Stream.cpp:136]   --->   Operation 939 'getelementptr' 'MemBank_B_addr_86' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 940 [2/2] (3.25ns)   --->   "%MemBank_B_load_86 = load i16* %MemBank_B_addr_86, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 940 'load' 'MemBank_B_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 941 [1/1] (0.00ns)   --->   "%MemBank_B_addr_87 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 87" [mnist_AXI_Stream.cpp:136]   --->   Operation 941 'getelementptr' 'MemBank_B_addr_87' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 942 [2/2] (3.25ns)   --->   "%MemBank_B_load_87 = load i16* %MemBank_B_addr_87, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 942 'load' 'MemBank_B_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 84 <SV = 83> <Delay = 6.50>
ST_84 : Operation 943 [1/2] (3.25ns)   --->   "%MemBank_B_load_86 = load i16* %MemBank_B_addr_86, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 943 'load' 'MemBank_B_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 944 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_86 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 86" [mnist_AXI_Stream.cpp:136]   --->   Operation 944 'getelementptr' 'MemBank_Out_addr_86' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 945 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_86, i16* %MemBank_Out_addr_86, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 945 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 946 [1/2] (3.25ns)   --->   "%MemBank_B_load_87 = load i16* %MemBank_B_addr_87, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 946 'load' 'MemBank_B_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 947 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_87 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 87" [mnist_AXI_Stream.cpp:136]   --->   Operation 947 'getelementptr' 'MemBank_Out_addr_87' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 948 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_87, i16* %MemBank_Out_addr_87, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 949 [1/1] (0.00ns)   --->   "%MemBank_B_addr_88 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 88" [mnist_AXI_Stream.cpp:136]   --->   Operation 949 'getelementptr' 'MemBank_B_addr_88' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 950 [2/2] (3.25ns)   --->   "%MemBank_B_load_88 = load i16* %MemBank_B_addr_88, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 950 'load' 'MemBank_B_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 951 [1/1] (0.00ns)   --->   "%MemBank_B_addr_89 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 89" [mnist_AXI_Stream.cpp:136]   --->   Operation 951 'getelementptr' 'MemBank_B_addr_89' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 952 [2/2] (3.25ns)   --->   "%MemBank_B_load_89 = load i16* %MemBank_B_addr_89, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 952 'load' 'MemBank_B_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 85 <SV = 84> <Delay = 6.50>
ST_85 : Operation 953 [1/2] (3.25ns)   --->   "%MemBank_B_load_88 = load i16* %MemBank_B_addr_88, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 953 'load' 'MemBank_B_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 954 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_88 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 88" [mnist_AXI_Stream.cpp:136]   --->   Operation 954 'getelementptr' 'MemBank_Out_addr_88' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 955 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_88, i16* %MemBank_Out_addr_88, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 955 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 956 [1/2] (3.25ns)   --->   "%MemBank_B_load_89 = load i16* %MemBank_B_addr_89, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 956 'load' 'MemBank_B_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 957 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_89 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 89" [mnist_AXI_Stream.cpp:136]   --->   Operation 957 'getelementptr' 'MemBank_Out_addr_89' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 958 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_89, i16* %MemBank_Out_addr_89, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 959 [1/1] (0.00ns)   --->   "%MemBank_B_addr_90 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 90" [mnist_AXI_Stream.cpp:136]   --->   Operation 959 'getelementptr' 'MemBank_B_addr_90' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 960 [2/2] (3.25ns)   --->   "%MemBank_B_load_90 = load i16* %MemBank_B_addr_90, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 960 'load' 'MemBank_B_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 961 [1/1] (0.00ns)   --->   "%MemBank_B_addr_91 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 91" [mnist_AXI_Stream.cpp:136]   --->   Operation 961 'getelementptr' 'MemBank_B_addr_91' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 962 [2/2] (3.25ns)   --->   "%MemBank_B_load_91 = load i16* %MemBank_B_addr_91, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 962 'load' 'MemBank_B_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 86 <SV = 85> <Delay = 6.50>
ST_86 : Operation 963 [1/2] (3.25ns)   --->   "%MemBank_B_load_90 = load i16* %MemBank_B_addr_90, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 963 'load' 'MemBank_B_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 964 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_90 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 90" [mnist_AXI_Stream.cpp:136]   --->   Operation 964 'getelementptr' 'MemBank_Out_addr_90' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 965 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_90, i16* %MemBank_Out_addr_90, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 965 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 966 [1/2] (3.25ns)   --->   "%MemBank_B_load_91 = load i16* %MemBank_B_addr_91, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 966 'load' 'MemBank_B_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 967 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_91 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 91" [mnist_AXI_Stream.cpp:136]   --->   Operation 967 'getelementptr' 'MemBank_Out_addr_91' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 968 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_91, i16* %MemBank_Out_addr_91, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 969 [1/1] (0.00ns)   --->   "%MemBank_B_addr_92 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 92" [mnist_AXI_Stream.cpp:136]   --->   Operation 969 'getelementptr' 'MemBank_B_addr_92' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 970 [2/2] (3.25ns)   --->   "%MemBank_B_load_92 = load i16* %MemBank_B_addr_92, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 970 'load' 'MemBank_B_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 971 [1/1] (0.00ns)   --->   "%MemBank_B_addr_93 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 93" [mnist_AXI_Stream.cpp:136]   --->   Operation 971 'getelementptr' 'MemBank_B_addr_93' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 972 [2/2] (3.25ns)   --->   "%MemBank_B_load_93 = load i16* %MemBank_B_addr_93, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 972 'load' 'MemBank_B_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 87 <SV = 86> <Delay = 6.50>
ST_87 : Operation 973 [1/2] (3.25ns)   --->   "%MemBank_B_load_92 = load i16* %MemBank_B_addr_92, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 973 'load' 'MemBank_B_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 974 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_92 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 92" [mnist_AXI_Stream.cpp:136]   --->   Operation 974 'getelementptr' 'MemBank_Out_addr_92' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 975 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_92, i16* %MemBank_Out_addr_92, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 975 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 976 [1/2] (3.25ns)   --->   "%MemBank_B_load_93 = load i16* %MemBank_B_addr_93, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 976 'load' 'MemBank_B_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 977 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_93 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 93" [mnist_AXI_Stream.cpp:136]   --->   Operation 977 'getelementptr' 'MemBank_Out_addr_93' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 978 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_93, i16* %MemBank_Out_addr_93, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 979 [1/1] (0.00ns)   --->   "%MemBank_B_addr_94 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 94" [mnist_AXI_Stream.cpp:136]   --->   Operation 979 'getelementptr' 'MemBank_B_addr_94' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 980 [2/2] (3.25ns)   --->   "%MemBank_B_load_94 = load i16* %MemBank_B_addr_94, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 980 'load' 'MemBank_B_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 981 [1/1] (0.00ns)   --->   "%MemBank_B_addr_95 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 95" [mnist_AXI_Stream.cpp:136]   --->   Operation 981 'getelementptr' 'MemBank_B_addr_95' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 982 [2/2] (3.25ns)   --->   "%MemBank_B_load_95 = load i16* %MemBank_B_addr_95, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 982 'load' 'MemBank_B_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 88 <SV = 87> <Delay = 6.50>
ST_88 : Operation 983 [1/2] (3.25ns)   --->   "%MemBank_B_load_94 = load i16* %MemBank_B_addr_94, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 983 'load' 'MemBank_B_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 984 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_94 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 94" [mnist_AXI_Stream.cpp:136]   --->   Operation 984 'getelementptr' 'MemBank_Out_addr_94' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 985 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_94, i16* %MemBank_Out_addr_94, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 985 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 986 [1/2] (3.25ns)   --->   "%MemBank_B_load_95 = load i16* %MemBank_B_addr_95, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 986 'load' 'MemBank_B_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 987 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_95 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 95" [mnist_AXI_Stream.cpp:136]   --->   Operation 987 'getelementptr' 'MemBank_Out_addr_95' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 988 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_95, i16* %MemBank_Out_addr_95, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 989 [1/1] (0.00ns)   --->   "%MemBank_B_addr_96 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 96" [mnist_AXI_Stream.cpp:136]   --->   Operation 989 'getelementptr' 'MemBank_B_addr_96' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 990 [2/2] (3.25ns)   --->   "%MemBank_B_load_96 = load i16* %MemBank_B_addr_96, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 990 'load' 'MemBank_B_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 991 [1/1] (0.00ns)   --->   "%MemBank_B_addr_97 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 97" [mnist_AXI_Stream.cpp:136]   --->   Operation 991 'getelementptr' 'MemBank_B_addr_97' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 992 [2/2] (3.25ns)   --->   "%MemBank_B_load_97 = load i16* %MemBank_B_addr_97, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 992 'load' 'MemBank_B_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 89 <SV = 88> <Delay = 6.50>
ST_89 : Operation 993 [1/2] (3.25ns)   --->   "%MemBank_B_load_96 = load i16* %MemBank_B_addr_96, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 993 'load' 'MemBank_B_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 994 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_96 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 96" [mnist_AXI_Stream.cpp:136]   --->   Operation 994 'getelementptr' 'MemBank_Out_addr_96' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 995 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_96, i16* %MemBank_Out_addr_96, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 995 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 996 [1/2] (3.25ns)   --->   "%MemBank_B_load_97 = load i16* %MemBank_B_addr_97, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 996 'load' 'MemBank_B_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 997 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_97 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 97" [mnist_AXI_Stream.cpp:136]   --->   Operation 997 'getelementptr' 'MemBank_Out_addr_97' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 998 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_97, i16* %MemBank_Out_addr_97, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 998 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 999 [1/1] (0.00ns)   --->   "%MemBank_B_addr_98 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 98" [mnist_AXI_Stream.cpp:136]   --->   Operation 999 'getelementptr' 'MemBank_B_addr_98' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1000 [2/2] (3.25ns)   --->   "%MemBank_B_load_98 = load i16* %MemBank_B_addr_98, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1000 'load' 'MemBank_B_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 1001 [1/1] (0.00ns)   --->   "%MemBank_B_addr_99 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 99" [mnist_AXI_Stream.cpp:136]   --->   Operation 1001 'getelementptr' 'MemBank_B_addr_99' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1002 [2/2] (3.25ns)   --->   "%MemBank_B_load_99 = load i16* %MemBank_B_addr_99, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1002 'load' 'MemBank_B_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 90 <SV = 89> <Delay = 6.50>
ST_90 : Operation 1003 [1/2] (3.25ns)   --->   "%MemBank_B_load_98 = load i16* %MemBank_B_addr_98, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1003 'load' 'MemBank_B_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1004 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_98 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 98" [mnist_AXI_Stream.cpp:136]   --->   Operation 1004 'getelementptr' 'MemBank_Out_addr_98' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1005 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_98, i16* %MemBank_Out_addr_98, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1006 [1/2] (3.25ns)   --->   "%MemBank_B_load_99 = load i16* %MemBank_B_addr_99, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1006 'load' 'MemBank_B_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1007 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_99 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 99" [mnist_AXI_Stream.cpp:136]   --->   Operation 1007 'getelementptr' 'MemBank_Out_addr_99' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1008 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_99, i16* %MemBank_Out_addr_99, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1009 [1/1] (0.00ns)   --->   "%MemBank_B_addr_100 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 100" [mnist_AXI_Stream.cpp:136]   --->   Operation 1009 'getelementptr' 'MemBank_B_addr_100' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1010 [2/2] (3.25ns)   --->   "%MemBank_B_load_100 = load i16* %MemBank_B_addr_100, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1010 'load' 'MemBank_B_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1011 [1/1] (0.00ns)   --->   "%MemBank_B_addr_101 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 101" [mnist_AXI_Stream.cpp:136]   --->   Operation 1011 'getelementptr' 'MemBank_B_addr_101' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1012 [2/2] (3.25ns)   --->   "%MemBank_B_load_101 = load i16* %MemBank_B_addr_101, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1012 'load' 'MemBank_B_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 91 <SV = 90> <Delay = 6.50>
ST_91 : Operation 1013 [1/2] (3.25ns)   --->   "%MemBank_B_load_100 = load i16* %MemBank_B_addr_100, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1013 'load' 'MemBank_B_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1014 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_100 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 100" [mnist_AXI_Stream.cpp:136]   --->   Operation 1014 'getelementptr' 'MemBank_Out_addr_100' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1015 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_100, i16* %MemBank_Out_addr_100, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1015 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1016 [1/2] (3.25ns)   --->   "%MemBank_B_load_101 = load i16* %MemBank_B_addr_101, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1016 'load' 'MemBank_B_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1017 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_101 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 101" [mnist_AXI_Stream.cpp:136]   --->   Operation 1017 'getelementptr' 'MemBank_Out_addr_101' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1018 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_101, i16* %MemBank_Out_addr_101, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1019 [1/1] (0.00ns)   --->   "%MemBank_B_addr_102 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 102" [mnist_AXI_Stream.cpp:136]   --->   Operation 1019 'getelementptr' 'MemBank_B_addr_102' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1020 [2/2] (3.25ns)   --->   "%MemBank_B_load_102 = load i16* %MemBank_B_addr_102, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1020 'load' 'MemBank_B_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1021 [1/1] (0.00ns)   --->   "%MemBank_B_addr_103 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 103" [mnist_AXI_Stream.cpp:136]   --->   Operation 1021 'getelementptr' 'MemBank_B_addr_103' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1022 [2/2] (3.25ns)   --->   "%MemBank_B_load_103 = load i16* %MemBank_B_addr_103, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1022 'load' 'MemBank_B_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 92 <SV = 91> <Delay = 6.50>
ST_92 : Operation 1023 [1/2] (3.25ns)   --->   "%MemBank_B_load_102 = load i16* %MemBank_B_addr_102, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1023 'load' 'MemBank_B_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1024 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_102 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 102" [mnist_AXI_Stream.cpp:136]   --->   Operation 1024 'getelementptr' 'MemBank_Out_addr_102' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1025 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_102, i16* %MemBank_Out_addr_102, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1025 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1026 [1/2] (3.25ns)   --->   "%MemBank_B_load_103 = load i16* %MemBank_B_addr_103, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1026 'load' 'MemBank_B_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1027 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_103 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 103" [mnist_AXI_Stream.cpp:136]   --->   Operation 1027 'getelementptr' 'MemBank_Out_addr_103' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1028 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_103, i16* %MemBank_Out_addr_103, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1028 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1029 [1/1] (0.00ns)   --->   "%MemBank_B_addr_104 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 104" [mnist_AXI_Stream.cpp:136]   --->   Operation 1029 'getelementptr' 'MemBank_B_addr_104' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1030 [2/2] (3.25ns)   --->   "%MemBank_B_load_104 = load i16* %MemBank_B_addr_104, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1030 'load' 'MemBank_B_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1031 [1/1] (0.00ns)   --->   "%MemBank_B_addr_105 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 105" [mnist_AXI_Stream.cpp:136]   --->   Operation 1031 'getelementptr' 'MemBank_B_addr_105' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1032 [2/2] (3.25ns)   --->   "%MemBank_B_load_105 = load i16* %MemBank_B_addr_105, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1032 'load' 'MemBank_B_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 93 <SV = 92> <Delay = 6.50>
ST_93 : Operation 1033 [1/2] (3.25ns)   --->   "%MemBank_B_load_104 = load i16* %MemBank_B_addr_104, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1033 'load' 'MemBank_B_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1034 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_104 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 104" [mnist_AXI_Stream.cpp:136]   --->   Operation 1034 'getelementptr' 'MemBank_Out_addr_104' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1035 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_104, i16* %MemBank_Out_addr_104, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1035 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1036 [1/2] (3.25ns)   --->   "%MemBank_B_load_105 = load i16* %MemBank_B_addr_105, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1036 'load' 'MemBank_B_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1037 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_105 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 105" [mnist_AXI_Stream.cpp:136]   --->   Operation 1037 'getelementptr' 'MemBank_Out_addr_105' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1038 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_105, i16* %MemBank_Out_addr_105, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1038 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1039 [1/1] (0.00ns)   --->   "%MemBank_B_addr_106 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 106" [mnist_AXI_Stream.cpp:136]   --->   Operation 1039 'getelementptr' 'MemBank_B_addr_106' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1040 [2/2] (3.25ns)   --->   "%MemBank_B_load_106 = load i16* %MemBank_B_addr_106, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1040 'load' 'MemBank_B_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1041 [1/1] (0.00ns)   --->   "%MemBank_B_addr_107 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 107" [mnist_AXI_Stream.cpp:136]   --->   Operation 1041 'getelementptr' 'MemBank_B_addr_107' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1042 [2/2] (3.25ns)   --->   "%MemBank_B_load_107 = load i16* %MemBank_B_addr_107, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1042 'load' 'MemBank_B_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 94 <SV = 93> <Delay = 6.50>
ST_94 : Operation 1043 [1/2] (3.25ns)   --->   "%MemBank_B_load_106 = load i16* %MemBank_B_addr_106, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1043 'load' 'MemBank_B_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1044 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_106 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 106" [mnist_AXI_Stream.cpp:136]   --->   Operation 1044 'getelementptr' 'MemBank_Out_addr_106' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1045 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_106, i16* %MemBank_Out_addr_106, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1045 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1046 [1/2] (3.25ns)   --->   "%MemBank_B_load_107 = load i16* %MemBank_B_addr_107, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1046 'load' 'MemBank_B_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1047 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_107 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 107" [mnist_AXI_Stream.cpp:136]   --->   Operation 1047 'getelementptr' 'MemBank_Out_addr_107' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1048 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_107, i16* %MemBank_Out_addr_107, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1049 [1/1] (0.00ns)   --->   "%MemBank_B_addr_108 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 108" [mnist_AXI_Stream.cpp:136]   --->   Operation 1049 'getelementptr' 'MemBank_B_addr_108' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1050 [2/2] (3.25ns)   --->   "%MemBank_B_load_108 = load i16* %MemBank_B_addr_108, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1050 'load' 'MemBank_B_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1051 [1/1] (0.00ns)   --->   "%MemBank_B_addr_109 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 109" [mnist_AXI_Stream.cpp:136]   --->   Operation 1051 'getelementptr' 'MemBank_B_addr_109' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1052 [2/2] (3.25ns)   --->   "%MemBank_B_load_109 = load i16* %MemBank_B_addr_109, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1052 'load' 'MemBank_B_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 95 <SV = 94> <Delay = 6.50>
ST_95 : Operation 1053 [1/2] (3.25ns)   --->   "%MemBank_B_load_108 = load i16* %MemBank_B_addr_108, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1053 'load' 'MemBank_B_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1054 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_108 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 108" [mnist_AXI_Stream.cpp:136]   --->   Operation 1054 'getelementptr' 'MemBank_Out_addr_108' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1055 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_108, i16* %MemBank_Out_addr_108, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1055 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1056 [1/2] (3.25ns)   --->   "%MemBank_B_load_109 = load i16* %MemBank_B_addr_109, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1056 'load' 'MemBank_B_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1057 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_109 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 109" [mnist_AXI_Stream.cpp:136]   --->   Operation 1057 'getelementptr' 'MemBank_Out_addr_109' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1058 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_109, i16* %MemBank_Out_addr_109, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1059 [1/1] (0.00ns)   --->   "%MemBank_B_addr_110 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 110" [mnist_AXI_Stream.cpp:136]   --->   Operation 1059 'getelementptr' 'MemBank_B_addr_110' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1060 [2/2] (3.25ns)   --->   "%MemBank_B_load_110 = load i16* %MemBank_B_addr_110, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1060 'load' 'MemBank_B_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1061 [1/1] (0.00ns)   --->   "%MemBank_B_addr_111 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 111" [mnist_AXI_Stream.cpp:136]   --->   Operation 1061 'getelementptr' 'MemBank_B_addr_111' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1062 [2/2] (3.25ns)   --->   "%MemBank_B_load_111 = load i16* %MemBank_B_addr_111, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1062 'load' 'MemBank_B_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 96 <SV = 95> <Delay = 6.50>
ST_96 : Operation 1063 [1/2] (3.25ns)   --->   "%MemBank_B_load_110 = load i16* %MemBank_B_addr_110, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1063 'load' 'MemBank_B_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1064 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_110 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 110" [mnist_AXI_Stream.cpp:136]   --->   Operation 1064 'getelementptr' 'MemBank_Out_addr_110' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1065 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_110, i16* %MemBank_Out_addr_110, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1065 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1066 [1/2] (3.25ns)   --->   "%MemBank_B_load_111 = load i16* %MemBank_B_addr_111, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1066 'load' 'MemBank_B_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1067 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_111 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 111" [mnist_AXI_Stream.cpp:136]   --->   Operation 1067 'getelementptr' 'MemBank_Out_addr_111' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1068 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_111, i16* %MemBank_Out_addr_111, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1069 [1/1] (0.00ns)   --->   "%MemBank_B_addr_112 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 112" [mnist_AXI_Stream.cpp:136]   --->   Operation 1069 'getelementptr' 'MemBank_B_addr_112' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1070 [2/2] (3.25ns)   --->   "%MemBank_B_load_112 = load i16* %MemBank_B_addr_112, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1070 'load' 'MemBank_B_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1071 [1/1] (0.00ns)   --->   "%MemBank_B_addr_113 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 113" [mnist_AXI_Stream.cpp:136]   --->   Operation 1071 'getelementptr' 'MemBank_B_addr_113' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1072 [2/2] (3.25ns)   --->   "%MemBank_B_load_113 = load i16* %MemBank_B_addr_113, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1072 'load' 'MemBank_B_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 97 <SV = 96> <Delay = 6.50>
ST_97 : Operation 1073 [1/2] (3.25ns)   --->   "%MemBank_B_load_112 = load i16* %MemBank_B_addr_112, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1073 'load' 'MemBank_B_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1074 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_784 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 112" [mnist_AXI_Stream.cpp:136]   --->   Operation 1074 'getelementptr' 'MemBank_Out_addr_784' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1075 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_112, i16* %MemBank_Out_addr_784, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1075 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1076 [1/2] (3.25ns)   --->   "%MemBank_B_load_113 = load i16* %MemBank_B_addr_113, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1076 'load' 'MemBank_B_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1077 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_113 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 113" [mnist_AXI_Stream.cpp:136]   --->   Operation 1077 'getelementptr' 'MemBank_Out_addr_113' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1078 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_113, i16* %MemBank_Out_addr_113, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1078 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1079 [1/1] (0.00ns)   --->   "%MemBank_B_addr_114 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 114" [mnist_AXI_Stream.cpp:136]   --->   Operation 1079 'getelementptr' 'MemBank_B_addr_114' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1080 [2/2] (3.25ns)   --->   "%MemBank_B_load_114 = load i16* %MemBank_B_addr_114, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1080 'load' 'MemBank_B_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1081 [1/1] (0.00ns)   --->   "%MemBank_B_addr_115 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 115" [mnist_AXI_Stream.cpp:136]   --->   Operation 1081 'getelementptr' 'MemBank_B_addr_115' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1082 [2/2] (3.25ns)   --->   "%MemBank_B_load_115 = load i16* %MemBank_B_addr_115, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1082 'load' 'MemBank_B_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 98 <SV = 97> <Delay = 6.50>
ST_98 : Operation 1083 [1/2] (3.25ns)   --->   "%MemBank_B_load_114 = load i16* %MemBank_B_addr_114, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1083 'load' 'MemBank_B_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1084 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_114 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 114" [mnist_AXI_Stream.cpp:136]   --->   Operation 1084 'getelementptr' 'MemBank_Out_addr_114' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1085 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_114, i16* %MemBank_Out_addr_114, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1085 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1086 [1/2] (3.25ns)   --->   "%MemBank_B_load_115 = load i16* %MemBank_B_addr_115, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1086 'load' 'MemBank_B_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1087 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_115 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 115" [mnist_AXI_Stream.cpp:136]   --->   Operation 1087 'getelementptr' 'MemBank_Out_addr_115' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1088 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_115, i16* %MemBank_Out_addr_115, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1089 [1/1] (0.00ns)   --->   "%MemBank_B_addr_116 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 116" [mnist_AXI_Stream.cpp:136]   --->   Operation 1089 'getelementptr' 'MemBank_B_addr_116' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1090 [2/2] (3.25ns)   --->   "%MemBank_B_load_116 = load i16* %MemBank_B_addr_116, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1090 'load' 'MemBank_B_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1091 [1/1] (0.00ns)   --->   "%MemBank_B_addr_117 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 117" [mnist_AXI_Stream.cpp:136]   --->   Operation 1091 'getelementptr' 'MemBank_B_addr_117' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1092 [2/2] (3.25ns)   --->   "%MemBank_B_load_117 = load i16* %MemBank_B_addr_117, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1092 'load' 'MemBank_B_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 99 <SV = 98> <Delay = 6.50>
ST_99 : Operation 1093 [1/2] (3.25ns)   --->   "%MemBank_B_load_116 = load i16* %MemBank_B_addr_116, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1093 'load' 'MemBank_B_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1094 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_116 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 116" [mnist_AXI_Stream.cpp:136]   --->   Operation 1094 'getelementptr' 'MemBank_Out_addr_116' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1095 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_116, i16* %MemBank_Out_addr_116, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1095 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1096 [1/2] (3.25ns)   --->   "%MemBank_B_load_117 = load i16* %MemBank_B_addr_117, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1096 'load' 'MemBank_B_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1097 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_117 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 117" [mnist_AXI_Stream.cpp:136]   --->   Operation 1097 'getelementptr' 'MemBank_Out_addr_117' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1098 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_117, i16* %MemBank_Out_addr_117, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1099 [1/1] (0.00ns)   --->   "%MemBank_B_addr_118 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 118" [mnist_AXI_Stream.cpp:136]   --->   Operation 1099 'getelementptr' 'MemBank_B_addr_118' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1100 [2/2] (3.25ns)   --->   "%MemBank_B_load_118 = load i16* %MemBank_B_addr_118, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1100 'load' 'MemBank_B_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1101 [1/1] (0.00ns)   --->   "%MemBank_B_addr_119 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 119" [mnist_AXI_Stream.cpp:136]   --->   Operation 1101 'getelementptr' 'MemBank_B_addr_119' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1102 [2/2] (3.25ns)   --->   "%MemBank_B_load_119 = load i16* %MemBank_B_addr_119, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1102 'load' 'MemBank_B_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 100 <SV = 99> <Delay = 6.50>
ST_100 : Operation 1103 [1/2] (3.25ns)   --->   "%MemBank_B_load_118 = load i16* %MemBank_B_addr_118, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1103 'load' 'MemBank_B_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1104 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_118 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 118" [mnist_AXI_Stream.cpp:136]   --->   Operation 1104 'getelementptr' 'MemBank_Out_addr_118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1105 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_118, i16* %MemBank_Out_addr_118, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1106 [1/2] (3.25ns)   --->   "%MemBank_B_load_119 = load i16* %MemBank_B_addr_119, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1106 'load' 'MemBank_B_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1107 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_119 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 119" [mnist_AXI_Stream.cpp:136]   --->   Operation 1107 'getelementptr' 'MemBank_Out_addr_119' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1108 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_119, i16* %MemBank_Out_addr_119, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1109 [1/1] (0.00ns)   --->   "%MemBank_B_addr_120 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 120" [mnist_AXI_Stream.cpp:136]   --->   Operation 1109 'getelementptr' 'MemBank_B_addr_120' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1110 [2/2] (3.25ns)   --->   "%MemBank_B_load_120 = load i16* %MemBank_B_addr_120, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1110 'load' 'MemBank_B_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1111 [1/1] (0.00ns)   --->   "%MemBank_B_addr_121 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 121" [mnist_AXI_Stream.cpp:136]   --->   Operation 1111 'getelementptr' 'MemBank_B_addr_121' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1112 [2/2] (3.25ns)   --->   "%MemBank_B_load_121 = load i16* %MemBank_B_addr_121, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1112 'load' 'MemBank_B_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 101 <SV = 100> <Delay = 6.50>
ST_101 : Operation 1113 [1/2] (3.25ns)   --->   "%MemBank_B_load_120 = load i16* %MemBank_B_addr_120, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1113 'load' 'MemBank_B_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1114 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_120 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 120" [mnist_AXI_Stream.cpp:136]   --->   Operation 1114 'getelementptr' 'MemBank_Out_addr_120' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1115 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_120, i16* %MemBank_Out_addr_120, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1116 [1/2] (3.25ns)   --->   "%MemBank_B_load_121 = load i16* %MemBank_B_addr_121, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1116 'load' 'MemBank_B_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1117 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_121 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 121" [mnist_AXI_Stream.cpp:136]   --->   Operation 1117 'getelementptr' 'MemBank_Out_addr_121' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1118 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_121, i16* %MemBank_Out_addr_121, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1119 [1/1] (0.00ns)   --->   "%MemBank_B_addr_122 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 122" [mnist_AXI_Stream.cpp:136]   --->   Operation 1119 'getelementptr' 'MemBank_B_addr_122' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1120 [2/2] (3.25ns)   --->   "%MemBank_B_load_122 = load i16* %MemBank_B_addr_122, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1120 'load' 'MemBank_B_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1121 [1/1] (0.00ns)   --->   "%MemBank_B_addr_123 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 123" [mnist_AXI_Stream.cpp:136]   --->   Operation 1121 'getelementptr' 'MemBank_B_addr_123' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1122 [2/2] (3.25ns)   --->   "%MemBank_B_load_123 = load i16* %MemBank_B_addr_123, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1122 'load' 'MemBank_B_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 102 <SV = 101> <Delay = 6.50>
ST_102 : Operation 1123 [1/2] (3.25ns)   --->   "%MemBank_B_load_122 = load i16* %MemBank_B_addr_122, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1123 'load' 'MemBank_B_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1124 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_122 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 122" [mnist_AXI_Stream.cpp:136]   --->   Operation 1124 'getelementptr' 'MemBank_Out_addr_122' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1125 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_122, i16* %MemBank_Out_addr_122, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1126 [1/2] (3.25ns)   --->   "%MemBank_B_load_123 = load i16* %MemBank_B_addr_123, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1126 'load' 'MemBank_B_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1127 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_123 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 123" [mnist_AXI_Stream.cpp:136]   --->   Operation 1127 'getelementptr' 'MemBank_Out_addr_123' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1128 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_123, i16* %MemBank_Out_addr_123, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1129 [1/1] (0.00ns)   --->   "%MemBank_B_addr_124 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 124" [mnist_AXI_Stream.cpp:136]   --->   Operation 1129 'getelementptr' 'MemBank_B_addr_124' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1130 [2/2] (3.25ns)   --->   "%MemBank_B_load_124 = load i16* %MemBank_B_addr_124, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1130 'load' 'MemBank_B_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1131 [1/1] (0.00ns)   --->   "%MemBank_B_addr_125 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 125" [mnist_AXI_Stream.cpp:136]   --->   Operation 1131 'getelementptr' 'MemBank_B_addr_125' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1132 [2/2] (3.25ns)   --->   "%MemBank_B_load_125 = load i16* %MemBank_B_addr_125, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1132 'load' 'MemBank_B_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 103 <SV = 102> <Delay = 6.50>
ST_103 : Operation 1133 [1/2] (3.25ns)   --->   "%MemBank_B_load_124 = load i16* %MemBank_B_addr_124, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1133 'load' 'MemBank_B_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1134 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_124 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 124" [mnist_AXI_Stream.cpp:136]   --->   Operation 1134 'getelementptr' 'MemBank_Out_addr_124' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1135 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_124, i16* %MemBank_Out_addr_124, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1136 [1/2] (3.25ns)   --->   "%MemBank_B_load_125 = load i16* %MemBank_B_addr_125, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1136 'load' 'MemBank_B_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1137 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_125 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 125" [mnist_AXI_Stream.cpp:136]   --->   Operation 1137 'getelementptr' 'MemBank_Out_addr_125' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1138 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_125, i16* %MemBank_Out_addr_125, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1139 [1/1] (0.00ns)   --->   "%MemBank_B_addr_126 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 126" [mnist_AXI_Stream.cpp:136]   --->   Operation 1139 'getelementptr' 'MemBank_B_addr_126' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1140 [2/2] (3.25ns)   --->   "%MemBank_B_load_126 = load i16* %MemBank_B_addr_126, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1140 'load' 'MemBank_B_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1141 [1/1] (0.00ns)   --->   "%MemBank_B_addr_127 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 127" [mnist_AXI_Stream.cpp:136]   --->   Operation 1141 'getelementptr' 'MemBank_B_addr_127' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1142 [2/2] (3.25ns)   --->   "%MemBank_B_load_127 = load i16* %MemBank_B_addr_127, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1142 'load' 'MemBank_B_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 104 <SV = 103> <Delay = 6.50>
ST_104 : Operation 1143 [1/2] (3.25ns)   --->   "%MemBank_B_load_126 = load i16* %MemBank_B_addr_126, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1143 'load' 'MemBank_B_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1144 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_126 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 126" [mnist_AXI_Stream.cpp:136]   --->   Operation 1144 'getelementptr' 'MemBank_Out_addr_126' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1145 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_126, i16* %MemBank_Out_addr_126, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1146 [1/2] (3.25ns)   --->   "%MemBank_B_load_127 = load i16* %MemBank_B_addr_127, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1146 'load' 'MemBank_B_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1147 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_127 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 127" [mnist_AXI_Stream.cpp:136]   --->   Operation 1147 'getelementptr' 'MemBank_Out_addr_127' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1148 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_127, i16* %MemBank_Out_addr_127, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1149 [1/1] (0.00ns)   --->   "%MemBank_B_addr_128 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 128" [mnist_AXI_Stream.cpp:136]   --->   Operation 1149 'getelementptr' 'MemBank_B_addr_128' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1150 [2/2] (3.25ns)   --->   "%MemBank_B_load_128 = load i16* %MemBank_B_addr_128, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1150 'load' 'MemBank_B_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1151 [1/1] (0.00ns)   --->   "%MemBank_B_addr_129 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 129" [mnist_AXI_Stream.cpp:136]   --->   Operation 1151 'getelementptr' 'MemBank_B_addr_129' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1152 [2/2] (3.25ns)   --->   "%MemBank_B_load_129 = load i16* %MemBank_B_addr_129, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1152 'load' 'MemBank_B_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 105 <SV = 104> <Delay = 6.50>
ST_105 : Operation 1153 [1/2] (3.25ns)   --->   "%MemBank_B_load_128 = load i16* %MemBank_B_addr_128, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1153 'load' 'MemBank_B_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1154 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_128 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 128" [mnist_AXI_Stream.cpp:136]   --->   Operation 1154 'getelementptr' 'MemBank_Out_addr_128' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1155 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_128, i16* %MemBank_Out_addr_128, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1156 [1/2] (3.25ns)   --->   "%MemBank_B_load_129 = load i16* %MemBank_B_addr_129, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1156 'load' 'MemBank_B_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1157 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_129 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 129" [mnist_AXI_Stream.cpp:136]   --->   Operation 1157 'getelementptr' 'MemBank_Out_addr_129' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1158 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_129, i16* %MemBank_Out_addr_129, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1159 [1/1] (0.00ns)   --->   "%MemBank_B_addr_130 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 130" [mnist_AXI_Stream.cpp:136]   --->   Operation 1159 'getelementptr' 'MemBank_B_addr_130' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1160 [2/2] (3.25ns)   --->   "%MemBank_B_load_130 = load i16* %MemBank_B_addr_130, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1160 'load' 'MemBank_B_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1161 [1/1] (0.00ns)   --->   "%MemBank_B_addr_131 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 131" [mnist_AXI_Stream.cpp:136]   --->   Operation 1161 'getelementptr' 'MemBank_B_addr_131' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1162 [2/2] (3.25ns)   --->   "%MemBank_B_load_131 = load i16* %MemBank_B_addr_131, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1162 'load' 'MemBank_B_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 106 <SV = 105> <Delay = 6.50>
ST_106 : Operation 1163 [1/2] (3.25ns)   --->   "%MemBank_B_load_130 = load i16* %MemBank_B_addr_130, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1163 'load' 'MemBank_B_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1164 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_130 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 130" [mnist_AXI_Stream.cpp:136]   --->   Operation 1164 'getelementptr' 'MemBank_Out_addr_130' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1165 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_130, i16* %MemBank_Out_addr_130, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1166 [1/2] (3.25ns)   --->   "%MemBank_B_load_131 = load i16* %MemBank_B_addr_131, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1166 'load' 'MemBank_B_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1167 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_131 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 131" [mnist_AXI_Stream.cpp:136]   --->   Operation 1167 'getelementptr' 'MemBank_Out_addr_131' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1168 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_131, i16* %MemBank_Out_addr_131, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1169 [1/1] (0.00ns)   --->   "%MemBank_B_addr_132 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 132" [mnist_AXI_Stream.cpp:136]   --->   Operation 1169 'getelementptr' 'MemBank_B_addr_132' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1170 [2/2] (3.25ns)   --->   "%MemBank_B_load_132 = load i16* %MemBank_B_addr_132, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1170 'load' 'MemBank_B_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1171 [1/1] (0.00ns)   --->   "%MemBank_B_addr_133 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 133" [mnist_AXI_Stream.cpp:136]   --->   Operation 1171 'getelementptr' 'MemBank_B_addr_133' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1172 [2/2] (3.25ns)   --->   "%MemBank_B_load_133 = load i16* %MemBank_B_addr_133, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1172 'load' 'MemBank_B_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 107 <SV = 106> <Delay = 6.50>
ST_107 : Operation 1173 [1/2] (3.25ns)   --->   "%MemBank_B_load_132 = load i16* %MemBank_B_addr_132, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1173 'load' 'MemBank_B_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1174 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_132 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 132" [mnist_AXI_Stream.cpp:136]   --->   Operation 1174 'getelementptr' 'MemBank_Out_addr_132' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1175 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_132, i16* %MemBank_Out_addr_132, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1175 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1176 [1/2] (3.25ns)   --->   "%MemBank_B_load_133 = load i16* %MemBank_B_addr_133, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1176 'load' 'MemBank_B_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1177 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_133 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 133" [mnist_AXI_Stream.cpp:136]   --->   Operation 1177 'getelementptr' 'MemBank_Out_addr_133' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1178 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_133, i16* %MemBank_Out_addr_133, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1179 [1/1] (0.00ns)   --->   "%MemBank_B_addr_134 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 134" [mnist_AXI_Stream.cpp:136]   --->   Operation 1179 'getelementptr' 'MemBank_B_addr_134' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1180 [2/2] (3.25ns)   --->   "%MemBank_B_load_134 = load i16* %MemBank_B_addr_134, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1180 'load' 'MemBank_B_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1181 [1/1] (0.00ns)   --->   "%MemBank_B_addr_135 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 135" [mnist_AXI_Stream.cpp:136]   --->   Operation 1181 'getelementptr' 'MemBank_B_addr_135' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1182 [2/2] (3.25ns)   --->   "%MemBank_B_load_135 = load i16* %MemBank_B_addr_135, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1182 'load' 'MemBank_B_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 108 <SV = 107> <Delay = 6.50>
ST_108 : Operation 1183 [1/2] (3.25ns)   --->   "%MemBank_B_load_134 = load i16* %MemBank_B_addr_134, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1183 'load' 'MemBank_B_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1184 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_134 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 134" [mnist_AXI_Stream.cpp:136]   --->   Operation 1184 'getelementptr' 'MemBank_Out_addr_134' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1185 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_134, i16* %MemBank_Out_addr_134, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1186 [1/2] (3.25ns)   --->   "%MemBank_B_load_135 = load i16* %MemBank_B_addr_135, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1186 'load' 'MemBank_B_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1187 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_135 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 135" [mnist_AXI_Stream.cpp:136]   --->   Operation 1187 'getelementptr' 'MemBank_Out_addr_135' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1188 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_135, i16* %MemBank_Out_addr_135, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1189 [1/1] (0.00ns)   --->   "%MemBank_B_addr_136 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 136" [mnist_AXI_Stream.cpp:136]   --->   Operation 1189 'getelementptr' 'MemBank_B_addr_136' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1190 [2/2] (3.25ns)   --->   "%MemBank_B_load_136 = load i16* %MemBank_B_addr_136, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1190 'load' 'MemBank_B_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1191 [1/1] (0.00ns)   --->   "%MemBank_B_addr_137 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 137" [mnist_AXI_Stream.cpp:136]   --->   Operation 1191 'getelementptr' 'MemBank_B_addr_137' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1192 [2/2] (3.25ns)   --->   "%MemBank_B_load_137 = load i16* %MemBank_B_addr_137, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1192 'load' 'MemBank_B_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 109 <SV = 108> <Delay = 6.50>
ST_109 : Operation 1193 [1/2] (3.25ns)   --->   "%MemBank_B_load_136 = load i16* %MemBank_B_addr_136, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1193 'load' 'MemBank_B_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1194 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_136 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 136" [mnist_AXI_Stream.cpp:136]   --->   Operation 1194 'getelementptr' 'MemBank_Out_addr_136' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1195 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_136, i16* %MemBank_Out_addr_136, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1196 [1/2] (3.25ns)   --->   "%MemBank_B_load_137 = load i16* %MemBank_B_addr_137, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1196 'load' 'MemBank_B_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1197 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_137 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 137" [mnist_AXI_Stream.cpp:136]   --->   Operation 1197 'getelementptr' 'MemBank_Out_addr_137' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1198 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_137, i16* %MemBank_Out_addr_137, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1199 [1/1] (0.00ns)   --->   "%MemBank_B_addr_138 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 138" [mnist_AXI_Stream.cpp:136]   --->   Operation 1199 'getelementptr' 'MemBank_B_addr_138' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1200 [2/2] (3.25ns)   --->   "%MemBank_B_load_138 = load i16* %MemBank_B_addr_138, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1200 'load' 'MemBank_B_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1201 [1/1] (0.00ns)   --->   "%MemBank_B_addr_139 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 139" [mnist_AXI_Stream.cpp:136]   --->   Operation 1201 'getelementptr' 'MemBank_B_addr_139' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1202 [2/2] (3.25ns)   --->   "%MemBank_B_load_139 = load i16* %MemBank_B_addr_139, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1202 'load' 'MemBank_B_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 110 <SV = 109> <Delay = 6.50>
ST_110 : Operation 1203 [1/2] (3.25ns)   --->   "%MemBank_B_load_138 = load i16* %MemBank_B_addr_138, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1203 'load' 'MemBank_B_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1204 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_138 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 138" [mnist_AXI_Stream.cpp:136]   --->   Operation 1204 'getelementptr' 'MemBank_Out_addr_138' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1205 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_138, i16* %MemBank_Out_addr_138, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1206 [1/2] (3.25ns)   --->   "%MemBank_B_load_139 = load i16* %MemBank_B_addr_139, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1206 'load' 'MemBank_B_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1207 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_139 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 139" [mnist_AXI_Stream.cpp:136]   --->   Operation 1207 'getelementptr' 'MemBank_Out_addr_139' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1208 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_139, i16* %MemBank_Out_addr_139, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1209 [1/1] (0.00ns)   --->   "%MemBank_B_addr_140 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 140" [mnist_AXI_Stream.cpp:136]   --->   Operation 1209 'getelementptr' 'MemBank_B_addr_140' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1210 [2/2] (3.25ns)   --->   "%MemBank_B_load_140 = load i16* %MemBank_B_addr_140, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1210 'load' 'MemBank_B_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1211 [1/1] (0.00ns)   --->   "%MemBank_B_addr_141 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 141" [mnist_AXI_Stream.cpp:136]   --->   Operation 1211 'getelementptr' 'MemBank_B_addr_141' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1212 [2/2] (3.25ns)   --->   "%MemBank_B_load_141 = load i16* %MemBank_B_addr_141, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1212 'load' 'MemBank_B_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 111 <SV = 110> <Delay = 6.50>
ST_111 : Operation 1213 [1/2] (3.25ns)   --->   "%MemBank_B_load_140 = load i16* %MemBank_B_addr_140, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1213 'load' 'MemBank_B_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1214 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_140 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 140" [mnist_AXI_Stream.cpp:136]   --->   Operation 1214 'getelementptr' 'MemBank_Out_addr_140' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1215 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_140, i16* %MemBank_Out_addr_140, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1216 [1/2] (3.25ns)   --->   "%MemBank_B_load_141 = load i16* %MemBank_B_addr_141, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1216 'load' 'MemBank_B_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1217 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_141 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 141" [mnist_AXI_Stream.cpp:136]   --->   Operation 1217 'getelementptr' 'MemBank_Out_addr_141' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1218 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_141, i16* %MemBank_Out_addr_141, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1219 [1/1] (0.00ns)   --->   "%MemBank_B_addr_142 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 142" [mnist_AXI_Stream.cpp:136]   --->   Operation 1219 'getelementptr' 'MemBank_B_addr_142' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1220 [2/2] (3.25ns)   --->   "%MemBank_B_load_142 = load i16* %MemBank_B_addr_142, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1220 'load' 'MemBank_B_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1221 [1/1] (0.00ns)   --->   "%MemBank_B_addr_143 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 143" [mnist_AXI_Stream.cpp:136]   --->   Operation 1221 'getelementptr' 'MemBank_B_addr_143' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1222 [2/2] (3.25ns)   --->   "%MemBank_B_load_143 = load i16* %MemBank_B_addr_143, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1222 'load' 'MemBank_B_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 112 <SV = 111> <Delay = 6.50>
ST_112 : Operation 1223 [1/2] (3.25ns)   --->   "%MemBank_B_load_142 = load i16* %MemBank_B_addr_142, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1223 'load' 'MemBank_B_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1224 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_142 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 142" [mnist_AXI_Stream.cpp:136]   --->   Operation 1224 'getelementptr' 'MemBank_Out_addr_142' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1225 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_142, i16* %MemBank_Out_addr_142, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1226 [1/2] (3.25ns)   --->   "%MemBank_B_load_143 = load i16* %MemBank_B_addr_143, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1226 'load' 'MemBank_B_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1227 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_143 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 143" [mnist_AXI_Stream.cpp:136]   --->   Operation 1227 'getelementptr' 'MemBank_Out_addr_143' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1228 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_143, i16* %MemBank_Out_addr_143, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1229 [1/1] (0.00ns)   --->   "%MemBank_B_addr_144 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 144" [mnist_AXI_Stream.cpp:136]   --->   Operation 1229 'getelementptr' 'MemBank_B_addr_144' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1230 [2/2] (3.25ns)   --->   "%MemBank_B_load_144 = load i16* %MemBank_B_addr_144, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1230 'load' 'MemBank_B_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1231 [1/1] (0.00ns)   --->   "%MemBank_B_addr_145 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 145" [mnist_AXI_Stream.cpp:136]   --->   Operation 1231 'getelementptr' 'MemBank_B_addr_145' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1232 [2/2] (3.25ns)   --->   "%MemBank_B_load_145 = load i16* %MemBank_B_addr_145, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1232 'load' 'MemBank_B_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 113 <SV = 112> <Delay = 6.50>
ST_113 : Operation 1233 [1/2] (3.25ns)   --->   "%MemBank_B_load_144 = load i16* %MemBank_B_addr_144, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1233 'load' 'MemBank_B_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1234 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_144 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 144" [mnist_AXI_Stream.cpp:136]   --->   Operation 1234 'getelementptr' 'MemBank_Out_addr_144' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1235 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_144, i16* %MemBank_Out_addr_144, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1236 [1/2] (3.25ns)   --->   "%MemBank_B_load_145 = load i16* %MemBank_B_addr_145, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1236 'load' 'MemBank_B_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1237 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_145 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 145" [mnist_AXI_Stream.cpp:136]   --->   Operation 1237 'getelementptr' 'MemBank_Out_addr_145' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1238 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_145, i16* %MemBank_Out_addr_145, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1239 [1/1] (0.00ns)   --->   "%MemBank_B_addr_146 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 146" [mnist_AXI_Stream.cpp:136]   --->   Operation 1239 'getelementptr' 'MemBank_B_addr_146' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1240 [2/2] (3.25ns)   --->   "%MemBank_B_load_146 = load i16* %MemBank_B_addr_146, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1240 'load' 'MemBank_B_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1241 [1/1] (0.00ns)   --->   "%MemBank_B_addr_147 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 147" [mnist_AXI_Stream.cpp:136]   --->   Operation 1241 'getelementptr' 'MemBank_B_addr_147' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1242 [2/2] (3.25ns)   --->   "%MemBank_B_load_147 = load i16* %MemBank_B_addr_147, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1242 'load' 'MemBank_B_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 114 <SV = 113> <Delay = 6.50>
ST_114 : Operation 1243 [1/2] (3.25ns)   --->   "%MemBank_B_load_146 = load i16* %MemBank_B_addr_146, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1243 'load' 'MemBank_B_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1244 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_146 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 146" [mnist_AXI_Stream.cpp:136]   --->   Operation 1244 'getelementptr' 'MemBank_Out_addr_146' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1245 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_146, i16* %MemBank_Out_addr_146, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1246 [1/2] (3.25ns)   --->   "%MemBank_B_load_147 = load i16* %MemBank_B_addr_147, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1246 'load' 'MemBank_B_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1247 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_147 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 147" [mnist_AXI_Stream.cpp:136]   --->   Operation 1247 'getelementptr' 'MemBank_Out_addr_147' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1248 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_147, i16* %MemBank_Out_addr_147, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1249 [1/1] (0.00ns)   --->   "%MemBank_B_addr_148 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 148" [mnist_AXI_Stream.cpp:136]   --->   Operation 1249 'getelementptr' 'MemBank_B_addr_148' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1250 [2/2] (3.25ns)   --->   "%MemBank_B_load_148 = load i16* %MemBank_B_addr_148, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1250 'load' 'MemBank_B_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1251 [1/1] (0.00ns)   --->   "%MemBank_B_addr_149 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 149" [mnist_AXI_Stream.cpp:136]   --->   Operation 1251 'getelementptr' 'MemBank_B_addr_149' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1252 [2/2] (3.25ns)   --->   "%MemBank_B_load_149 = load i16* %MemBank_B_addr_149, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1252 'load' 'MemBank_B_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 115 <SV = 114> <Delay = 6.50>
ST_115 : Operation 1253 [1/2] (3.25ns)   --->   "%MemBank_B_load_148 = load i16* %MemBank_B_addr_148, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1253 'load' 'MemBank_B_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1254 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_148 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 148" [mnist_AXI_Stream.cpp:136]   --->   Operation 1254 'getelementptr' 'MemBank_Out_addr_148' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1255 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_148, i16* %MemBank_Out_addr_148, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1255 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1256 [1/2] (3.25ns)   --->   "%MemBank_B_load_149 = load i16* %MemBank_B_addr_149, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1256 'load' 'MemBank_B_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1257 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_149 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 149" [mnist_AXI_Stream.cpp:136]   --->   Operation 1257 'getelementptr' 'MemBank_Out_addr_149' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1258 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_149, i16* %MemBank_Out_addr_149, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1259 [1/1] (0.00ns)   --->   "%MemBank_B_addr_150 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 150" [mnist_AXI_Stream.cpp:136]   --->   Operation 1259 'getelementptr' 'MemBank_B_addr_150' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1260 [2/2] (3.25ns)   --->   "%MemBank_B_load_150 = load i16* %MemBank_B_addr_150, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1260 'load' 'MemBank_B_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1261 [1/1] (0.00ns)   --->   "%MemBank_B_addr_151 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 151" [mnist_AXI_Stream.cpp:136]   --->   Operation 1261 'getelementptr' 'MemBank_B_addr_151' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1262 [2/2] (3.25ns)   --->   "%MemBank_B_load_151 = load i16* %MemBank_B_addr_151, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1262 'load' 'MemBank_B_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 116 <SV = 115> <Delay = 6.50>
ST_116 : Operation 1263 [1/2] (3.25ns)   --->   "%MemBank_B_load_150 = load i16* %MemBank_B_addr_150, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1263 'load' 'MemBank_B_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1264 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_150 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 150" [mnist_AXI_Stream.cpp:136]   --->   Operation 1264 'getelementptr' 'MemBank_Out_addr_150' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1265 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_150, i16* %MemBank_Out_addr_150, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1266 [1/2] (3.25ns)   --->   "%MemBank_B_load_151 = load i16* %MemBank_B_addr_151, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1266 'load' 'MemBank_B_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1267 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_151 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 151" [mnist_AXI_Stream.cpp:136]   --->   Operation 1267 'getelementptr' 'MemBank_Out_addr_151' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1268 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_151, i16* %MemBank_Out_addr_151, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1269 [1/1] (0.00ns)   --->   "%MemBank_B_addr_152 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 152" [mnist_AXI_Stream.cpp:136]   --->   Operation 1269 'getelementptr' 'MemBank_B_addr_152' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1270 [2/2] (3.25ns)   --->   "%MemBank_B_load_152 = load i16* %MemBank_B_addr_152, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1270 'load' 'MemBank_B_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1271 [1/1] (0.00ns)   --->   "%MemBank_B_addr_153 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 153" [mnist_AXI_Stream.cpp:136]   --->   Operation 1271 'getelementptr' 'MemBank_B_addr_153' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1272 [2/2] (3.25ns)   --->   "%MemBank_B_load_153 = load i16* %MemBank_B_addr_153, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1272 'load' 'MemBank_B_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 117 <SV = 116> <Delay = 6.50>
ST_117 : Operation 1273 [1/2] (3.25ns)   --->   "%MemBank_B_load_152 = load i16* %MemBank_B_addr_152, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1273 'load' 'MemBank_B_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1274 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_152 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 152" [mnist_AXI_Stream.cpp:136]   --->   Operation 1274 'getelementptr' 'MemBank_Out_addr_152' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1275 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_152, i16* %MemBank_Out_addr_152, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1275 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1276 [1/2] (3.25ns)   --->   "%MemBank_B_load_153 = load i16* %MemBank_B_addr_153, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1276 'load' 'MemBank_B_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1277 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_153 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 153" [mnist_AXI_Stream.cpp:136]   --->   Operation 1277 'getelementptr' 'MemBank_Out_addr_153' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1278 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_153, i16* %MemBank_Out_addr_153, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1279 [1/1] (0.00ns)   --->   "%MemBank_B_addr_154 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 154" [mnist_AXI_Stream.cpp:136]   --->   Operation 1279 'getelementptr' 'MemBank_B_addr_154' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1280 [2/2] (3.25ns)   --->   "%MemBank_B_load_154 = load i16* %MemBank_B_addr_154, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1280 'load' 'MemBank_B_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1281 [1/1] (0.00ns)   --->   "%MemBank_B_addr_155 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 155" [mnist_AXI_Stream.cpp:136]   --->   Operation 1281 'getelementptr' 'MemBank_B_addr_155' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1282 [2/2] (3.25ns)   --->   "%MemBank_B_load_155 = load i16* %MemBank_B_addr_155, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1282 'load' 'MemBank_B_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 118 <SV = 117> <Delay = 6.50>
ST_118 : Operation 1283 [1/2] (3.25ns)   --->   "%MemBank_B_load_154 = load i16* %MemBank_B_addr_154, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1283 'load' 'MemBank_B_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1284 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_154 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 154" [mnist_AXI_Stream.cpp:136]   --->   Operation 1284 'getelementptr' 'MemBank_Out_addr_154' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1285 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_154, i16* %MemBank_Out_addr_154, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1286 [1/2] (3.25ns)   --->   "%MemBank_B_load_155 = load i16* %MemBank_B_addr_155, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1286 'load' 'MemBank_B_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1287 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_155 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 155" [mnist_AXI_Stream.cpp:136]   --->   Operation 1287 'getelementptr' 'MemBank_Out_addr_155' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1288 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_155, i16* %MemBank_Out_addr_155, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1289 [1/1] (0.00ns)   --->   "%MemBank_B_addr_156 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 156" [mnist_AXI_Stream.cpp:136]   --->   Operation 1289 'getelementptr' 'MemBank_B_addr_156' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1290 [2/2] (3.25ns)   --->   "%MemBank_B_load_156 = load i16* %MemBank_B_addr_156, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1290 'load' 'MemBank_B_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1291 [1/1] (0.00ns)   --->   "%MemBank_B_addr_157 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 157" [mnist_AXI_Stream.cpp:136]   --->   Operation 1291 'getelementptr' 'MemBank_B_addr_157' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1292 [2/2] (3.25ns)   --->   "%MemBank_B_load_157 = load i16* %MemBank_B_addr_157, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1292 'load' 'MemBank_B_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 119 <SV = 118> <Delay = 6.50>
ST_119 : Operation 1293 [1/2] (3.25ns)   --->   "%MemBank_B_load_156 = load i16* %MemBank_B_addr_156, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1293 'load' 'MemBank_B_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1294 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_156 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 156" [mnist_AXI_Stream.cpp:136]   --->   Operation 1294 'getelementptr' 'MemBank_Out_addr_156' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1295 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_156, i16* %MemBank_Out_addr_156, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1295 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1296 [1/2] (3.25ns)   --->   "%MemBank_B_load_157 = load i16* %MemBank_B_addr_157, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1296 'load' 'MemBank_B_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1297 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_157 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 157" [mnist_AXI_Stream.cpp:136]   --->   Operation 1297 'getelementptr' 'MemBank_Out_addr_157' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1298 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_157, i16* %MemBank_Out_addr_157, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1299 [1/1] (0.00ns)   --->   "%MemBank_B_addr_158 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 158" [mnist_AXI_Stream.cpp:136]   --->   Operation 1299 'getelementptr' 'MemBank_B_addr_158' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1300 [2/2] (3.25ns)   --->   "%MemBank_B_load_158 = load i16* %MemBank_B_addr_158, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1300 'load' 'MemBank_B_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1301 [1/1] (0.00ns)   --->   "%MemBank_B_addr_159 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 159" [mnist_AXI_Stream.cpp:136]   --->   Operation 1301 'getelementptr' 'MemBank_B_addr_159' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1302 [2/2] (3.25ns)   --->   "%MemBank_B_load_159 = load i16* %MemBank_B_addr_159, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1302 'load' 'MemBank_B_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 120 <SV = 119> <Delay = 6.50>
ST_120 : Operation 1303 [1/2] (3.25ns)   --->   "%MemBank_B_load_158 = load i16* %MemBank_B_addr_158, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1303 'load' 'MemBank_B_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1304 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_158 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 158" [mnist_AXI_Stream.cpp:136]   --->   Operation 1304 'getelementptr' 'MemBank_Out_addr_158' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1305 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_158, i16* %MemBank_Out_addr_158, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1305 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1306 [1/2] (3.25ns)   --->   "%MemBank_B_load_159 = load i16* %MemBank_B_addr_159, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1306 'load' 'MemBank_B_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1307 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_159 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 159" [mnist_AXI_Stream.cpp:136]   --->   Operation 1307 'getelementptr' 'MemBank_Out_addr_159' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1308 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_159, i16* %MemBank_Out_addr_159, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1308 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1309 [1/1] (0.00ns)   --->   "%MemBank_B_addr_160 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 160" [mnist_AXI_Stream.cpp:136]   --->   Operation 1309 'getelementptr' 'MemBank_B_addr_160' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1310 [2/2] (3.25ns)   --->   "%MemBank_B_load_160 = load i16* %MemBank_B_addr_160, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1310 'load' 'MemBank_B_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1311 [1/1] (0.00ns)   --->   "%MemBank_B_addr_161 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 161" [mnist_AXI_Stream.cpp:136]   --->   Operation 1311 'getelementptr' 'MemBank_B_addr_161' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1312 [2/2] (3.25ns)   --->   "%MemBank_B_load_161 = load i16* %MemBank_B_addr_161, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1312 'load' 'MemBank_B_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 121 <SV = 120> <Delay = 6.50>
ST_121 : Operation 1313 [1/2] (3.25ns)   --->   "%MemBank_B_load_160 = load i16* %MemBank_B_addr_160, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1313 'load' 'MemBank_B_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1314 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_160 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 160" [mnist_AXI_Stream.cpp:136]   --->   Operation 1314 'getelementptr' 'MemBank_Out_addr_160' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1315 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_160, i16* %MemBank_Out_addr_160, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1316 [1/2] (3.25ns)   --->   "%MemBank_B_load_161 = load i16* %MemBank_B_addr_161, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1316 'load' 'MemBank_B_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1317 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_161 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 161" [mnist_AXI_Stream.cpp:136]   --->   Operation 1317 'getelementptr' 'MemBank_Out_addr_161' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1318 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_161, i16* %MemBank_Out_addr_161, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1319 [1/1] (0.00ns)   --->   "%MemBank_B_addr_162 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 162" [mnist_AXI_Stream.cpp:136]   --->   Operation 1319 'getelementptr' 'MemBank_B_addr_162' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1320 [2/2] (3.25ns)   --->   "%MemBank_B_load_162 = load i16* %MemBank_B_addr_162, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1320 'load' 'MemBank_B_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1321 [1/1] (0.00ns)   --->   "%MemBank_B_addr_163 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 163" [mnist_AXI_Stream.cpp:136]   --->   Operation 1321 'getelementptr' 'MemBank_B_addr_163' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1322 [2/2] (3.25ns)   --->   "%MemBank_B_load_163 = load i16* %MemBank_B_addr_163, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1322 'load' 'MemBank_B_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 122 <SV = 121> <Delay = 6.50>
ST_122 : Operation 1323 [1/2] (3.25ns)   --->   "%MemBank_B_load_162 = load i16* %MemBank_B_addr_162, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1323 'load' 'MemBank_B_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1324 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_162 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 162" [mnist_AXI_Stream.cpp:136]   --->   Operation 1324 'getelementptr' 'MemBank_Out_addr_162' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1325 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_162, i16* %MemBank_Out_addr_162, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1326 [1/2] (3.25ns)   --->   "%MemBank_B_load_163 = load i16* %MemBank_B_addr_163, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1326 'load' 'MemBank_B_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1327 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_163 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 163" [mnist_AXI_Stream.cpp:136]   --->   Operation 1327 'getelementptr' 'MemBank_Out_addr_163' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1328 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_163, i16* %MemBank_Out_addr_163, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1329 [1/1] (0.00ns)   --->   "%MemBank_B_addr_164 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 164" [mnist_AXI_Stream.cpp:136]   --->   Operation 1329 'getelementptr' 'MemBank_B_addr_164' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1330 [2/2] (3.25ns)   --->   "%MemBank_B_load_164 = load i16* %MemBank_B_addr_164, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1330 'load' 'MemBank_B_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1331 [1/1] (0.00ns)   --->   "%MemBank_B_addr_165 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 165" [mnist_AXI_Stream.cpp:136]   --->   Operation 1331 'getelementptr' 'MemBank_B_addr_165' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1332 [2/2] (3.25ns)   --->   "%MemBank_B_load_165 = load i16* %MemBank_B_addr_165, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1332 'load' 'MemBank_B_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 123 <SV = 122> <Delay = 6.50>
ST_123 : Operation 1333 [1/2] (3.25ns)   --->   "%MemBank_B_load_164 = load i16* %MemBank_B_addr_164, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1333 'load' 'MemBank_B_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1334 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_164 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 164" [mnist_AXI_Stream.cpp:136]   --->   Operation 1334 'getelementptr' 'MemBank_Out_addr_164' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1335 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_164, i16* %MemBank_Out_addr_164, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1336 [1/2] (3.25ns)   --->   "%MemBank_B_load_165 = load i16* %MemBank_B_addr_165, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1336 'load' 'MemBank_B_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1337 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_165 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 165" [mnist_AXI_Stream.cpp:136]   --->   Operation 1337 'getelementptr' 'MemBank_Out_addr_165' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1338 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_165, i16* %MemBank_Out_addr_165, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1339 [1/1] (0.00ns)   --->   "%MemBank_B_addr_166 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 166" [mnist_AXI_Stream.cpp:136]   --->   Operation 1339 'getelementptr' 'MemBank_B_addr_166' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1340 [2/2] (3.25ns)   --->   "%MemBank_B_load_166 = load i16* %MemBank_B_addr_166, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1340 'load' 'MemBank_B_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1341 [1/1] (0.00ns)   --->   "%MemBank_B_addr_167 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 167" [mnist_AXI_Stream.cpp:136]   --->   Operation 1341 'getelementptr' 'MemBank_B_addr_167' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1342 [2/2] (3.25ns)   --->   "%MemBank_B_load_167 = load i16* %MemBank_B_addr_167, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1342 'load' 'MemBank_B_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 124 <SV = 123> <Delay = 6.50>
ST_124 : Operation 1343 [1/2] (3.25ns)   --->   "%MemBank_B_load_166 = load i16* %MemBank_B_addr_166, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1343 'load' 'MemBank_B_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1344 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_166 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 166" [mnist_AXI_Stream.cpp:136]   --->   Operation 1344 'getelementptr' 'MemBank_Out_addr_166' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1345 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_166, i16* %MemBank_Out_addr_166, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1346 [1/2] (3.25ns)   --->   "%MemBank_B_load_167 = load i16* %MemBank_B_addr_167, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1346 'load' 'MemBank_B_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1347 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_167 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 167" [mnist_AXI_Stream.cpp:136]   --->   Operation 1347 'getelementptr' 'MemBank_Out_addr_167' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1348 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_167, i16* %MemBank_Out_addr_167, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1349 [1/1] (0.00ns)   --->   "%MemBank_B_addr_168 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 168" [mnist_AXI_Stream.cpp:136]   --->   Operation 1349 'getelementptr' 'MemBank_B_addr_168' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1350 [2/2] (3.25ns)   --->   "%MemBank_B_load_168 = load i16* %MemBank_B_addr_168, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1350 'load' 'MemBank_B_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1351 [1/1] (0.00ns)   --->   "%MemBank_B_addr_169 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 169" [mnist_AXI_Stream.cpp:136]   --->   Operation 1351 'getelementptr' 'MemBank_B_addr_169' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1352 [2/2] (3.25ns)   --->   "%MemBank_B_load_169 = load i16* %MemBank_B_addr_169, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1352 'load' 'MemBank_B_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 125 <SV = 124> <Delay = 6.50>
ST_125 : Operation 1353 [1/2] (3.25ns)   --->   "%MemBank_B_load_168 = load i16* %MemBank_B_addr_168, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1353 'load' 'MemBank_B_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1354 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_168 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 168" [mnist_AXI_Stream.cpp:136]   --->   Operation 1354 'getelementptr' 'MemBank_Out_addr_168' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1355 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_168, i16* %MemBank_Out_addr_168, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1355 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1356 [1/2] (3.25ns)   --->   "%MemBank_B_load_169 = load i16* %MemBank_B_addr_169, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1356 'load' 'MemBank_B_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1357 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_169 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 169" [mnist_AXI_Stream.cpp:136]   --->   Operation 1357 'getelementptr' 'MemBank_Out_addr_169' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1358 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_169, i16* %MemBank_Out_addr_169, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1359 [1/1] (0.00ns)   --->   "%MemBank_B_addr_170 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 170" [mnist_AXI_Stream.cpp:136]   --->   Operation 1359 'getelementptr' 'MemBank_B_addr_170' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1360 [2/2] (3.25ns)   --->   "%MemBank_B_load_170 = load i16* %MemBank_B_addr_170, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1360 'load' 'MemBank_B_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1361 [1/1] (0.00ns)   --->   "%MemBank_B_addr_171 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 171" [mnist_AXI_Stream.cpp:136]   --->   Operation 1361 'getelementptr' 'MemBank_B_addr_171' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1362 [2/2] (3.25ns)   --->   "%MemBank_B_load_171 = load i16* %MemBank_B_addr_171, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1362 'load' 'MemBank_B_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 126 <SV = 125> <Delay = 6.50>
ST_126 : Operation 1363 [1/2] (3.25ns)   --->   "%MemBank_B_load_170 = load i16* %MemBank_B_addr_170, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1363 'load' 'MemBank_B_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1364 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_170 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 170" [mnist_AXI_Stream.cpp:136]   --->   Operation 1364 'getelementptr' 'MemBank_Out_addr_170' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1365 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_170, i16* %MemBank_Out_addr_170, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1366 [1/2] (3.25ns)   --->   "%MemBank_B_load_171 = load i16* %MemBank_B_addr_171, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1366 'load' 'MemBank_B_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1367 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_171 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 171" [mnist_AXI_Stream.cpp:136]   --->   Operation 1367 'getelementptr' 'MemBank_Out_addr_171' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1368 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_171, i16* %MemBank_Out_addr_171, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1369 [1/1] (0.00ns)   --->   "%MemBank_B_addr_172 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 172" [mnist_AXI_Stream.cpp:136]   --->   Operation 1369 'getelementptr' 'MemBank_B_addr_172' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1370 [2/2] (3.25ns)   --->   "%MemBank_B_load_172 = load i16* %MemBank_B_addr_172, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1370 'load' 'MemBank_B_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1371 [1/1] (0.00ns)   --->   "%MemBank_B_addr_173 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 173" [mnist_AXI_Stream.cpp:136]   --->   Operation 1371 'getelementptr' 'MemBank_B_addr_173' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1372 [2/2] (3.25ns)   --->   "%MemBank_B_load_173 = load i16* %MemBank_B_addr_173, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1372 'load' 'MemBank_B_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 127 <SV = 126> <Delay = 6.50>
ST_127 : Operation 1373 [1/2] (3.25ns)   --->   "%MemBank_B_load_172 = load i16* %MemBank_B_addr_172, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1373 'load' 'MemBank_B_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1374 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_172 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 172" [mnist_AXI_Stream.cpp:136]   --->   Operation 1374 'getelementptr' 'MemBank_Out_addr_172' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1375 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_172, i16* %MemBank_Out_addr_172, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1375 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1376 [1/2] (3.25ns)   --->   "%MemBank_B_load_173 = load i16* %MemBank_B_addr_173, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1376 'load' 'MemBank_B_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1377 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_173 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 173" [mnist_AXI_Stream.cpp:136]   --->   Operation 1377 'getelementptr' 'MemBank_Out_addr_173' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1378 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_173, i16* %MemBank_Out_addr_173, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1379 [1/1] (0.00ns)   --->   "%MemBank_B_addr_174 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 174" [mnist_AXI_Stream.cpp:136]   --->   Operation 1379 'getelementptr' 'MemBank_B_addr_174' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1380 [2/2] (3.25ns)   --->   "%MemBank_B_load_174 = load i16* %MemBank_B_addr_174, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1380 'load' 'MemBank_B_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1381 [1/1] (0.00ns)   --->   "%MemBank_B_addr_175 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 175" [mnist_AXI_Stream.cpp:136]   --->   Operation 1381 'getelementptr' 'MemBank_B_addr_175' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1382 [2/2] (3.25ns)   --->   "%MemBank_B_load_175 = load i16* %MemBank_B_addr_175, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1382 'load' 'MemBank_B_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 128 <SV = 127> <Delay = 6.50>
ST_128 : Operation 1383 [1/2] (3.25ns)   --->   "%MemBank_B_load_174 = load i16* %MemBank_B_addr_174, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1383 'load' 'MemBank_B_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1384 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_174 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 174" [mnist_AXI_Stream.cpp:136]   --->   Operation 1384 'getelementptr' 'MemBank_Out_addr_174' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1385 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_174, i16* %MemBank_Out_addr_174, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1386 [1/2] (3.25ns)   --->   "%MemBank_B_load_175 = load i16* %MemBank_B_addr_175, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1386 'load' 'MemBank_B_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1387 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_175 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 175" [mnist_AXI_Stream.cpp:136]   --->   Operation 1387 'getelementptr' 'MemBank_Out_addr_175' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1388 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_175, i16* %MemBank_Out_addr_175, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1389 [1/1] (0.00ns)   --->   "%MemBank_B_addr_176 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 176" [mnist_AXI_Stream.cpp:136]   --->   Operation 1389 'getelementptr' 'MemBank_B_addr_176' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1390 [2/2] (3.25ns)   --->   "%MemBank_B_load_176 = load i16* %MemBank_B_addr_176, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1390 'load' 'MemBank_B_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1391 [1/1] (0.00ns)   --->   "%MemBank_B_addr_177 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 177" [mnist_AXI_Stream.cpp:136]   --->   Operation 1391 'getelementptr' 'MemBank_B_addr_177' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1392 [2/2] (3.25ns)   --->   "%MemBank_B_load_177 = load i16* %MemBank_B_addr_177, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1392 'load' 'MemBank_B_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 129 <SV = 128> <Delay = 6.50>
ST_129 : Operation 1393 [1/2] (3.25ns)   --->   "%MemBank_B_load_176 = load i16* %MemBank_B_addr_176, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1393 'load' 'MemBank_B_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1394 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_176 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 176" [mnist_AXI_Stream.cpp:136]   --->   Operation 1394 'getelementptr' 'MemBank_Out_addr_176' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1395 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_176, i16* %MemBank_Out_addr_176, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1396 [1/2] (3.25ns)   --->   "%MemBank_B_load_177 = load i16* %MemBank_B_addr_177, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1396 'load' 'MemBank_B_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1397 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_177 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 177" [mnist_AXI_Stream.cpp:136]   --->   Operation 1397 'getelementptr' 'MemBank_Out_addr_177' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1398 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_177, i16* %MemBank_Out_addr_177, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1399 [1/1] (0.00ns)   --->   "%MemBank_B_addr_178 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 178" [mnist_AXI_Stream.cpp:136]   --->   Operation 1399 'getelementptr' 'MemBank_B_addr_178' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1400 [2/2] (3.25ns)   --->   "%MemBank_B_load_178 = load i16* %MemBank_B_addr_178, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1400 'load' 'MemBank_B_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1401 [1/1] (0.00ns)   --->   "%MemBank_B_addr_179 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 179" [mnist_AXI_Stream.cpp:136]   --->   Operation 1401 'getelementptr' 'MemBank_B_addr_179' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1402 [2/2] (3.25ns)   --->   "%MemBank_B_load_179 = load i16* %MemBank_B_addr_179, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1402 'load' 'MemBank_B_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 130 <SV = 129> <Delay = 6.50>
ST_130 : Operation 1403 [1/2] (3.25ns)   --->   "%MemBank_B_load_178 = load i16* %MemBank_B_addr_178, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1403 'load' 'MemBank_B_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1404 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_178 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 178" [mnist_AXI_Stream.cpp:136]   --->   Operation 1404 'getelementptr' 'MemBank_Out_addr_178' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1405 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_178, i16* %MemBank_Out_addr_178, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1406 [1/2] (3.25ns)   --->   "%MemBank_B_load_179 = load i16* %MemBank_B_addr_179, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1406 'load' 'MemBank_B_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1407 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_179 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 179" [mnist_AXI_Stream.cpp:136]   --->   Operation 1407 'getelementptr' 'MemBank_Out_addr_179' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1408 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_179, i16* %MemBank_Out_addr_179, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1409 [1/1] (0.00ns)   --->   "%MemBank_B_addr_180 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 180" [mnist_AXI_Stream.cpp:136]   --->   Operation 1409 'getelementptr' 'MemBank_B_addr_180' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1410 [2/2] (3.25ns)   --->   "%MemBank_B_load_180 = load i16* %MemBank_B_addr_180, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1410 'load' 'MemBank_B_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1411 [1/1] (0.00ns)   --->   "%MemBank_B_addr_181 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 181" [mnist_AXI_Stream.cpp:136]   --->   Operation 1411 'getelementptr' 'MemBank_B_addr_181' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1412 [2/2] (3.25ns)   --->   "%MemBank_B_load_181 = load i16* %MemBank_B_addr_181, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1412 'load' 'MemBank_B_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 131 <SV = 130> <Delay = 6.50>
ST_131 : Operation 1413 [1/2] (3.25ns)   --->   "%MemBank_B_load_180 = load i16* %MemBank_B_addr_180, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1413 'load' 'MemBank_B_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1414 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_180 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 180" [mnist_AXI_Stream.cpp:136]   --->   Operation 1414 'getelementptr' 'MemBank_Out_addr_180' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1415 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_180, i16* %MemBank_Out_addr_180, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1416 [1/2] (3.25ns)   --->   "%MemBank_B_load_181 = load i16* %MemBank_B_addr_181, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1416 'load' 'MemBank_B_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1417 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_181 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 181" [mnist_AXI_Stream.cpp:136]   --->   Operation 1417 'getelementptr' 'MemBank_Out_addr_181' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1418 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_181, i16* %MemBank_Out_addr_181, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1419 [1/1] (0.00ns)   --->   "%MemBank_B_addr_182 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 182" [mnist_AXI_Stream.cpp:136]   --->   Operation 1419 'getelementptr' 'MemBank_B_addr_182' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1420 [2/2] (3.25ns)   --->   "%MemBank_B_load_182 = load i16* %MemBank_B_addr_182, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1420 'load' 'MemBank_B_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1421 [1/1] (0.00ns)   --->   "%MemBank_B_addr_183 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 183" [mnist_AXI_Stream.cpp:136]   --->   Operation 1421 'getelementptr' 'MemBank_B_addr_183' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1422 [2/2] (3.25ns)   --->   "%MemBank_B_load_183 = load i16* %MemBank_B_addr_183, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1422 'load' 'MemBank_B_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 132 <SV = 131> <Delay = 6.50>
ST_132 : Operation 1423 [1/2] (3.25ns)   --->   "%MemBank_B_load_182 = load i16* %MemBank_B_addr_182, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1423 'load' 'MemBank_B_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1424 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_182 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 182" [mnist_AXI_Stream.cpp:136]   --->   Operation 1424 'getelementptr' 'MemBank_Out_addr_182' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1425 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_182, i16* %MemBank_Out_addr_182, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1426 [1/2] (3.25ns)   --->   "%MemBank_B_load_183 = load i16* %MemBank_B_addr_183, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1426 'load' 'MemBank_B_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1427 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_183 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 183" [mnist_AXI_Stream.cpp:136]   --->   Operation 1427 'getelementptr' 'MemBank_Out_addr_183' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1428 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_183, i16* %MemBank_Out_addr_183, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1429 [1/1] (0.00ns)   --->   "%MemBank_B_addr_184 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 184" [mnist_AXI_Stream.cpp:136]   --->   Operation 1429 'getelementptr' 'MemBank_B_addr_184' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1430 [2/2] (3.25ns)   --->   "%MemBank_B_load_184 = load i16* %MemBank_B_addr_184, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1430 'load' 'MemBank_B_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1431 [1/1] (0.00ns)   --->   "%MemBank_B_addr_185 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 185" [mnist_AXI_Stream.cpp:136]   --->   Operation 1431 'getelementptr' 'MemBank_B_addr_185' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1432 [2/2] (3.25ns)   --->   "%MemBank_B_load_185 = load i16* %MemBank_B_addr_185, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1432 'load' 'MemBank_B_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 133 <SV = 132> <Delay = 6.50>
ST_133 : Operation 1433 [1/2] (3.25ns)   --->   "%MemBank_B_load_184 = load i16* %MemBank_B_addr_184, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1433 'load' 'MemBank_B_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1434 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_184 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 184" [mnist_AXI_Stream.cpp:136]   --->   Operation 1434 'getelementptr' 'MemBank_Out_addr_184' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1435 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_184, i16* %MemBank_Out_addr_184, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1436 [1/2] (3.25ns)   --->   "%MemBank_B_load_185 = load i16* %MemBank_B_addr_185, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1436 'load' 'MemBank_B_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1437 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_185 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 185" [mnist_AXI_Stream.cpp:136]   --->   Operation 1437 'getelementptr' 'MemBank_Out_addr_185' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1438 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_185, i16* %MemBank_Out_addr_185, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1439 [1/1] (0.00ns)   --->   "%MemBank_B_addr_186 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 186" [mnist_AXI_Stream.cpp:136]   --->   Operation 1439 'getelementptr' 'MemBank_B_addr_186' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1440 [2/2] (3.25ns)   --->   "%MemBank_B_load_186 = load i16* %MemBank_B_addr_186, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1440 'load' 'MemBank_B_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1441 [1/1] (0.00ns)   --->   "%MemBank_B_addr_187 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 187" [mnist_AXI_Stream.cpp:136]   --->   Operation 1441 'getelementptr' 'MemBank_B_addr_187' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1442 [2/2] (3.25ns)   --->   "%MemBank_B_load_187 = load i16* %MemBank_B_addr_187, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1442 'load' 'MemBank_B_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 134 <SV = 133> <Delay = 6.50>
ST_134 : Operation 1443 [1/2] (3.25ns)   --->   "%MemBank_B_load_186 = load i16* %MemBank_B_addr_186, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1443 'load' 'MemBank_B_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1444 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_186 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 186" [mnist_AXI_Stream.cpp:136]   --->   Operation 1444 'getelementptr' 'MemBank_Out_addr_186' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1445 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_186, i16* %MemBank_Out_addr_186, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1446 [1/2] (3.25ns)   --->   "%MemBank_B_load_187 = load i16* %MemBank_B_addr_187, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1446 'load' 'MemBank_B_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1447 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_187 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 187" [mnist_AXI_Stream.cpp:136]   --->   Operation 1447 'getelementptr' 'MemBank_Out_addr_187' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1448 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_187, i16* %MemBank_Out_addr_187, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1449 [1/1] (0.00ns)   --->   "%MemBank_B_addr_188 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 188" [mnist_AXI_Stream.cpp:136]   --->   Operation 1449 'getelementptr' 'MemBank_B_addr_188' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1450 [2/2] (3.25ns)   --->   "%MemBank_B_load_188 = load i16* %MemBank_B_addr_188, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1450 'load' 'MemBank_B_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1451 [1/1] (0.00ns)   --->   "%MemBank_B_addr_189 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 189" [mnist_AXI_Stream.cpp:136]   --->   Operation 1451 'getelementptr' 'MemBank_B_addr_189' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1452 [2/2] (3.25ns)   --->   "%MemBank_B_load_189 = load i16* %MemBank_B_addr_189, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1452 'load' 'MemBank_B_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 135 <SV = 134> <Delay = 6.50>
ST_135 : Operation 1453 [1/2] (3.25ns)   --->   "%MemBank_B_load_188 = load i16* %MemBank_B_addr_188, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1453 'load' 'MemBank_B_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1454 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_188 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 188" [mnist_AXI_Stream.cpp:136]   --->   Operation 1454 'getelementptr' 'MemBank_Out_addr_188' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1455 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_188, i16* %MemBank_Out_addr_188, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1455 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1456 [1/2] (3.25ns)   --->   "%MemBank_B_load_189 = load i16* %MemBank_B_addr_189, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1456 'load' 'MemBank_B_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1457 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_189 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 189" [mnist_AXI_Stream.cpp:136]   --->   Operation 1457 'getelementptr' 'MemBank_Out_addr_189' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1458 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_189, i16* %MemBank_Out_addr_189, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1459 [1/1] (0.00ns)   --->   "%MemBank_B_addr_190 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 190" [mnist_AXI_Stream.cpp:136]   --->   Operation 1459 'getelementptr' 'MemBank_B_addr_190' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1460 [2/2] (3.25ns)   --->   "%MemBank_B_load_190 = load i16* %MemBank_B_addr_190, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1460 'load' 'MemBank_B_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1461 [1/1] (0.00ns)   --->   "%MemBank_B_addr_191 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 191" [mnist_AXI_Stream.cpp:136]   --->   Operation 1461 'getelementptr' 'MemBank_B_addr_191' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1462 [2/2] (3.25ns)   --->   "%MemBank_B_load_191 = load i16* %MemBank_B_addr_191, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1462 'load' 'MemBank_B_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 136 <SV = 135> <Delay = 6.50>
ST_136 : Operation 1463 [1/2] (3.25ns)   --->   "%MemBank_B_load_190 = load i16* %MemBank_B_addr_190, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1463 'load' 'MemBank_B_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1464 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_190 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 190" [mnist_AXI_Stream.cpp:136]   --->   Operation 1464 'getelementptr' 'MemBank_Out_addr_190' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1465 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_190, i16* %MemBank_Out_addr_190, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1466 [1/2] (3.25ns)   --->   "%MemBank_B_load_191 = load i16* %MemBank_B_addr_191, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1466 'load' 'MemBank_B_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1467 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_191 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 191" [mnist_AXI_Stream.cpp:136]   --->   Operation 1467 'getelementptr' 'MemBank_Out_addr_191' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1468 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_191, i16* %MemBank_Out_addr_191, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1469 [1/1] (0.00ns)   --->   "%MemBank_B_addr_192 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 192" [mnist_AXI_Stream.cpp:136]   --->   Operation 1469 'getelementptr' 'MemBank_B_addr_192' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1470 [2/2] (3.25ns)   --->   "%MemBank_B_load_192 = load i16* %MemBank_B_addr_192, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1470 'load' 'MemBank_B_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1471 [1/1] (0.00ns)   --->   "%MemBank_B_addr_193 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 193" [mnist_AXI_Stream.cpp:136]   --->   Operation 1471 'getelementptr' 'MemBank_B_addr_193' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1472 [2/2] (3.25ns)   --->   "%MemBank_B_load_193 = load i16* %MemBank_B_addr_193, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1472 'load' 'MemBank_B_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 137 <SV = 136> <Delay = 6.50>
ST_137 : Operation 1473 [1/2] (3.25ns)   --->   "%MemBank_B_load_192 = load i16* %MemBank_B_addr_192, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1473 'load' 'MemBank_B_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1474 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_192 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 192" [mnist_AXI_Stream.cpp:136]   --->   Operation 1474 'getelementptr' 'MemBank_Out_addr_192' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1475 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_192, i16* %MemBank_Out_addr_192, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1476 [1/2] (3.25ns)   --->   "%MemBank_B_load_193 = load i16* %MemBank_B_addr_193, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1476 'load' 'MemBank_B_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1477 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_193 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 193" [mnist_AXI_Stream.cpp:136]   --->   Operation 1477 'getelementptr' 'MemBank_Out_addr_193' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1478 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_193, i16* %MemBank_Out_addr_193, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1479 [1/1] (0.00ns)   --->   "%MemBank_B_addr_194 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 194" [mnist_AXI_Stream.cpp:136]   --->   Operation 1479 'getelementptr' 'MemBank_B_addr_194' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1480 [2/2] (3.25ns)   --->   "%MemBank_B_load_194 = load i16* %MemBank_B_addr_194, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1480 'load' 'MemBank_B_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1481 [1/1] (0.00ns)   --->   "%MemBank_B_addr_195 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 195" [mnist_AXI_Stream.cpp:136]   --->   Operation 1481 'getelementptr' 'MemBank_B_addr_195' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1482 [2/2] (3.25ns)   --->   "%MemBank_B_load_195 = load i16* %MemBank_B_addr_195, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1482 'load' 'MemBank_B_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 138 <SV = 137> <Delay = 6.50>
ST_138 : Operation 1483 [1/2] (3.25ns)   --->   "%MemBank_B_load_194 = load i16* %MemBank_B_addr_194, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1483 'load' 'MemBank_B_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1484 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_194 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 194" [mnist_AXI_Stream.cpp:136]   --->   Operation 1484 'getelementptr' 'MemBank_Out_addr_194' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1485 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_194, i16* %MemBank_Out_addr_194, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1485 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1486 [1/2] (3.25ns)   --->   "%MemBank_B_load_195 = load i16* %MemBank_B_addr_195, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1486 'load' 'MemBank_B_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1487 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_195 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 195" [mnist_AXI_Stream.cpp:136]   --->   Operation 1487 'getelementptr' 'MemBank_Out_addr_195' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1488 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_195, i16* %MemBank_Out_addr_195, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1489 [1/1] (0.00ns)   --->   "%MemBank_B_addr_196 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 196" [mnist_AXI_Stream.cpp:136]   --->   Operation 1489 'getelementptr' 'MemBank_B_addr_196' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1490 [2/2] (3.25ns)   --->   "%MemBank_B_load_196 = load i16* %MemBank_B_addr_196, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1490 'load' 'MemBank_B_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1491 [1/1] (0.00ns)   --->   "%MemBank_B_addr_197 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 197" [mnist_AXI_Stream.cpp:136]   --->   Operation 1491 'getelementptr' 'MemBank_B_addr_197' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1492 [2/2] (3.25ns)   --->   "%MemBank_B_load_197 = load i16* %MemBank_B_addr_197, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1492 'load' 'MemBank_B_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 139 <SV = 138> <Delay = 6.50>
ST_139 : Operation 1493 [1/2] (3.25ns)   --->   "%MemBank_B_load_196 = load i16* %MemBank_B_addr_196, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1493 'load' 'MemBank_B_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1494 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_196 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 196" [mnist_AXI_Stream.cpp:136]   --->   Operation 1494 'getelementptr' 'MemBank_Out_addr_196' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1495 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_196, i16* %MemBank_Out_addr_196, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1496 [1/2] (3.25ns)   --->   "%MemBank_B_load_197 = load i16* %MemBank_B_addr_197, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1496 'load' 'MemBank_B_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1497 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_197 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 197" [mnist_AXI_Stream.cpp:136]   --->   Operation 1497 'getelementptr' 'MemBank_Out_addr_197' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1498 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_197, i16* %MemBank_Out_addr_197, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1499 [1/1] (0.00ns)   --->   "%MemBank_B_addr_198 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 198" [mnist_AXI_Stream.cpp:136]   --->   Operation 1499 'getelementptr' 'MemBank_B_addr_198' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1500 [2/2] (3.25ns)   --->   "%MemBank_B_load_198 = load i16* %MemBank_B_addr_198, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1500 'load' 'MemBank_B_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1501 [1/1] (0.00ns)   --->   "%MemBank_B_addr_199 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 199" [mnist_AXI_Stream.cpp:136]   --->   Operation 1501 'getelementptr' 'MemBank_B_addr_199' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1502 [2/2] (3.25ns)   --->   "%MemBank_B_load_199 = load i16* %MemBank_B_addr_199, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1502 'load' 'MemBank_B_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 140 <SV = 139> <Delay = 6.50>
ST_140 : Operation 1503 [1/2] (3.25ns)   --->   "%MemBank_B_load_198 = load i16* %MemBank_B_addr_198, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1503 'load' 'MemBank_B_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1504 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_198 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 198" [mnist_AXI_Stream.cpp:136]   --->   Operation 1504 'getelementptr' 'MemBank_Out_addr_198' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1505 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_198, i16* %MemBank_Out_addr_198, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1505 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1506 [1/2] (3.25ns)   --->   "%MemBank_B_load_199 = load i16* %MemBank_B_addr_199, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1506 'load' 'MemBank_B_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1507 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_199 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 199" [mnist_AXI_Stream.cpp:136]   --->   Operation 1507 'getelementptr' 'MemBank_Out_addr_199' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1508 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_199, i16* %MemBank_Out_addr_199, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1509 [1/1] (0.00ns)   --->   "%MemBank_B_addr_200 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 200" [mnist_AXI_Stream.cpp:136]   --->   Operation 1509 'getelementptr' 'MemBank_B_addr_200' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1510 [2/2] (3.25ns)   --->   "%MemBank_B_load_200 = load i16* %MemBank_B_addr_200, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1510 'load' 'MemBank_B_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1511 [1/1] (0.00ns)   --->   "%MemBank_B_addr_201 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 201" [mnist_AXI_Stream.cpp:136]   --->   Operation 1511 'getelementptr' 'MemBank_B_addr_201' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1512 [2/2] (3.25ns)   --->   "%MemBank_B_load_201 = load i16* %MemBank_B_addr_201, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1512 'load' 'MemBank_B_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 141 <SV = 140> <Delay = 6.50>
ST_141 : Operation 1513 [1/2] (3.25ns)   --->   "%MemBank_B_load_200 = load i16* %MemBank_B_addr_200, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1513 'load' 'MemBank_B_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1514 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_200 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 200" [mnist_AXI_Stream.cpp:136]   --->   Operation 1514 'getelementptr' 'MemBank_Out_addr_200' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1515 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_200, i16* %MemBank_Out_addr_200, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1516 [1/2] (3.25ns)   --->   "%MemBank_B_load_201 = load i16* %MemBank_B_addr_201, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1516 'load' 'MemBank_B_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1517 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_201 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 201" [mnist_AXI_Stream.cpp:136]   --->   Operation 1517 'getelementptr' 'MemBank_Out_addr_201' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1518 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_201, i16* %MemBank_Out_addr_201, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1519 [1/1] (0.00ns)   --->   "%MemBank_B_addr_202 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 202" [mnist_AXI_Stream.cpp:136]   --->   Operation 1519 'getelementptr' 'MemBank_B_addr_202' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1520 [2/2] (3.25ns)   --->   "%MemBank_B_load_202 = load i16* %MemBank_B_addr_202, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1520 'load' 'MemBank_B_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1521 [1/1] (0.00ns)   --->   "%MemBank_B_addr_203 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 203" [mnist_AXI_Stream.cpp:136]   --->   Operation 1521 'getelementptr' 'MemBank_B_addr_203' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1522 [2/2] (3.25ns)   --->   "%MemBank_B_load_203 = load i16* %MemBank_B_addr_203, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1522 'load' 'MemBank_B_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 142 <SV = 141> <Delay = 6.50>
ST_142 : Operation 1523 [1/2] (3.25ns)   --->   "%MemBank_B_load_202 = load i16* %MemBank_B_addr_202, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1523 'load' 'MemBank_B_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1524 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_202 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 202" [mnist_AXI_Stream.cpp:136]   --->   Operation 1524 'getelementptr' 'MemBank_Out_addr_202' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1525 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_202, i16* %MemBank_Out_addr_202, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1526 [1/2] (3.25ns)   --->   "%MemBank_B_load_203 = load i16* %MemBank_B_addr_203, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1526 'load' 'MemBank_B_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1527 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_203 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 203" [mnist_AXI_Stream.cpp:136]   --->   Operation 1527 'getelementptr' 'MemBank_Out_addr_203' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1528 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_203, i16* %MemBank_Out_addr_203, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1529 [1/1] (0.00ns)   --->   "%MemBank_B_addr_204 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 204" [mnist_AXI_Stream.cpp:136]   --->   Operation 1529 'getelementptr' 'MemBank_B_addr_204' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1530 [2/2] (3.25ns)   --->   "%MemBank_B_load_204 = load i16* %MemBank_B_addr_204, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1530 'load' 'MemBank_B_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1531 [1/1] (0.00ns)   --->   "%MemBank_B_addr_205 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 205" [mnist_AXI_Stream.cpp:136]   --->   Operation 1531 'getelementptr' 'MemBank_B_addr_205' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1532 [2/2] (3.25ns)   --->   "%MemBank_B_load_205 = load i16* %MemBank_B_addr_205, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1532 'load' 'MemBank_B_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 143 <SV = 142> <Delay = 6.50>
ST_143 : Operation 1533 [1/2] (3.25ns)   --->   "%MemBank_B_load_204 = load i16* %MemBank_B_addr_204, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1533 'load' 'MemBank_B_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1534 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_204 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 204" [mnist_AXI_Stream.cpp:136]   --->   Operation 1534 'getelementptr' 'MemBank_Out_addr_204' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1535 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_204, i16* %MemBank_Out_addr_204, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1536 [1/2] (3.25ns)   --->   "%MemBank_B_load_205 = load i16* %MemBank_B_addr_205, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1536 'load' 'MemBank_B_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1537 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_205 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 205" [mnist_AXI_Stream.cpp:136]   --->   Operation 1537 'getelementptr' 'MemBank_Out_addr_205' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1538 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_205, i16* %MemBank_Out_addr_205, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1539 [1/1] (0.00ns)   --->   "%MemBank_B_addr_206 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 206" [mnist_AXI_Stream.cpp:136]   --->   Operation 1539 'getelementptr' 'MemBank_B_addr_206' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1540 [2/2] (3.25ns)   --->   "%MemBank_B_load_206 = load i16* %MemBank_B_addr_206, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1540 'load' 'MemBank_B_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1541 [1/1] (0.00ns)   --->   "%MemBank_B_addr_207 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 207" [mnist_AXI_Stream.cpp:136]   --->   Operation 1541 'getelementptr' 'MemBank_B_addr_207' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1542 [2/2] (3.25ns)   --->   "%MemBank_B_load_207 = load i16* %MemBank_B_addr_207, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1542 'load' 'MemBank_B_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 144 <SV = 143> <Delay = 6.50>
ST_144 : Operation 1543 [1/2] (3.25ns)   --->   "%MemBank_B_load_206 = load i16* %MemBank_B_addr_206, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1543 'load' 'MemBank_B_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1544 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_206 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 206" [mnist_AXI_Stream.cpp:136]   --->   Operation 1544 'getelementptr' 'MemBank_Out_addr_206' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1545 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_206, i16* %MemBank_Out_addr_206, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1546 [1/2] (3.25ns)   --->   "%MemBank_B_load_207 = load i16* %MemBank_B_addr_207, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1546 'load' 'MemBank_B_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1547 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_207 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 207" [mnist_AXI_Stream.cpp:136]   --->   Operation 1547 'getelementptr' 'MemBank_Out_addr_207' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1548 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_207, i16* %MemBank_Out_addr_207, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1549 [1/1] (0.00ns)   --->   "%MemBank_B_addr_208 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 208" [mnist_AXI_Stream.cpp:136]   --->   Operation 1549 'getelementptr' 'MemBank_B_addr_208' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1550 [2/2] (3.25ns)   --->   "%MemBank_B_load_208 = load i16* %MemBank_B_addr_208, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1550 'load' 'MemBank_B_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1551 [1/1] (0.00ns)   --->   "%MemBank_B_addr_209 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 209" [mnist_AXI_Stream.cpp:136]   --->   Operation 1551 'getelementptr' 'MemBank_B_addr_209' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1552 [2/2] (3.25ns)   --->   "%MemBank_B_load_209 = load i16* %MemBank_B_addr_209, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1552 'load' 'MemBank_B_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 145 <SV = 144> <Delay = 6.50>
ST_145 : Operation 1553 [1/2] (3.25ns)   --->   "%MemBank_B_load_208 = load i16* %MemBank_B_addr_208, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1553 'load' 'MemBank_B_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1554 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_208 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 208" [mnist_AXI_Stream.cpp:136]   --->   Operation 1554 'getelementptr' 'MemBank_Out_addr_208' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1555 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_208, i16* %MemBank_Out_addr_208, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1555 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1556 [1/2] (3.25ns)   --->   "%MemBank_B_load_209 = load i16* %MemBank_B_addr_209, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1556 'load' 'MemBank_B_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1557 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_209 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 209" [mnist_AXI_Stream.cpp:136]   --->   Operation 1557 'getelementptr' 'MemBank_Out_addr_209' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1558 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_209, i16* %MemBank_Out_addr_209, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1559 [1/1] (0.00ns)   --->   "%MemBank_B_addr_210 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 210" [mnist_AXI_Stream.cpp:136]   --->   Operation 1559 'getelementptr' 'MemBank_B_addr_210' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1560 [2/2] (3.25ns)   --->   "%MemBank_B_load_210 = load i16* %MemBank_B_addr_210, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1560 'load' 'MemBank_B_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1561 [1/1] (0.00ns)   --->   "%MemBank_B_addr_211 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 211" [mnist_AXI_Stream.cpp:136]   --->   Operation 1561 'getelementptr' 'MemBank_B_addr_211' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1562 [2/2] (3.25ns)   --->   "%MemBank_B_load_211 = load i16* %MemBank_B_addr_211, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1562 'load' 'MemBank_B_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 146 <SV = 145> <Delay = 6.50>
ST_146 : Operation 1563 [1/2] (3.25ns)   --->   "%MemBank_B_load_210 = load i16* %MemBank_B_addr_210, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1563 'load' 'MemBank_B_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1564 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_210 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 210" [mnist_AXI_Stream.cpp:136]   --->   Operation 1564 'getelementptr' 'MemBank_Out_addr_210' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1565 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_210, i16* %MemBank_Out_addr_210, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1566 [1/2] (3.25ns)   --->   "%MemBank_B_load_211 = load i16* %MemBank_B_addr_211, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1566 'load' 'MemBank_B_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1567 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_211 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 211" [mnist_AXI_Stream.cpp:136]   --->   Operation 1567 'getelementptr' 'MemBank_Out_addr_211' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1568 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_211, i16* %MemBank_Out_addr_211, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1569 [1/1] (0.00ns)   --->   "%MemBank_B_addr_212 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 212" [mnist_AXI_Stream.cpp:136]   --->   Operation 1569 'getelementptr' 'MemBank_B_addr_212' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1570 [2/2] (3.25ns)   --->   "%MemBank_B_load_212 = load i16* %MemBank_B_addr_212, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1570 'load' 'MemBank_B_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1571 [1/1] (0.00ns)   --->   "%MemBank_B_addr_213 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 213" [mnist_AXI_Stream.cpp:136]   --->   Operation 1571 'getelementptr' 'MemBank_B_addr_213' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1572 [2/2] (3.25ns)   --->   "%MemBank_B_load_213 = load i16* %MemBank_B_addr_213, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1572 'load' 'MemBank_B_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 147 <SV = 146> <Delay = 6.50>
ST_147 : Operation 1573 [1/2] (3.25ns)   --->   "%MemBank_B_load_212 = load i16* %MemBank_B_addr_212, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1573 'load' 'MemBank_B_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1574 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_212 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 212" [mnist_AXI_Stream.cpp:136]   --->   Operation 1574 'getelementptr' 'MemBank_Out_addr_212' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1575 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_212, i16* %MemBank_Out_addr_212, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1575 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1576 [1/2] (3.25ns)   --->   "%MemBank_B_load_213 = load i16* %MemBank_B_addr_213, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1576 'load' 'MemBank_B_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1577 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_213 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 213" [mnist_AXI_Stream.cpp:136]   --->   Operation 1577 'getelementptr' 'MemBank_Out_addr_213' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1578 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_213, i16* %MemBank_Out_addr_213, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1579 [1/1] (0.00ns)   --->   "%MemBank_B_addr_214 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 214" [mnist_AXI_Stream.cpp:136]   --->   Operation 1579 'getelementptr' 'MemBank_B_addr_214' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1580 [2/2] (3.25ns)   --->   "%MemBank_B_load_214 = load i16* %MemBank_B_addr_214, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1580 'load' 'MemBank_B_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1581 [1/1] (0.00ns)   --->   "%MemBank_B_addr_215 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 215" [mnist_AXI_Stream.cpp:136]   --->   Operation 1581 'getelementptr' 'MemBank_B_addr_215' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1582 [2/2] (3.25ns)   --->   "%MemBank_B_load_215 = load i16* %MemBank_B_addr_215, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1582 'load' 'MemBank_B_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 148 <SV = 147> <Delay = 6.50>
ST_148 : Operation 1583 [1/2] (3.25ns)   --->   "%MemBank_B_load_214 = load i16* %MemBank_B_addr_214, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1583 'load' 'MemBank_B_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1584 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_214 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 214" [mnist_AXI_Stream.cpp:136]   --->   Operation 1584 'getelementptr' 'MemBank_Out_addr_214' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1585 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_214, i16* %MemBank_Out_addr_214, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1585 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1586 [1/2] (3.25ns)   --->   "%MemBank_B_load_215 = load i16* %MemBank_B_addr_215, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1586 'load' 'MemBank_B_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1587 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_215 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 215" [mnist_AXI_Stream.cpp:136]   --->   Operation 1587 'getelementptr' 'MemBank_Out_addr_215' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1588 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_215, i16* %MemBank_Out_addr_215, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1589 [1/1] (0.00ns)   --->   "%MemBank_B_addr_216 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 216" [mnist_AXI_Stream.cpp:136]   --->   Operation 1589 'getelementptr' 'MemBank_B_addr_216' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1590 [2/2] (3.25ns)   --->   "%MemBank_B_load_216 = load i16* %MemBank_B_addr_216, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1590 'load' 'MemBank_B_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1591 [1/1] (0.00ns)   --->   "%MemBank_B_addr_217 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 217" [mnist_AXI_Stream.cpp:136]   --->   Operation 1591 'getelementptr' 'MemBank_B_addr_217' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1592 [2/2] (3.25ns)   --->   "%MemBank_B_load_217 = load i16* %MemBank_B_addr_217, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1592 'load' 'MemBank_B_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 149 <SV = 148> <Delay = 6.50>
ST_149 : Operation 1593 [1/2] (3.25ns)   --->   "%MemBank_B_load_216 = load i16* %MemBank_B_addr_216, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1593 'load' 'MemBank_B_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1594 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_216 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 216" [mnist_AXI_Stream.cpp:136]   --->   Operation 1594 'getelementptr' 'MemBank_Out_addr_216' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1595 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_216, i16* %MemBank_Out_addr_216, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1595 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1596 [1/2] (3.25ns)   --->   "%MemBank_B_load_217 = load i16* %MemBank_B_addr_217, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1596 'load' 'MemBank_B_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1597 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_217 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 217" [mnist_AXI_Stream.cpp:136]   --->   Operation 1597 'getelementptr' 'MemBank_Out_addr_217' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1598 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_217, i16* %MemBank_Out_addr_217, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1599 [1/1] (0.00ns)   --->   "%MemBank_B_addr_218 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 218" [mnist_AXI_Stream.cpp:136]   --->   Operation 1599 'getelementptr' 'MemBank_B_addr_218' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1600 [2/2] (3.25ns)   --->   "%MemBank_B_load_218 = load i16* %MemBank_B_addr_218, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1600 'load' 'MemBank_B_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1601 [1/1] (0.00ns)   --->   "%MemBank_B_addr_219 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 219" [mnist_AXI_Stream.cpp:136]   --->   Operation 1601 'getelementptr' 'MemBank_B_addr_219' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1602 [2/2] (3.25ns)   --->   "%MemBank_B_load_219 = load i16* %MemBank_B_addr_219, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1602 'load' 'MemBank_B_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 150 <SV = 149> <Delay = 6.50>
ST_150 : Operation 1603 [1/2] (3.25ns)   --->   "%MemBank_B_load_218 = load i16* %MemBank_B_addr_218, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1603 'load' 'MemBank_B_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1604 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_218 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 218" [mnist_AXI_Stream.cpp:136]   --->   Operation 1604 'getelementptr' 'MemBank_Out_addr_218' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1605 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_218, i16* %MemBank_Out_addr_218, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1605 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1606 [1/2] (3.25ns)   --->   "%MemBank_B_load_219 = load i16* %MemBank_B_addr_219, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1606 'load' 'MemBank_B_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1607 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_219 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 219" [mnist_AXI_Stream.cpp:136]   --->   Operation 1607 'getelementptr' 'MemBank_Out_addr_219' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1608 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_219, i16* %MemBank_Out_addr_219, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1609 [1/1] (0.00ns)   --->   "%MemBank_B_addr_220 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 220" [mnist_AXI_Stream.cpp:136]   --->   Operation 1609 'getelementptr' 'MemBank_B_addr_220' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1610 [2/2] (3.25ns)   --->   "%MemBank_B_load_220 = load i16* %MemBank_B_addr_220, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1610 'load' 'MemBank_B_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1611 [1/1] (0.00ns)   --->   "%MemBank_B_addr_221 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 221" [mnist_AXI_Stream.cpp:136]   --->   Operation 1611 'getelementptr' 'MemBank_B_addr_221' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1612 [2/2] (3.25ns)   --->   "%MemBank_B_load_221 = load i16* %MemBank_B_addr_221, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1612 'load' 'MemBank_B_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 151 <SV = 150> <Delay = 6.50>
ST_151 : Operation 1613 [1/2] (3.25ns)   --->   "%MemBank_B_load_220 = load i16* %MemBank_B_addr_220, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1613 'load' 'MemBank_B_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1614 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_220 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 220" [mnist_AXI_Stream.cpp:136]   --->   Operation 1614 'getelementptr' 'MemBank_Out_addr_220' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1615 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_220, i16* %MemBank_Out_addr_220, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1616 [1/2] (3.25ns)   --->   "%MemBank_B_load_221 = load i16* %MemBank_B_addr_221, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1616 'load' 'MemBank_B_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1617 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_221 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 221" [mnist_AXI_Stream.cpp:136]   --->   Operation 1617 'getelementptr' 'MemBank_Out_addr_221' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1618 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_221, i16* %MemBank_Out_addr_221, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1619 [1/1] (0.00ns)   --->   "%MemBank_B_addr_222 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 222" [mnist_AXI_Stream.cpp:136]   --->   Operation 1619 'getelementptr' 'MemBank_B_addr_222' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1620 [2/2] (3.25ns)   --->   "%MemBank_B_load_222 = load i16* %MemBank_B_addr_222, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1620 'load' 'MemBank_B_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1621 [1/1] (0.00ns)   --->   "%MemBank_B_addr_223 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 223" [mnist_AXI_Stream.cpp:136]   --->   Operation 1621 'getelementptr' 'MemBank_B_addr_223' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1622 [2/2] (3.25ns)   --->   "%MemBank_B_load_223 = load i16* %MemBank_B_addr_223, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1622 'load' 'MemBank_B_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 152 <SV = 151> <Delay = 6.50>
ST_152 : Operation 1623 [1/2] (3.25ns)   --->   "%MemBank_B_load_222 = load i16* %MemBank_B_addr_222, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1623 'load' 'MemBank_B_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1624 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_222 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 222" [mnist_AXI_Stream.cpp:136]   --->   Operation 1624 'getelementptr' 'MemBank_Out_addr_222' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1625 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_222, i16* %MemBank_Out_addr_222, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1626 [1/2] (3.25ns)   --->   "%MemBank_B_load_223 = load i16* %MemBank_B_addr_223, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1626 'load' 'MemBank_B_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1627 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_223 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 223" [mnist_AXI_Stream.cpp:136]   --->   Operation 1627 'getelementptr' 'MemBank_Out_addr_223' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1628 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_223, i16* %MemBank_Out_addr_223, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1629 [1/1] (0.00ns)   --->   "%MemBank_B_addr_224 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 224" [mnist_AXI_Stream.cpp:136]   --->   Operation 1629 'getelementptr' 'MemBank_B_addr_224' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1630 [2/2] (3.25ns)   --->   "%MemBank_B_load_224 = load i16* %MemBank_B_addr_224, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1630 'load' 'MemBank_B_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1631 [1/1] (0.00ns)   --->   "%MemBank_B_addr_225 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 225" [mnist_AXI_Stream.cpp:136]   --->   Operation 1631 'getelementptr' 'MemBank_B_addr_225' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1632 [2/2] (3.25ns)   --->   "%MemBank_B_load_225 = load i16* %MemBank_B_addr_225, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1632 'load' 'MemBank_B_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 153 <SV = 152> <Delay = 6.50>
ST_153 : Operation 1633 [1/2] (3.25ns)   --->   "%MemBank_B_load_224 = load i16* %MemBank_B_addr_224, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1633 'load' 'MemBank_B_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1634 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_224 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 224" [mnist_AXI_Stream.cpp:136]   --->   Operation 1634 'getelementptr' 'MemBank_Out_addr_224' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1635 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_224, i16* %MemBank_Out_addr_224, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1636 [1/2] (3.25ns)   --->   "%MemBank_B_load_225 = load i16* %MemBank_B_addr_225, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1636 'load' 'MemBank_B_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1637 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_225 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 225" [mnist_AXI_Stream.cpp:136]   --->   Operation 1637 'getelementptr' 'MemBank_Out_addr_225' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1638 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_225, i16* %MemBank_Out_addr_225, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1639 [1/1] (0.00ns)   --->   "%MemBank_B_addr_226 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 226" [mnist_AXI_Stream.cpp:136]   --->   Operation 1639 'getelementptr' 'MemBank_B_addr_226' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1640 [2/2] (3.25ns)   --->   "%MemBank_B_load_226 = load i16* %MemBank_B_addr_226, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1640 'load' 'MemBank_B_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1641 [1/1] (0.00ns)   --->   "%MemBank_B_addr_227 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 227" [mnist_AXI_Stream.cpp:136]   --->   Operation 1641 'getelementptr' 'MemBank_B_addr_227' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1642 [2/2] (3.25ns)   --->   "%MemBank_B_load_227 = load i16* %MemBank_B_addr_227, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1642 'load' 'MemBank_B_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 154 <SV = 153> <Delay = 6.50>
ST_154 : Operation 1643 [1/2] (3.25ns)   --->   "%MemBank_B_load_226 = load i16* %MemBank_B_addr_226, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1643 'load' 'MemBank_B_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1644 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_226 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 226" [mnist_AXI_Stream.cpp:136]   --->   Operation 1644 'getelementptr' 'MemBank_Out_addr_226' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1645 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_226, i16* %MemBank_Out_addr_226, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1645 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1646 [1/2] (3.25ns)   --->   "%MemBank_B_load_227 = load i16* %MemBank_B_addr_227, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1646 'load' 'MemBank_B_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1647 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_227 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 227" [mnist_AXI_Stream.cpp:136]   --->   Operation 1647 'getelementptr' 'MemBank_Out_addr_227' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1648 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_227, i16* %MemBank_Out_addr_227, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1649 [1/1] (0.00ns)   --->   "%MemBank_B_addr_228 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 228" [mnist_AXI_Stream.cpp:136]   --->   Operation 1649 'getelementptr' 'MemBank_B_addr_228' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1650 [2/2] (3.25ns)   --->   "%MemBank_B_load_228 = load i16* %MemBank_B_addr_228, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1650 'load' 'MemBank_B_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1651 [1/1] (0.00ns)   --->   "%MemBank_B_addr_229 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 229" [mnist_AXI_Stream.cpp:136]   --->   Operation 1651 'getelementptr' 'MemBank_B_addr_229' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1652 [2/2] (3.25ns)   --->   "%MemBank_B_load_229 = load i16* %MemBank_B_addr_229, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1652 'load' 'MemBank_B_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 155 <SV = 154> <Delay = 6.50>
ST_155 : Operation 1653 [1/2] (3.25ns)   --->   "%MemBank_B_load_228 = load i16* %MemBank_B_addr_228, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1653 'load' 'MemBank_B_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1654 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_228 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 228" [mnist_AXI_Stream.cpp:136]   --->   Operation 1654 'getelementptr' 'MemBank_Out_addr_228' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1655 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_228, i16* %MemBank_Out_addr_228, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1656 [1/2] (3.25ns)   --->   "%MemBank_B_load_229 = load i16* %MemBank_B_addr_229, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1656 'load' 'MemBank_B_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1657 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_229 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 229" [mnist_AXI_Stream.cpp:136]   --->   Operation 1657 'getelementptr' 'MemBank_Out_addr_229' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1658 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_229, i16* %MemBank_Out_addr_229, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1659 [1/1] (0.00ns)   --->   "%MemBank_B_addr_230 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 230" [mnist_AXI_Stream.cpp:136]   --->   Operation 1659 'getelementptr' 'MemBank_B_addr_230' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1660 [2/2] (3.25ns)   --->   "%MemBank_B_load_230 = load i16* %MemBank_B_addr_230, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1660 'load' 'MemBank_B_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1661 [1/1] (0.00ns)   --->   "%MemBank_B_addr_231 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 231" [mnist_AXI_Stream.cpp:136]   --->   Operation 1661 'getelementptr' 'MemBank_B_addr_231' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1662 [2/2] (3.25ns)   --->   "%MemBank_B_load_231 = load i16* %MemBank_B_addr_231, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1662 'load' 'MemBank_B_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 156 <SV = 155> <Delay = 6.50>
ST_156 : Operation 1663 [1/2] (3.25ns)   --->   "%MemBank_B_load_230 = load i16* %MemBank_B_addr_230, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1663 'load' 'MemBank_B_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1664 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_230 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 230" [mnist_AXI_Stream.cpp:136]   --->   Operation 1664 'getelementptr' 'MemBank_Out_addr_230' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1665 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_230, i16* %MemBank_Out_addr_230, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1665 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1666 [1/2] (3.25ns)   --->   "%MemBank_B_load_231 = load i16* %MemBank_B_addr_231, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1666 'load' 'MemBank_B_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1667 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_231 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 231" [mnist_AXI_Stream.cpp:136]   --->   Operation 1667 'getelementptr' 'MemBank_Out_addr_231' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1668 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_231, i16* %MemBank_Out_addr_231, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1669 [1/1] (0.00ns)   --->   "%MemBank_B_addr_232 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 232" [mnist_AXI_Stream.cpp:136]   --->   Operation 1669 'getelementptr' 'MemBank_B_addr_232' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1670 [2/2] (3.25ns)   --->   "%MemBank_B_load_232 = load i16* %MemBank_B_addr_232, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1670 'load' 'MemBank_B_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1671 [1/1] (0.00ns)   --->   "%MemBank_B_addr_233 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 233" [mnist_AXI_Stream.cpp:136]   --->   Operation 1671 'getelementptr' 'MemBank_B_addr_233' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1672 [2/2] (3.25ns)   --->   "%MemBank_B_load_233 = load i16* %MemBank_B_addr_233, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1672 'load' 'MemBank_B_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 157 <SV = 156> <Delay = 6.50>
ST_157 : Operation 1673 [1/2] (3.25ns)   --->   "%MemBank_B_load_232 = load i16* %MemBank_B_addr_232, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1673 'load' 'MemBank_B_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1674 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_232 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 232" [mnist_AXI_Stream.cpp:136]   --->   Operation 1674 'getelementptr' 'MemBank_Out_addr_232' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1675 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_232, i16* %MemBank_Out_addr_232, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1675 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1676 [1/2] (3.25ns)   --->   "%MemBank_B_load_233 = load i16* %MemBank_B_addr_233, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1676 'load' 'MemBank_B_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1677 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_233 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 233" [mnist_AXI_Stream.cpp:136]   --->   Operation 1677 'getelementptr' 'MemBank_Out_addr_233' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1678 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_233, i16* %MemBank_Out_addr_233, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1679 [1/1] (0.00ns)   --->   "%MemBank_B_addr_234 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 234" [mnist_AXI_Stream.cpp:136]   --->   Operation 1679 'getelementptr' 'MemBank_B_addr_234' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1680 [2/2] (3.25ns)   --->   "%MemBank_B_load_234 = load i16* %MemBank_B_addr_234, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1680 'load' 'MemBank_B_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1681 [1/1] (0.00ns)   --->   "%MemBank_B_addr_235 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 235" [mnist_AXI_Stream.cpp:136]   --->   Operation 1681 'getelementptr' 'MemBank_B_addr_235' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1682 [2/2] (3.25ns)   --->   "%MemBank_B_load_235 = load i16* %MemBank_B_addr_235, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1682 'load' 'MemBank_B_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 158 <SV = 157> <Delay = 6.50>
ST_158 : Operation 1683 [1/2] (3.25ns)   --->   "%MemBank_B_load_234 = load i16* %MemBank_B_addr_234, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1683 'load' 'MemBank_B_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1684 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_234 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 234" [mnist_AXI_Stream.cpp:136]   --->   Operation 1684 'getelementptr' 'MemBank_Out_addr_234' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1685 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_234, i16* %MemBank_Out_addr_234, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1686 [1/2] (3.25ns)   --->   "%MemBank_B_load_235 = load i16* %MemBank_B_addr_235, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1686 'load' 'MemBank_B_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1687 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_235 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 235" [mnist_AXI_Stream.cpp:136]   --->   Operation 1687 'getelementptr' 'MemBank_Out_addr_235' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1688 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_235, i16* %MemBank_Out_addr_235, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1689 [1/1] (0.00ns)   --->   "%MemBank_B_addr_236 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 236" [mnist_AXI_Stream.cpp:136]   --->   Operation 1689 'getelementptr' 'MemBank_B_addr_236' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1690 [2/2] (3.25ns)   --->   "%MemBank_B_load_236 = load i16* %MemBank_B_addr_236, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1690 'load' 'MemBank_B_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1691 [1/1] (0.00ns)   --->   "%MemBank_B_addr_237 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 237" [mnist_AXI_Stream.cpp:136]   --->   Operation 1691 'getelementptr' 'MemBank_B_addr_237' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1692 [2/2] (3.25ns)   --->   "%MemBank_B_load_237 = load i16* %MemBank_B_addr_237, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1692 'load' 'MemBank_B_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 159 <SV = 158> <Delay = 6.50>
ST_159 : Operation 1693 [1/2] (3.25ns)   --->   "%MemBank_B_load_236 = load i16* %MemBank_B_addr_236, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1693 'load' 'MemBank_B_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1694 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_236 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 236" [mnist_AXI_Stream.cpp:136]   --->   Operation 1694 'getelementptr' 'MemBank_Out_addr_236' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1695 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_236, i16* %MemBank_Out_addr_236, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1695 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1696 [1/2] (3.25ns)   --->   "%MemBank_B_load_237 = load i16* %MemBank_B_addr_237, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1696 'load' 'MemBank_B_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1697 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_237 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 237" [mnist_AXI_Stream.cpp:136]   --->   Operation 1697 'getelementptr' 'MemBank_Out_addr_237' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1698 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_237, i16* %MemBank_Out_addr_237, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1699 [1/1] (0.00ns)   --->   "%MemBank_B_addr_238 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 238" [mnist_AXI_Stream.cpp:136]   --->   Operation 1699 'getelementptr' 'MemBank_B_addr_238' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1700 [2/2] (3.25ns)   --->   "%MemBank_B_load_238 = load i16* %MemBank_B_addr_238, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1700 'load' 'MemBank_B_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1701 [1/1] (0.00ns)   --->   "%MemBank_B_addr_239 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 239" [mnist_AXI_Stream.cpp:136]   --->   Operation 1701 'getelementptr' 'MemBank_B_addr_239' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1702 [2/2] (3.25ns)   --->   "%MemBank_B_load_239 = load i16* %MemBank_B_addr_239, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1702 'load' 'MemBank_B_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 160 <SV = 159> <Delay = 6.50>
ST_160 : Operation 1703 [1/2] (3.25ns)   --->   "%MemBank_B_load_238 = load i16* %MemBank_B_addr_238, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1703 'load' 'MemBank_B_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1704 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_238 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 238" [mnist_AXI_Stream.cpp:136]   --->   Operation 1704 'getelementptr' 'MemBank_Out_addr_238' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1705 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_238, i16* %MemBank_Out_addr_238, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1706 [1/2] (3.25ns)   --->   "%MemBank_B_load_239 = load i16* %MemBank_B_addr_239, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1706 'load' 'MemBank_B_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1707 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_239 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 239" [mnist_AXI_Stream.cpp:136]   --->   Operation 1707 'getelementptr' 'MemBank_Out_addr_239' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1708 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_239, i16* %MemBank_Out_addr_239, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1709 [1/1] (0.00ns)   --->   "%MemBank_B_addr_240 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 240" [mnist_AXI_Stream.cpp:136]   --->   Operation 1709 'getelementptr' 'MemBank_B_addr_240' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1710 [2/2] (3.25ns)   --->   "%MemBank_B_load_240 = load i16* %MemBank_B_addr_240, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1710 'load' 'MemBank_B_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1711 [1/1] (0.00ns)   --->   "%MemBank_B_addr_241 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 241" [mnist_AXI_Stream.cpp:136]   --->   Operation 1711 'getelementptr' 'MemBank_B_addr_241' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1712 [2/2] (3.25ns)   --->   "%MemBank_B_load_241 = load i16* %MemBank_B_addr_241, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1712 'load' 'MemBank_B_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 161 <SV = 160> <Delay = 6.50>
ST_161 : Operation 1713 [1/2] (3.25ns)   --->   "%MemBank_B_load_240 = load i16* %MemBank_B_addr_240, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1713 'load' 'MemBank_B_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1714 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_240 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 240" [mnist_AXI_Stream.cpp:136]   --->   Operation 1714 'getelementptr' 'MemBank_Out_addr_240' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1715 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_240, i16* %MemBank_Out_addr_240, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1715 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1716 [1/2] (3.25ns)   --->   "%MemBank_B_load_241 = load i16* %MemBank_B_addr_241, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1716 'load' 'MemBank_B_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1717 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_241 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 241" [mnist_AXI_Stream.cpp:136]   --->   Operation 1717 'getelementptr' 'MemBank_Out_addr_241' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1718 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_241, i16* %MemBank_Out_addr_241, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1719 [1/1] (0.00ns)   --->   "%MemBank_B_addr_242 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 242" [mnist_AXI_Stream.cpp:136]   --->   Operation 1719 'getelementptr' 'MemBank_B_addr_242' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1720 [2/2] (3.25ns)   --->   "%MemBank_B_load_242 = load i16* %MemBank_B_addr_242, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1720 'load' 'MemBank_B_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1721 [1/1] (0.00ns)   --->   "%MemBank_B_addr_243 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 243" [mnist_AXI_Stream.cpp:136]   --->   Operation 1721 'getelementptr' 'MemBank_B_addr_243' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1722 [2/2] (3.25ns)   --->   "%MemBank_B_load_243 = load i16* %MemBank_B_addr_243, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1722 'load' 'MemBank_B_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 162 <SV = 161> <Delay = 6.50>
ST_162 : Operation 1723 [1/2] (3.25ns)   --->   "%MemBank_B_load_242 = load i16* %MemBank_B_addr_242, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1723 'load' 'MemBank_B_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1724 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_242 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 242" [mnist_AXI_Stream.cpp:136]   --->   Operation 1724 'getelementptr' 'MemBank_Out_addr_242' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1725 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_242, i16* %MemBank_Out_addr_242, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1726 [1/2] (3.25ns)   --->   "%MemBank_B_load_243 = load i16* %MemBank_B_addr_243, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1726 'load' 'MemBank_B_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1727 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_243 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 243" [mnist_AXI_Stream.cpp:136]   --->   Operation 1727 'getelementptr' 'MemBank_Out_addr_243' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1728 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_243, i16* %MemBank_Out_addr_243, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1729 [1/1] (0.00ns)   --->   "%MemBank_B_addr_244 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 244" [mnist_AXI_Stream.cpp:136]   --->   Operation 1729 'getelementptr' 'MemBank_B_addr_244' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1730 [2/2] (3.25ns)   --->   "%MemBank_B_load_244 = load i16* %MemBank_B_addr_244, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1730 'load' 'MemBank_B_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1731 [1/1] (0.00ns)   --->   "%MemBank_B_addr_245 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 245" [mnist_AXI_Stream.cpp:136]   --->   Operation 1731 'getelementptr' 'MemBank_B_addr_245' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1732 [2/2] (3.25ns)   --->   "%MemBank_B_load_245 = load i16* %MemBank_B_addr_245, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1732 'load' 'MemBank_B_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 163 <SV = 162> <Delay = 6.50>
ST_163 : Operation 1733 [1/2] (3.25ns)   --->   "%MemBank_B_load_244 = load i16* %MemBank_B_addr_244, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1733 'load' 'MemBank_B_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1734 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_244 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 244" [mnist_AXI_Stream.cpp:136]   --->   Operation 1734 'getelementptr' 'MemBank_Out_addr_244' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1735 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_244, i16* %MemBank_Out_addr_244, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1736 [1/2] (3.25ns)   --->   "%MemBank_B_load_245 = load i16* %MemBank_B_addr_245, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1736 'load' 'MemBank_B_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1737 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_245 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 245" [mnist_AXI_Stream.cpp:136]   --->   Operation 1737 'getelementptr' 'MemBank_Out_addr_245' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1738 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_245, i16* %MemBank_Out_addr_245, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1739 [1/1] (0.00ns)   --->   "%MemBank_B_addr_246 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 246" [mnist_AXI_Stream.cpp:136]   --->   Operation 1739 'getelementptr' 'MemBank_B_addr_246' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1740 [2/2] (3.25ns)   --->   "%MemBank_B_load_246 = load i16* %MemBank_B_addr_246, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1740 'load' 'MemBank_B_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1741 [1/1] (0.00ns)   --->   "%MemBank_B_addr_247 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 247" [mnist_AXI_Stream.cpp:136]   --->   Operation 1741 'getelementptr' 'MemBank_B_addr_247' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1742 [2/2] (3.25ns)   --->   "%MemBank_B_load_247 = load i16* %MemBank_B_addr_247, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1742 'load' 'MemBank_B_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 164 <SV = 163> <Delay = 6.50>
ST_164 : Operation 1743 [1/2] (3.25ns)   --->   "%MemBank_B_load_246 = load i16* %MemBank_B_addr_246, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1743 'load' 'MemBank_B_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1744 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_246 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 246" [mnist_AXI_Stream.cpp:136]   --->   Operation 1744 'getelementptr' 'MemBank_Out_addr_246' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1745 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_246, i16* %MemBank_Out_addr_246, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1746 [1/2] (3.25ns)   --->   "%MemBank_B_load_247 = load i16* %MemBank_B_addr_247, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1746 'load' 'MemBank_B_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1747 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_247 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 247" [mnist_AXI_Stream.cpp:136]   --->   Operation 1747 'getelementptr' 'MemBank_Out_addr_247' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1748 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_247, i16* %MemBank_Out_addr_247, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1749 [1/1] (0.00ns)   --->   "%MemBank_B_addr_248 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 248" [mnist_AXI_Stream.cpp:136]   --->   Operation 1749 'getelementptr' 'MemBank_B_addr_248' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1750 [2/2] (3.25ns)   --->   "%MemBank_B_load_248 = load i16* %MemBank_B_addr_248, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1750 'load' 'MemBank_B_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1751 [1/1] (0.00ns)   --->   "%MemBank_B_addr_249 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 249" [mnist_AXI_Stream.cpp:136]   --->   Operation 1751 'getelementptr' 'MemBank_B_addr_249' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1752 [2/2] (3.25ns)   --->   "%MemBank_B_load_249 = load i16* %MemBank_B_addr_249, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1752 'load' 'MemBank_B_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 165 <SV = 164> <Delay = 6.50>
ST_165 : Operation 1753 [1/2] (3.25ns)   --->   "%MemBank_B_load_248 = load i16* %MemBank_B_addr_248, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1753 'load' 'MemBank_B_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1754 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_248 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 248" [mnist_AXI_Stream.cpp:136]   --->   Operation 1754 'getelementptr' 'MemBank_Out_addr_248' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1755 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_248, i16* %MemBank_Out_addr_248, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1756 [1/2] (3.25ns)   --->   "%MemBank_B_load_249 = load i16* %MemBank_B_addr_249, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1756 'load' 'MemBank_B_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1757 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_249 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 249" [mnist_AXI_Stream.cpp:136]   --->   Operation 1757 'getelementptr' 'MemBank_Out_addr_249' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1758 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_249, i16* %MemBank_Out_addr_249, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1759 [1/1] (0.00ns)   --->   "%MemBank_B_addr_250 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 250" [mnist_AXI_Stream.cpp:136]   --->   Operation 1759 'getelementptr' 'MemBank_B_addr_250' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1760 [2/2] (3.25ns)   --->   "%MemBank_B_load_250 = load i16* %MemBank_B_addr_250, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1760 'load' 'MemBank_B_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1761 [1/1] (0.00ns)   --->   "%MemBank_B_addr_251 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 251" [mnist_AXI_Stream.cpp:136]   --->   Operation 1761 'getelementptr' 'MemBank_B_addr_251' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1762 [2/2] (3.25ns)   --->   "%MemBank_B_load_251 = load i16* %MemBank_B_addr_251, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1762 'load' 'MemBank_B_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 166 <SV = 165> <Delay = 6.50>
ST_166 : Operation 1763 [1/2] (3.25ns)   --->   "%MemBank_B_load_250 = load i16* %MemBank_B_addr_250, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1763 'load' 'MemBank_B_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1764 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_250 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 250" [mnist_AXI_Stream.cpp:136]   --->   Operation 1764 'getelementptr' 'MemBank_Out_addr_250' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1765 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_250, i16* %MemBank_Out_addr_250, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1765 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1766 [1/2] (3.25ns)   --->   "%MemBank_B_load_251 = load i16* %MemBank_B_addr_251, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1766 'load' 'MemBank_B_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1767 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_251 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 251" [mnist_AXI_Stream.cpp:136]   --->   Operation 1767 'getelementptr' 'MemBank_Out_addr_251' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1768 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_251, i16* %MemBank_Out_addr_251, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1769 [1/1] (0.00ns)   --->   "%MemBank_B_addr_252 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 252" [mnist_AXI_Stream.cpp:136]   --->   Operation 1769 'getelementptr' 'MemBank_B_addr_252' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1770 [2/2] (3.25ns)   --->   "%MemBank_B_load_252 = load i16* %MemBank_B_addr_252, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1770 'load' 'MemBank_B_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1771 [1/1] (0.00ns)   --->   "%MemBank_B_addr_253 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 253" [mnist_AXI_Stream.cpp:136]   --->   Operation 1771 'getelementptr' 'MemBank_B_addr_253' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1772 [2/2] (3.25ns)   --->   "%MemBank_B_load_253 = load i16* %MemBank_B_addr_253, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1772 'load' 'MemBank_B_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 167 <SV = 166> <Delay = 6.50>
ST_167 : Operation 1773 [1/2] (3.25ns)   --->   "%MemBank_B_load_252 = load i16* %MemBank_B_addr_252, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1773 'load' 'MemBank_B_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1774 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_252 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 252" [mnist_AXI_Stream.cpp:136]   --->   Operation 1774 'getelementptr' 'MemBank_Out_addr_252' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1775 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_252, i16* %MemBank_Out_addr_252, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1776 [1/2] (3.25ns)   --->   "%MemBank_B_load_253 = load i16* %MemBank_B_addr_253, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1776 'load' 'MemBank_B_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1777 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_253 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 253" [mnist_AXI_Stream.cpp:136]   --->   Operation 1777 'getelementptr' 'MemBank_Out_addr_253' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1778 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_253, i16* %MemBank_Out_addr_253, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1779 [1/1] (0.00ns)   --->   "%MemBank_B_addr_254 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 254" [mnist_AXI_Stream.cpp:136]   --->   Operation 1779 'getelementptr' 'MemBank_B_addr_254' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1780 [2/2] (3.25ns)   --->   "%MemBank_B_load_254 = load i16* %MemBank_B_addr_254, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1780 'load' 'MemBank_B_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1781 [1/1] (0.00ns)   --->   "%MemBank_B_addr_255 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 255" [mnist_AXI_Stream.cpp:136]   --->   Operation 1781 'getelementptr' 'MemBank_B_addr_255' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1782 [2/2] (3.25ns)   --->   "%MemBank_B_load_255 = load i16* %MemBank_B_addr_255, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1782 'load' 'MemBank_B_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 168 <SV = 167> <Delay = 6.50>
ST_168 : Operation 1783 [1/2] (3.25ns)   --->   "%MemBank_B_load_254 = load i16* %MemBank_B_addr_254, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1783 'load' 'MemBank_B_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1784 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_254 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 254" [mnist_AXI_Stream.cpp:136]   --->   Operation 1784 'getelementptr' 'MemBank_Out_addr_254' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1785 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_254, i16* %MemBank_Out_addr_254, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1786 [1/2] (3.25ns)   --->   "%MemBank_B_load_255 = load i16* %MemBank_B_addr_255, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1786 'load' 'MemBank_B_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1787 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_255 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 255" [mnist_AXI_Stream.cpp:136]   --->   Operation 1787 'getelementptr' 'MemBank_Out_addr_255' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1788 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_255, i16* %MemBank_Out_addr_255, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1789 [1/1] (0.00ns)   --->   "%MemBank_B_addr_256 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 256" [mnist_AXI_Stream.cpp:136]   --->   Operation 1789 'getelementptr' 'MemBank_B_addr_256' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1790 [2/2] (3.25ns)   --->   "%MemBank_B_load_256 = load i16* %MemBank_B_addr_256, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1790 'load' 'MemBank_B_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1791 [1/1] (0.00ns)   --->   "%MemBank_B_addr_257 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 257" [mnist_AXI_Stream.cpp:136]   --->   Operation 1791 'getelementptr' 'MemBank_B_addr_257' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1792 [2/2] (3.25ns)   --->   "%MemBank_B_load_257 = load i16* %MemBank_B_addr_257, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1792 'load' 'MemBank_B_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 169 <SV = 168> <Delay = 6.50>
ST_169 : Operation 1793 [1/2] (3.25ns)   --->   "%MemBank_B_load_256 = load i16* %MemBank_B_addr_256, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1793 'load' 'MemBank_B_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1794 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_256 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 256" [mnist_AXI_Stream.cpp:136]   --->   Operation 1794 'getelementptr' 'MemBank_Out_addr_256' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1795 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_256, i16* %MemBank_Out_addr_256, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1796 [1/2] (3.25ns)   --->   "%MemBank_B_load_257 = load i16* %MemBank_B_addr_257, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1796 'load' 'MemBank_B_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1797 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_257 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 257" [mnist_AXI_Stream.cpp:136]   --->   Operation 1797 'getelementptr' 'MemBank_Out_addr_257' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1798 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_257, i16* %MemBank_Out_addr_257, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1799 [1/1] (0.00ns)   --->   "%MemBank_B_addr_258 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 258" [mnist_AXI_Stream.cpp:136]   --->   Operation 1799 'getelementptr' 'MemBank_B_addr_258' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1800 [2/2] (3.25ns)   --->   "%MemBank_B_load_258 = load i16* %MemBank_B_addr_258, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1800 'load' 'MemBank_B_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1801 [1/1] (0.00ns)   --->   "%MemBank_B_addr_259 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 259" [mnist_AXI_Stream.cpp:136]   --->   Operation 1801 'getelementptr' 'MemBank_B_addr_259' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1802 [2/2] (3.25ns)   --->   "%MemBank_B_load_259 = load i16* %MemBank_B_addr_259, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1802 'load' 'MemBank_B_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 170 <SV = 169> <Delay = 6.50>
ST_170 : Operation 1803 [1/2] (3.25ns)   --->   "%MemBank_B_load_258 = load i16* %MemBank_B_addr_258, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1803 'load' 'MemBank_B_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1804 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_258 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 258" [mnist_AXI_Stream.cpp:136]   --->   Operation 1804 'getelementptr' 'MemBank_Out_addr_258' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1805 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_258, i16* %MemBank_Out_addr_258, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1806 [1/2] (3.25ns)   --->   "%MemBank_B_load_259 = load i16* %MemBank_B_addr_259, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1806 'load' 'MemBank_B_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1807 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_259 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 259" [mnist_AXI_Stream.cpp:136]   --->   Operation 1807 'getelementptr' 'MemBank_Out_addr_259' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1808 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_259, i16* %MemBank_Out_addr_259, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1809 [1/1] (0.00ns)   --->   "%MemBank_B_addr_260 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 260" [mnist_AXI_Stream.cpp:136]   --->   Operation 1809 'getelementptr' 'MemBank_B_addr_260' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1810 [2/2] (3.25ns)   --->   "%MemBank_B_load_260 = load i16* %MemBank_B_addr_260, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1810 'load' 'MemBank_B_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1811 [1/1] (0.00ns)   --->   "%MemBank_B_addr_261 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 261" [mnist_AXI_Stream.cpp:136]   --->   Operation 1811 'getelementptr' 'MemBank_B_addr_261' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1812 [2/2] (3.25ns)   --->   "%MemBank_B_load_261 = load i16* %MemBank_B_addr_261, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1812 'load' 'MemBank_B_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 171 <SV = 170> <Delay = 6.50>
ST_171 : Operation 1813 [1/2] (3.25ns)   --->   "%MemBank_B_load_260 = load i16* %MemBank_B_addr_260, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1813 'load' 'MemBank_B_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1814 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_260 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 260" [mnist_AXI_Stream.cpp:136]   --->   Operation 1814 'getelementptr' 'MemBank_Out_addr_260' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1815 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_260, i16* %MemBank_Out_addr_260, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1816 [1/2] (3.25ns)   --->   "%MemBank_B_load_261 = load i16* %MemBank_B_addr_261, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1816 'load' 'MemBank_B_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1817 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_261 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 261" [mnist_AXI_Stream.cpp:136]   --->   Operation 1817 'getelementptr' 'MemBank_Out_addr_261' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1818 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_261, i16* %MemBank_Out_addr_261, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1819 [1/1] (0.00ns)   --->   "%MemBank_B_addr_262 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 262" [mnist_AXI_Stream.cpp:136]   --->   Operation 1819 'getelementptr' 'MemBank_B_addr_262' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1820 [2/2] (3.25ns)   --->   "%MemBank_B_load_262 = load i16* %MemBank_B_addr_262, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1820 'load' 'MemBank_B_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1821 [1/1] (0.00ns)   --->   "%MemBank_B_addr_263 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 263" [mnist_AXI_Stream.cpp:136]   --->   Operation 1821 'getelementptr' 'MemBank_B_addr_263' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1822 [2/2] (3.25ns)   --->   "%MemBank_B_load_263 = load i16* %MemBank_B_addr_263, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1822 'load' 'MemBank_B_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 172 <SV = 171> <Delay = 6.50>
ST_172 : Operation 1823 [1/2] (3.25ns)   --->   "%MemBank_B_load_262 = load i16* %MemBank_B_addr_262, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1823 'load' 'MemBank_B_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1824 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_262 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 262" [mnist_AXI_Stream.cpp:136]   --->   Operation 1824 'getelementptr' 'MemBank_Out_addr_262' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1825 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_262, i16* %MemBank_Out_addr_262, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1826 [1/2] (3.25ns)   --->   "%MemBank_B_load_263 = load i16* %MemBank_B_addr_263, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1826 'load' 'MemBank_B_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1827 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_263 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 263" [mnist_AXI_Stream.cpp:136]   --->   Operation 1827 'getelementptr' 'MemBank_Out_addr_263' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1828 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_263, i16* %MemBank_Out_addr_263, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1829 [1/1] (0.00ns)   --->   "%MemBank_B_addr_264 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 264" [mnist_AXI_Stream.cpp:136]   --->   Operation 1829 'getelementptr' 'MemBank_B_addr_264' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1830 [2/2] (3.25ns)   --->   "%MemBank_B_load_264 = load i16* %MemBank_B_addr_264, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1830 'load' 'MemBank_B_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1831 [1/1] (0.00ns)   --->   "%MemBank_B_addr_265 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 265" [mnist_AXI_Stream.cpp:136]   --->   Operation 1831 'getelementptr' 'MemBank_B_addr_265' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1832 [2/2] (3.25ns)   --->   "%MemBank_B_load_265 = load i16* %MemBank_B_addr_265, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1832 'load' 'MemBank_B_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 173 <SV = 172> <Delay = 6.50>
ST_173 : Operation 1833 [1/2] (3.25ns)   --->   "%MemBank_B_load_264 = load i16* %MemBank_B_addr_264, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1833 'load' 'MemBank_B_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1834 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_264 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 264" [mnist_AXI_Stream.cpp:136]   --->   Operation 1834 'getelementptr' 'MemBank_Out_addr_264' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1835 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_264, i16* %MemBank_Out_addr_264, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1836 [1/2] (3.25ns)   --->   "%MemBank_B_load_265 = load i16* %MemBank_B_addr_265, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1836 'load' 'MemBank_B_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1837 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_265 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 265" [mnist_AXI_Stream.cpp:136]   --->   Operation 1837 'getelementptr' 'MemBank_Out_addr_265' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1838 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_265, i16* %MemBank_Out_addr_265, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1839 [1/1] (0.00ns)   --->   "%MemBank_B_addr_266 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 266" [mnist_AXI_Stream.cpp:136]   --->   Operation 1839 'getelementptr' 'MemBank_B_addr_266' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1840 [2/2] (3.25ns)   --->   "%MemBank_B_load_266 = load i16* %MemBank_B_addr_266, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1840 'load' 'MemBank_B_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1841 [1/1] (0.00ns)   --->   "%MemBank_B_addr_267 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 267" [mnist_AXI_Stream.cpp:136]   --->   Operation 1841 'getelementptr' 'MemBank_B_addr_267' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1842 [2/2] (3.25ns)   --->   "%MemBank_B_load_267 = load i16* %MemBank_B_addr_267, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1842 'load' 'MemBank_B_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 174 <SV = 173> <Delay = 6.50>
ST_174 : Operation 1843 [1/2] (3.25ns)   --->   "%MemBank_B_load_266 = load i16* %MemBank_B_addr_266, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1843 'load' 'MemBank_B_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1844 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_266 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 266" [mnist_AXI_Stream.cpp:136]   --->   Operation 1844 'getelementptr' 'MemBank_Out_addr_266' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1845 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_266, i16* %MemBank_Out_addr_266, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1845 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1846 [1/2] (3.25ns)   --->   "%MemBank_B_load_267 = load i16* %MemBank_B_addr_267, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1846 'load' 'MemBank_B_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1847 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_267 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 267" [mnist_AXI_Stream.cpp:136]   --->   Operation 1847 'getelementptr' 'MemBank_Out_addr_267' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1848 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_267, i16* %MemBank_Out_addr_267, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1849 [1/1] (0.00ns)   --->   "%MemBank_B_addr_268 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 268" [mnist_AXI_Stream.cpp:136]   --->   Operation 1849 'getelementptr' 'MemBank_B_addr_268' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1850 [2/2] (3.25ns)   --->   "%MemBank_B_load_268 = load i16* %MemBank_B_addr_268, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1850 'load' 'MemBank_B_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1851 [1/1] (0.00ns)   --->   "%MemBank_B_addr_269 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 269" [mnist_AXI_Stream.cpp:136]   --->   Operation 1851 'getelementptr' 'MemBank_B_addr_269' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1852 [2/2] (3.25ns)   --->   "%MemBank_B_load_269 = load i16* %MemBank_B_addr_269, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1852 'load' 'MemBank_B_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 175 <SV = 174> <Delay = 6.50>
ST_175 : Operation 1853 [1/2] (3.25ns)   --->   "%MemBank_B_load_268 = load i16* %MemBank_B_addr_268, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1853 'load' 'MemBank_B_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1854 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_268 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 268" [mnist_AXI_Stream.cpp:136]   --->   Operation 1854 'getelementptr' 'MemBank_Out_addr_268' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1855 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_268, i16* %MemBank_Out_addr_268, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1855 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1856 [1/2] (3.25ns)   --->   "%MemBank_B_load_269 = load i16* %MemBank_B_addr_269, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1856 'load' 'MemBank_B_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1857 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_269 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 269" [mnist_AXI_Stream.cpp:136]   --->   Operation 1857 'getelementptr' 'MemBank_Out_addr_269' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1858 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_269, i16* %MemBank_Out_addr_269, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1859 [1/1] (0.00ns)   --->   "%MemBank_B_addr_270 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 270" [mnist_AXI_Stream.cpp:136]   --->   Operation 1859 'getelementptr' 'MemBank_B_addr_270' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1860 [2/2] (3.25ns)   --->   "%MemBank_B_load_270 = load i16* %MemBank_B_addr_270, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1860 'load' 'MemBank_B_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1861 [1/1] (0.00ns)   --->   "%MemBank_B_addr_271 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 271" [mnist_AXI_Stream.cpp:136]   --->   Operation 1861 'getelementptr' 'MemBank_B_addr_271' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1862 [2/2] (3.25ns)   --->   "%MemBank_B_load_271 = load i16* %MemBank_B_addr_271, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1862 'load' 'MemBank_B_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 176 <SV = 175> <Delay = 6.50>
ST_176 : Operation 1863 [1/2] (3.25ns)   --->   "%MemBank_B_load_270 = load i16* %MemBank_B_addr_270, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1863 'load' 'MemBank_B_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1864 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_270 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 270" [mnist_AXI_Stream.cpp:136]   --->   Operation 1864 'getelementptr' 'MemBank_Out_addr_270' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1865 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_270, i16* %MemBank_Out_addr_270, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1866 [1/2] (3.25ns)   --->   "%MemBank_B_load_271 = load i16* %MemBank_B_addr_271, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1866 'load' 'MemBank_B_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1867 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_271 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 271" [mnist_AXI_Stream.cpp:136]   --->   Operation 1867 'getelementptr' 'MemBank_Out_addr_271' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1868 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_271, i16* %MemBank_Out_addr_271, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1868 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1869 [1/1] (0.00ns)   --->   "%MemBank_B_addr_272 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 272" [mnist_AXI_Stream.cpp:136]   --->   Operation 1869 'getelementptr' 'MemBank_B_addr_272' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1870 [2/2] (3.25ns)   --->   "%MemBank_B_load_272 = load i16* %MemBank_B_addr_272, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1870 'load' 'MemBank_B_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1871 [1/1] (0.00ns)   --->   "%MemBank_B_addr_273 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 273" [mnist_AXI_Stream.cpp:136]   --->   Operation 1871 'getelementptr' 'MemBank_B_addr_273' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1872 [2/2] (3.25ns)   --->   "%MemBank_B_load_273 = load i16* %MemBank_B_addr_273, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1872 'load' 'MemBank_B_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 177 <SV = 176> <Delay = 6.50>
ST_177 : Operation 1873 [1/2] (3.25ns)   --->   "%MemBank_B_load_272 = load i16* %MemBank_B_addr_272, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1873 'load' 'MemBank_B_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1874 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_272 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 272" [mnist_AXI_Stream.cpp:136]   --->   Operation 1874 'getelementptr' 'MemBank_Out_addr_272' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1875 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_272, i16* %MemBank_Out_addr_272, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1875 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1876 [1/2] (3.25ns)   --->   "%MemBank_B_load_273 = load i16* %MemBank_B_addr_273, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1876 'load' 'MemBank_B_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1877 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_273 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 273" [mnist_AXI_Stream.cpp:136]   --->   Operation 1877 'getelementptr' 'MemBank_Out_addr_273' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1878 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_273, i16* %MemBank_Out_addr_273, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1879 [1/1] (0.00ns)   --->   "%MemBank_B_addr_274 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 274" [mnist_AXI_Stream.cpp:136]   --->   Operation 1879 'getelementptr' 'MemBank_B_addr_274' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1880 [2/2] (3.25ns)   --->   "%MemBank_B_load_274 = load i16* %MemBank_B_addr_274, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1880 'load' 'MemBank_B_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1881 [1/1] (0.00ns)   --->   "%MemBank_B_addr_275 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 275" [mnist_AXI_Stream.cpp:136]   --->   Operation 1881 'getelementptr' 'MemBank_B_addr_275' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1882 [2/2] (3.25ns)   --->   "%MemBank_B_load_275 = load i16* %MemBank_B_addr_275, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1882 'load' 'MemBank_B_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 178 <SV = 177> <Delay = 6.50>
ST_178 : Operation 1883 [1/2] (3.25ns)   --->   "%MemBank_B_load_274 = load i16* %MemBank_B_addr_274, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1883 'load' 'MemBank_B_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1884 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_274 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 274" [mnist_AXI_Stream.cpp:136]   --->   Operation 1884 'getelementptr' 'MemBank_Out_addr_274' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1885 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_274, i16* %MemBank_Out_addr_274, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1885 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1886 [1/2] (3.25ns)   --->   "%MemBank_B_load_275 = load i16* %MemBank_B_addr_275, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1886 'load' 'MemBank_B_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1887 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_275 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 275" [mnist_AXI_Stream.cpp:136]   --->   Operation 1887 'getelementptr' 'MemBank_Out_addr_275' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1888 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_275, i16* %MemBank_Out_addr_275, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1889 [1/1] (0.00ns)   --->   "%MemBank_B_addr_276 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 276" [mnist_AXI_Stream.cpp:136]   --->   Operation 1889 'getelementptr' 'MemBank_B_addr_276' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1890 [2/2] (3.25ns)   --->   "%MemBank_B_load_276 = load i16* %MemBank_B_addr_276, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1890 'load' 'MemBank_B_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1891 [1/1] (0.00ns)   --->   "%MemBank_B_addr_277 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 277" [mnist_AXI_Stream.cpp:136]   --->   Operation 1891 'getelementptr' 'MemBank_B_addr_277' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1892 [2/2] (3.25ns)   --->   "%MemBank_B_load_277 = load i16* %MemBank_B_addr_277, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1892 'load' 'MemBank_B_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 179 <SV = 178> <Delay = 6.50>
ST_179 : Operation 1893 [1/2] (3.25ns)   --->   "%MemBank_B_load_276 = load i16* %MemBank_B_addr_276, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1893 'load' 'MemBank_B_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1894 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_276 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 276" [mnist_AXI_Stream.cpp:136]   --->   Operation 1894 'getelementptr' 'MemBank_Out_addr_276' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1895 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_276, i16* %MemBank_Out_addr_276, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1895 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1896 [1/2] (3.25ns)   --->   "%MemBank_B_load_277 = load i16* %MemBank_B_addr_277, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1896 'load' 'MemBank_B_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1897 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_277 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 277" [mnist_AXI_Stream.cpp:136]   --->   Operation 1897 'getelementptr' 'MemBank_Out_addr_277' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1898 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_277, i16* %MemBank_Out_addr_277, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1898 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1899 [1/1] (0.00ns)   --->   "%MemBank_B_addr_278 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 278" [mnist_AXI_Stream.cpp:136]   --->   Operation 1899 'getelementptr' 'MemBank_B_addr_278' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1900 [2/2] (3.25ns)   --->   "%MemBank_B_load_278 = load i16* %MemBank_B_addr_278, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1900 'load' 'MemBank_B_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1901 [1/1] (0.00ns)   --->   "%MemBank_B_addr_279 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 279" [mnist_AXI_Stream.cpp:136]   --->   Operation 1901 'getelementptr' 'MemBank_B_addr_279' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1902 [2/2] (3.25ns)   --->   "%MemBank_B_load_279 = load i16* %MemBank_B_addr_279, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1902 'load' 'MemBank_B_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 180 <SV = 179> <Delay = 6.50>
ST_180 : Operation 1903 [1/2] (3.25ns)   --->   "%MemBank_B_load_278 = load i16* %MemBank_B_addr_278, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1903 'load' 'MemBank_B_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1904 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_278 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 278" [mnist_AXI_Stream.cpp:136]   --->   Operation 1904 'getelementptr' 'MemBank_Out_addr_278' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1905 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_278, i16* %MemBank_Out_addr_278, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1906 [1/2] (3.25ns)   --->   "%MemBank_B_load_279 = load i16* %MemBank_B_addr_279, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1906 'load' 'MemBank_B_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1907 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_279 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 279" [mnist_AXI_Stream.cpp:136]   --->   Operation 1907 'getelementptr' 'MemBank_Out_addr_279' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1908 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_279, i16* %MemBank_Out_addr_279, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1909 [1/1] (0.00ns)   --->   "%MemBank_B_addr_280 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 280" [mnist_AXI_Stream.cpp:136]   --->   Operation 1909 'getelementptr' 'MemBank_B_addr_280' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1910 [2/2] (3.25ns)   --->   "%MemBank_B_load_280 = load i16* %MemBank_B_addr_280, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1910 'load' 'MemBank_B_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1911 [1/1] (0.00ns)   --->   "%MemBank_B_addr_281 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 281" [mnist_AXI_Stream.cpp:136]   --->   Operation 1911 'getelementptr' 'MemBank_B_addr_281' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1912 [2/2] (3.25ns)   --->   "%MemBank_B_load_281 = load i16* %MemBank_B_addr_281, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1912 'load' 'MemBank_B_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 181 <SV = 180> <Delay = 6.50>
ST_181 : Operation 1913 [1/2] (3.25ns)   --->   "%MemBank_B_load_280 = load i16* %MemBank_B_addr_280, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1913 'load' 'MemBank_B_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1914 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_280 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 280" [mnist_AXI_Stream.cpp:136]   --->   Operation 1914 'getelementptr' 'MemBank_Out_addr_280' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1915 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_280, i16* %MemBank_Out_addr_280, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1916 [1/2] (3.25ns)   --->   "%MemBank_B_load_281 = load i16* %MemBank_B_addr_281, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1916 'load' 'MemBank_B_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1917 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_281 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 281" [mnist_AXI_Stream.cpp:136]   --->   Operation 1917 'getelementptr' 'MemBank_Out_addr_281' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1918 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_281, i16* %MemBank_Out_addr_281, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1919 [1/1] (0.00ns)   --->   "%MemBank_B_addr_282 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 282" [mnist_AXI_Stream.cpp:136]   --->   Operation 1919 'getelementptr' 'MemBank_B_addr_282' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1920 [2/2] (3.25ns)   --->   "%MemBank_B_load_282 = load i16* %MemBank_B_addr_282, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1920 'load' 'MemBank_B_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1921 [1/1] (0.00ns)   --->   "%MemBank_B_addr_283 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 283" [mnist_AXI_Stream.cpp:136]   --->   Operation 1921 'getelementptr' 'MemBank_B_addr_283' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1922 [2/2] (3.25ns)   --->   "%MemBank_B_load_283 = load i16* %MemBank_B_addr_283, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1922 'load' 'MemBank_B_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 182 <SV = 181> <Delay = 6.50>
ST_182 : Operation 1923 [1/2] (3.25ns)   --->   "%MemBank_B_load_282 = load i16* %MemBank_B_addr_282, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1923 'load' 'MemBank_B_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1924 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_282 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 282" [mnist_AXI_Stream.cpp:136]   --->   Operation 1924 'getelementptr' 'MemBank_Out_addr_282' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1925 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_282, i16* %MemBank_Out_addr_282, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1926 [1/2] (3.25ns)   --->   "%MemBank_B_load_283 = load i16* %MemBank_B_addr_283, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1926 'load' 'MemBank_B_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1927 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_283 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 283" [mnist_AXI_Stream.cpp:136]   --->   Operation 1927 'getelementptr' 'MemBank_Out_addr_283' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1928 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_283, i16* %MemBank_Out_addr_283, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1929 [1/1] (0.00ns)   --->   "%MemBank_B_addr_284 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 284" [mnist_AXI_Stream.cpp:136]   --->   Operation 1929 'getelementptr' 'MemBank_B_addr_284' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1930 [2/2] (3.25ns)   --->   "%MemBank_B_load_284 = load i16* %MemBank_B_addr_284, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1930 'load' 'MemBank_B_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1931 [1/1] (0.00ns)   --->   "%MemBank_B_addr_285 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 285" [mnist_AXI_Stream.cpp:136]   --->   Operation 1931 'getelementptr' 'MemBank_B_addr_285' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1932 [2/2] (3.25ns)   --->   "%MemBank_B_load_285 = load i16* %MemBank_B_addr_285, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1932 'load' 'MemBank_B_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 183 <SV = 182> <Delay = 6.50>
ST_183 : Operation 1933 [1/2] (3.25ns)   --->   "%MemBank_B_load_284 = load i16* %MemBank_B_addr_284, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1933 'load' 'MemBank_B_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1934 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_284 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 284" [mnist_AXI_Stream.cpp:136]   --->   Operation 1934 'getelementptr' 'MemBank_Out_addr_284' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1935 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_284, i16* %MemBank_Out_addr_284, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1935 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1936 [1/2] (3.25ns)   --->   "%MemBank_B_load_285 = load i16* %MemBank_B_addr_285, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1936 'load' 'MemBank_B_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1937 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_285 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 285" [mnist_AXI_Stream.cpp:136]   --->   Operation 1937 'getelementptr' 'MemBank_Out_addr_285' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1938 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_285, i16* %MemBank_Out_addr_285, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1939 [1/1] (0.00ns)   --->   "%MemBank_B_addr_286 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 286" [mnist_AXI_Stream.cpp:136]   --->   Operation 1939 'getelementptr' 'MemBank_B_addr_286' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1940 [2/2] (3.25ns)   --->   "%MemBank_B_load_286 = load i16* %MemBank_B_addr_286, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1940 'load' 'MemBank_B_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1941 [1/1] (0.00ns)   --->   "%MemBank_B_addr_287 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 287" [mnist_AXI_Stream.cpp:136]   --->   Operation 1941 'getelementptr' 'MemBank_B_addr_287' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1942 [2/2] (3.25ns)   --->   "%MemBank_B_load_287 = load i16* %MemBank_B_addr_287, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1942 'load' 'MemBank_B_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 184 <SV = 183> <Delay = 6.50>
ST_184 : Operation 1943 [1/2] (3.25ns)   --->   "%MemBank_B_load_286 = load i16* %MemBank_B_addr_286, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1943 'load' 'MemBank_B_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1944 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_286 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 286" [mnist_AXI_Stream.cpp:136]   --->   Operation 1944 'getelementptr' 'MemBank_Out_addr_286' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1945 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_286, i16* %MemBank_Out_addr_286, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1945 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1946 [1/2] (3.25ns)   --->   "%MemBank_B_load_287 = load i16* %MemBank_B_addr_287, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1946 'load' 'MemBank_B_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1947 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_287 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 287" [mnist_AXI_Stream.cpp:136]   --->   Operation 1947 'getelementptr' 'MemBank_Out_addr_287' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1948 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_287, i16* %MemBank_Out_addr_287, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1949 [1/1] (0.00ns)   --->   "%MemBank_B_addr_288 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 288" [mnist_AXI_Stream.cpp:136]   --->   Operation 1949 'getelementptr' 'MemBank_B_addr_288' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1950 [2/2] (3.25ns)   --->   "%MemBank_B_load_288 = load i16* %MemBank_B_addr_288, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1950 'load' 'MemBank_B_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1951 [1/1] (0.00ns)   --->   "%MemBank_B_addr_289 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 289" [mnist_AXI_Stream.cpp:136]   --->   Operation 1951 'getelementptr' 'MemBank_B_addr_289' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1952 [2/2] (3.25ns)   --->   "%MemBank_B_load_289 = load i16* %MemBank_B_addr_289, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1952 'load' 'MemBank_B_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 185 <SV = 184> <Delay = 6.50>
ST_185 : Operation 1953 [1/2] (3.25ns)   --->   "%MemBank_B_load_288 = load i16* %MemBank_B_addr_288, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1953 'load' 'MemBank_B_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1954 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_288 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 288" [mnist_AXI_Stream.cpp:136]   --->   Operation 1954 'getelementptr' 'MemBank_Out_addr_288' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1955 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_288, i16* %MemBank_Out_addr_288, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1955 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1956 [1/2] (3.25ns)   --->   "%MemBank_B_load_289 = load i16* %MemBank_B_addr_289, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1956 'load' 'MemBank_B_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1957 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_289 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 289" [mnist_AXI_Stream.cpp:136]   --->   Operation 1957 'getelementptr' 'MemBank_Out_addr_289' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1958 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_289, i16* %MemBank_Out_addr_289, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1959 [1/1] (0.00ns)   --->   "%MemBank_B_addr_290 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 290" [mnist_AXI_Stream.cpp:136]   --->   Operation 1959 'getelementptr' 'MemBank_B_addr_290' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1960 [2/2] (3.25ns)   --->   "%MemBank_B_load_290 = load i16* %MemBank_B_addr_290, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1960 'load' 'MemBank_B_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1961 [1/1] (0.00ns)   --->   "%MemBank_B_addr_291 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 291" [mnist_AXI_Stream.cpp:136]   --->   Operation 1961 'getelementptr' 'MemBank_B_addr_291' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1962 [2/2] (3.25ns)   --->   "%MemBank_B_load_291 = load i16* %MemBank_B_addr_291, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1962 'load' 'MemBank_B_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 186 <SV = 185> <Delay = 6.50>
ST_186 : Operation 1963 [1/2] (3.25ns)   --->   "%MemBank_B_load_290 = load i16* %MemBank_B_addr_290, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1963 'load' 'MemBank_B_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1964 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_290 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 290" [mnist_AXI_Stream.cpp:136]   --->   Operation 1964 'getelementptr' 'MemBank_Out_addr_290' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1965 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_290, i16* %MemBank_Out_addr_290, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1965 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1966 [1/2] (3.25ns)   --->   "%MemBank_B_load_291 = load i16* %MemBank_B_addr_291, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1966 'load' 'MemBank_B_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1967 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_291 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 291" [mnist_AXI_Stream.cpp:136]   --->   Operation 1967 'getelementptr' 'MemBank_Out_addr_291' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1968 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_291, i16* %MemBank_Out_addr_291, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1969 [1/1] (0.00ns)   --->   "%MemBank_B_addr_292 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 292" [mnist_AXI_Stream.cpp:136]   --->   Operation 1969 'getelementptr' 'MemBank_B_addr_292' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1970 [2/2] (3.25ns)   --->   "%MemBank_B_load_292 = load i16* %MemBank_B_addr_292, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1970 'load' 'MemBank_B_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1971 [1/1] (0.00ns)   --->   "%MemBank_B_addr_293 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 293" [mnist_AXI_Stream.cpp:136]   --->   Operation 1971 'getelementptr' 'MemBank_B_addr_293' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1972 [2/2] (3.25ns)   --->   "%MemBank_B_load_293 = load i16* %MemBank_B_addr_293, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1972 'load' 'MemBank_B_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 187 <SV = 186> <Delay = 6.50>
ST_187 : Operation 1973 [1/2] (3.25ns)   --->   "%MemBank_B_load_292 = load i16* %MemBank_B_addr_292, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1973 'load' 'MemBank_B_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1974 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_292 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 292" [mnist_AXI_Stream.cpp:136]   --->   Operation 1974 'getelementptr' 'MemBank_Out_addr_292' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1975 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_292, i16* %MemBank_Out_addr_292, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1975 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1976 [1/2] (3.25ns)   --->   "%MemBank_B_load_293 = load i16* %MemBank_B_addr_293, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1976 'load' 'MemBank_B_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1977 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_293 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 293" [mnist_AXI_Stream.cpp:136]   --->   Operation 1977 'getelementptr' 'MemBank_Out_addr_293' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1978 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_293, i16* %MemBank_Out_addr_293, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1979 [1/1] (0.00ns)   --->   "%MemBank_B_addr_294 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 294" [mnist_AXI_Stream.cpp:136]   --->   Operation 1979 'getelementptr' 'MemBank_B_addr_294' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1980 [2/2] (3.25ns)   --->   "%MemBank_B_load_294 = load i16* %MemBank_B_addr_294, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1980 'load' 'MemBank_B_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1981 [1/1] (0.00ns)   --->   "%MemBank_B_addr_295 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 295" [mnist_AXI_Stream.cpp:136]   --->   Operation 1981 'getelementptr' 'MemBank_B_addr_295' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1982 [2/2] (3.25ns)   --->   "%MemBank_B_load_295 = load i16* %MemBank_B_addr_295, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1982 'load' 'MemBank_B_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 188 <SV = 187> <Delay = 6.50>
ST_188 : Operation 1983 [1/2] (3.25ns)   --->   "%MemBank_B_load_294 = load i16* %MemBank_B_addr_294, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1983 'load' 'MemBank_B_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1984 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_294 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 294" [mnist_AXI_Stream.cpp:136]   --->   Operation 1984 'getelementptr' 'MemBank_Out_addr_294' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1985 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_294, i16* %MemBank_Out_addr_294, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1985 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1986 [1/2] (3.25ns)   --->   "%MemBank_B_load_295 = load i16* %MemBank_B_addr_295, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1986 'load' 'MemBank_B_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1987 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_295 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 295" [mnist_AXI_Stream.cpp:136]   --->   Operation 1987 'getelementptr' 'MemBank_Out_addr_295' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1988 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_295, i16* %MemBank_Out_addr_295, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1989 [1/1] (0.00ns)   --->   "%MemBank_B_addr_296 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 296" [mnist_AXI_Stream.cpp:136]   --->   Operation 1989 'getelementptr' 'MemBank_B_addr_296' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1990 [2/2] (3.25ns)   --->   "%MemBank_B_load_296 = load i16* %MemBank_B_addr_296, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1990 'load' 'MemBank_B_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1991 [1/1] (0.00ns)   --->   "%MemBank_B_addr_297 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 297" [mnist_AXI_Stream.cpp:136]   --->   Operation 1991 'getelementptr' 'MemBank_B_addr_297' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1992 [2/2] (3.25ns)   --->   "%MemBank_B_load_297 = load i16* %MemBank_B_addr_297, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1992 'load' 'MemBank_B_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 189 <SV = 188> <Delay = 6.50>
ST_189 : Operation 1993 [1/2] (3.25ns)   --->   "%MemBank_B_load_296 = load i16* %MemBank_B_addr_296, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1993 'load' 'MemBank_B_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1994 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_296 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 296" [mnist_AXI_Stream.cpp:136]   --->   Operation 1994 'getelementptr' 'MemBank_Out_addr_296' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1995 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_296, i16* %MemBank_Out_addr_296, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1995 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1996 [1/2] (3.25ns)   --->   "%MemBank_B_load_297 = load i16* %MemBank_B_addr_297, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1996 'load' 'MemBank_B_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1997 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_297 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 297" [mnist_AXI_Stream.cpp:136]   --->   Operation 1997 'getelementptr' 'MemBank_Out_addr_297' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1998 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_297, i16* %MemBank_Out_addr_297, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1998 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1999 [1/1] (0.00ns)   --->   "%MemBank_B_addr_298 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 298" [mnist_AXI_Stream.cpp:136]   --->   Operation 1999 'getelementptr' 'MemBank_B_addr_298' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2000 [2/2] (3.25ns)   --->   "%MemBank_B_load_298 = load i16* %MemBank_B_addr_298, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2000 'load' 'MemBank_B_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 2001 [1/1] (0.00ns)   --->   "%MemBank_B_addr_299 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 299" [mnist_AXI_Stream.cpp:136]   --->   Operation 2001 'getelementptr' 'MemBank_B_addr_299' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2002 [2/2] (3.25ns)   --->   "%MemBank_B_load_299 = load i16* %MemBank_B_addr_299, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2002 'load' 'MemBank_B_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 190 <SV = 189> <Delay = 6.50>
ST_190 : Operation 2003 [1/2] (3.25ns)   --->   "%MemBank_B_load_298 = load i16* %MemBank_B_addr_298, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2003 'load' 'MemBank_B_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2004 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_298 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 298" [mnist_AXI_Stream.cpp:136]   --->   Operation 2004 'getelementptr' 'MemBank_Out_addr_298' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2005 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_298, i16* %MemBank_Out_addr_298, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2006 [1/2] (3.25ns)   --->   "%MemBank_B_load_299 = load i16* %MemBank_B_addr_299, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2006 'load' 'MemBank_B_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2007 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_299 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 299" [mnist_AXI_Stream.cpp:136]   --->   Operation 2007 'getelementptr' 'MemBank_Out_addr_299' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2008 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_299, i16* %MemBank_Out_addr_299, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2009 [1/1] (0.00ns)   --->   "%MemBank_B_addr_300 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 300" [mnist_AXI_Stream.cpp:136]   --->   Operation 2009 'getelementptr' 'MemBank_B_addr_300' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2010 [2/2] (3.25ns)   --->   "%MemBank_B_load_300 = load i16* %MemBank_B_addr_300, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2010 'load' 'MemBank_B_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2011 [1/1] (0.00ns)   --->   "%MemBank_B_addr_301 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 301" [mnist_AXI_Stream.cpp:136]   --->   Operation 2011 'getelementptr' 'MemBank_B_addr_301' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2012 [2/2] (3.25ns)   --->   "%MemBank_B_load_301 = load i16* %MemBank_B_addr_301, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2012 'load' 'MemBank_B_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 191 <SV = 190> <Delay = 6.50>
ST_191 : Operation 2013 [1/2] (3.25ns)   --->   "%MemBank_B_load_300 = load i16* %MemBank_B_addr_300, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2013 'load' 'MemBank_B_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2014 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_300 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 300" [mnist_AXI_Stream.cpp:136]   --->   Operation 2014 'getelementptr' 'MemBank_Out_addr_300' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2015 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_300, i16* %MemBank_Out_addr_300, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2015 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2016 [1/2] (3.25ns)   --->   "%MemBank_B_load_301 = load i16* %MemBank_B_addr_301, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2016 'load' 'MemBank_B_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2017 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_301 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 301" [mnist_AXI_Stream.cpp:136]   --->   Operation 2017 'getelementptr' 'MemBank_Out_addr_301' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2018 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_301, i16* %MemBank_Out_addr_301, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2019 [1/1] (0.00ns)   --->   "%MemBank_B_addr_302 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 302" [mnist_AXI_Stream.cpp:136]   --->   Operation 2019 'getelementptr' 'MemBank_B_addr_302' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2020 [2/2] (3.25ns)   --->   "%MemBank_B_load_302 = load i16* %MemBank_B_addr_302, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2020 'load' 'MemBank_B_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2021 [1/1] (0.00ns)   --->   "%MemBank_B_addr_303 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 303" [mnist_AXI_Stream.cpp:136]   --->   Operation 2021 'getelementptr' 'MemBank_B_addr_303' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2022 [2/2] (3.25ns)   --->   "%MemBank_B_load_303 = load i16* %MemBank_B_addr_303, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2022 'load' 'MemBank_B_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 192 <SV = 191> <Delay = 6.50>
ST_192 : Operation 2023 [1/2] (3.25ns)   --->   "%MemBank_B_load_302 = load i16* %MemBank_B_addr_302, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2023 'load' 'MemBank_B_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2024 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_302 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 302" [mnist_AXI_Stream.cpp:136]   --->   Operation 2024 'getelementptr' 'MemBank_Out_addr_302' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2025 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_302, i16* %MemBank_Out_addr_302, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2025 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2026 [1/2] (3.25ns)   --->   "%MemBank_B_load_303 = load i16* %MemBank_B_addr_303, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2026 'load' 'MemBank_B_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2027 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_303 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 303" [mnist_AXI_Stream.cpp:136]   --->   Operation 2027 'getelementptr' 'MemBank_Out_addr_303' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2028 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_303, i16* %MemBank_Out_addr_303, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2028 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2029 [1/1] (0.00ns)   --->   "%MemBank_B_addr_304 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 304" [mnist_AXI_Stream.cpp:136]   --->   Operation 2029 'getelementptr' 'MemBank_B_addr_304' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2030 [2/2] (3.25ns)   --->   "%MemBank_B_load_304 = load i16* %MemBank_B_addr_304, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2030 'load' 'MemBank_B_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2031 [1/1] (0.00ns)   --->   "%MemBank_B_addr_305 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 305" [mnist_AXI_Stream.cpp:136]   --->   Operation 2031 'getelementptr' 'MemBank_B_addr_305' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2032 [2/2] (3.25ns)   --->   "%MemBank_B_load_305 = load i16* %MemBank_B_addr_305, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2032 'load' 'MemBank_B_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 193 <SV = 192> <Delay = 6.50>
ST_193 : Operation 2033 [1/2] (3.25ns)   --->   "%MemBank_B_load_304 = load i16* %MemBank_B_addr_304, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2033 'load' 'MemBank_B_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2034 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_304 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 304" [mnist_AXI_Stream.cpp:136]   --->   Operation 2034 'getelementptr' 'MemBank_Out_addr_304' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2035 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_304, i16* %MemBank_Out_addr_304, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2035 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2036 [1/2] (3.25ns)   --->   "%MemBank_B_load_305 = load i16* %MemBank_B_addr_305, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2036 'load' 'MemBank_B_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2037 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_305 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 305" [mnist_AXI_Stream.cpp:136]   --->   Operation 2037 'getelementptr' 'MemBank_Out_addr_305' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2038 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_305, i16* %MemBank_Out_addr_305, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2038 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2039 [1/1] (0.00ns)   --->   "%MemBank_B_addr_306 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 306" [mnist_AXI_Stream.cpp:136]   --->   Operation 2039 'getelementptr' 'MemBank_B_addr_306' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2040 [2/2] (3.25ns)   --->   "%MemBank_B_load_306 = load i16* %MemBank_B_addr_306, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2040 'load' 'MemBank_B_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2041 [1/1] (0.00ns)   --->   "%MemBank_B_addr_307 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 307" [mnist_AXI_Stream.cpp:136]   --->   Operation 2041 'getelementptr' 'MemBank_B_addr_307' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2042 [2/2] (3.25ns)   --->   "%MemBank_B_load_307 = load i16* %MemBank_B_addr_307, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2042 'load' 'MemBank_B_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 194 <SV = 193> <Delay = 6.50>
ST_194 : Operation 2043 [1/2] (3.25ns)   --->   "%MemBank_B_load_306 = load i16* %MemBank_B_addr_306, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2043 'load' 'MemBank_B_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2044 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_306 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 306" [mnist_AXI_Stream.cpp:136]   --->   Operation 2044 'getelementptr' 'MemBank_Out_addr_306' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2045 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_306, i16* %MemBank_Out_addr_306, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2045 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2046 [1/2] (3.25ns)   --->   "%MemBank_B_load_307 = load i16* %MemBank_B_addr_307, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2046 'load' 'MemBank_B_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2047 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_307 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 307" [mnist_AXI_Stream.cpp:136]   --->   Operation 2047 'getelementptr' 'MemBank_Out_addr_307' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2048 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_307, i16* %MemBank_Out_addr_307, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2049 [1/1] (0.00ns)   --->   "%MemBank_B_addr_308 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 308" [mnist_AXI_Stream.cpp:136]   --->   Operation 2049 'getelementptr' 'MemBank_B_addr_308' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2050 [2/2] (3.25ns)   --->   "%MemBank_B_load_308 = load i16* %MemBank_B_addr_308, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2050 'load' 'MemBank_B_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2051 [1/1] (0.00ns)   --->   "%MemBank_B_addr_309 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 309" [mnist_AXI_Stream.cpp:136]   --->   Operation 2051 'getelementptr' 'MemBank_B_addr_309' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2052 [2/2] (3.25ns)   --->   "%MemBank_B_load_309 = load i16* %MemBank_B_addr_309, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2052 'load' 'MemBank_B_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 195 <SV = 194> <Delay = 6.50>
ST_195 : Operation 2053 [1/2] (3.25ns)   --->   "%MemBank_B_load_308 = load i16* %MemBank_B_addr_308, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2053 'load' 'MemBank_B_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2054 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_308 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 308" [mnist_AXI_Stream.cpp:136]   --->   Operation 2054 'getelementptr' 'MemBank_Out_addr_308' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2055 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_308, i16* %MemBank_Out_addr_308, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2055 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2056 [1/2] (3.25ns)   --->   "%MemBank_B_load_309 = load i16* %MemBank_B_addr_309, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2056 'load' 'MemBank_B_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2057 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_309 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 309" [mnist_AXI_Stream.cpp:136]   --->   Operation 2057 'getelementptr' 'MemBank_Out_addr_309' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2058 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_309, i16* %MemBank_Out_addr_309, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2059 [1/1] (0.00ns)   --->   "%MemBank_B_addr_310 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 310" [mnist_AXI_Stream.cpp:136]   --->   Operation 2059 'getelementptr' 'MemBank_B_addr_310' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2060 [2/2] (3.25ns)   --->   "%MemBank_B_load_310 = load i16* %MemBank_B_addr_310, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2060 'load' 'MemBank_B_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2061 [1/1] (0.00ns)   --->   "%MemBank_B_addr_311 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 311" [mnist_AXI_Stream.cpp:136]   --->   Operation 2061 'getelementptr' 'MemBank_B_addr_311' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2062 [2/2] (3.25ns)   --->   "%MemBank_B_load_311 = load i16* %MemBank_B_addr_311, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2062 'load' 'MemBank_B_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 196 <SV = 195> <Delay = 6.50>
ST_196 : Operation 2063 [1/2] (3.25ns)   --->   "%MemBank_B_load_310 = load i16* %MemBank_B_addr_310, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2063 'load' 'MemBank_B_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2064 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_310 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 310" [mnist_AXI_Stream.cpp:136]   --->   Operation 2064 'getelementptr' 'MemBank_Out_addr_310' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2065 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_310, i16* %MemBank_Out_addr_310, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2065 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2066 [1/2] (3.25ns)   --->   "%MemBank_B_load_311 = load i16* %MemBank_B_addr_311, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2066 'load' 'MemBank_B_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2067 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_311 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 311" [mnist_AXI_Stream.cpp:136]   --->   Operation 2067 'getelementptr' 'MemBank_Out_addr_311' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2068 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_311, i16* %MemBank_Out_addr_311, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2069 [1/1] (0.00ns)   --->   "%MemBank_B_addr_312 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 312" [mnist_AXI_Stream.cpp:136]   --->   Operation 2069 'getelementptr' 'MemBank_B_addr_312' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2070 [2/2] (3.25ns)   --->   "%MemBank_B_load_312 = load i16* %MemBank_B_addr_312, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2070 'load' 'MemBank_B_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2071 [1/1] (0.00ns)   --->   "%MemBank_B_addr_313 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 313" [mnist_AXI_Stream.cpp:136]   --->   Operation 2071 'getelementptr' 'MemBank_B_addr_313' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2072 [2/2] (3.25ns)   --->   "%MemBank_B_load_313 = load i16* %MemBank_B_addr_313, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2072 'load' 'MemBank_B_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 197 <SV = 196> <Delay = 6.50>
ST_197 : Operation 2073 [1/2] (3.25ns)   --->   "%MemBank_B_load_312 = load i16* %MemBank_B_addr_312, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2073 'load' 'MemBank_B_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2074 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_312 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 312" [mnist_AXI_Stream.cpp:136]   --->   Operation 2074 'getelementptr' 'MemBank_Out_addr_312' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2075 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_312, i16* %MemBank_Out_addr_312, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2075 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2076 [1/2] (3.25ns)   --->   "%MemBank_B_load_313 = load i16* %MemBank_B_addr_313, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2076 'load' 'MemBank_B_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2077 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_313 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 313" [mnist_AXI_Stream.cpp:136]   --->   Operation 2077 'getelementptr' 'MemBank_Out_addr_313' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2078 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_313, i16* %MemBank_Out_addr_313, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2078 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2079 [1/1] (0.00ns)   --->   "%MemBank_B_addr_314 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 314" [mnist_AXI_Stream.cpp:136]   --->   Operation 2079 'getelementptr' 'MemBank_B_addr_314' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2080 [2/2] (3.25ns)   --->   "%MemBank_B_load_314 = load i16* %MemBank_B_addr_314, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2080 'load' 'MemBank_B_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2081 [1/1] (0.00ns)   --->   "%MemBank_B_addr_315 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 315" [mnist_AXI_Stream.cpp:136]   --->   Operation 2081 'getelementptr' 'MemBank_B_addr_315' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2082 [2/2] (3.25ns)   --->   "%MemBank_B_load_315 = load i16* %MemBank_B_addr_315, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2082 'load' 'MemBank_B_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 198 <SV = 197> <Delay = 6.50>
ST_198 : Operation 2083 [1/2] (3.25ns)   --->   "%MemBank_B_load_314 = load i16* %MemBank_B_addr_314, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2083 'load' 'MemBank_B_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2084 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_314 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 314" [mnist_AXI_Stream.cpp:136]   --->   Operation 2084 'getelementptr' 'MemBank_Out_addr_314' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2085 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_314, i16* %MemBank_Out_addr_314, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2085 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2086 [1/2] (3.25ns)   --->   "%MemBank_B_load_315 = load i16* %MemBank_B_addr_315, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2086 'load' 'MemBank_B_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2087 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_315 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 315" [mnist_AXI_Stream.cpp:136]   --->   Operation 2087 'getelementptr' 'MemBank_Out_addr_315' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2088 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_315, i16* %MemBank_Out_addr_315, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2089 [1/1] (0.00ns)   --->   "%MemBank_B_addr_316 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 316" [mnist_AXI_Stream.cpp:136]   --->   Operation 2089 'getelementptr' 'MemBank_B_addr_316' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2090 [2/2] (3.25ns)   --->   "%MemBank_B_load_316 = load i16* %MemBank_B_addr_316, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2090 'load' 'MemBank_B_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2091 [1/1] (0.00ns)   --->   "%MemBank_B_addr_317 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 317" [mnist_AXI_Stream.cpp:136]   --->   Operation 2091 'getelementptr' 'MemBank_B_addr_317' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2092 [2/2] (3.25ns)   --->   "%MemBank_B_load_317 = load i16* %MemBank_B_addr_317, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2092 'load' 'MemBank_B_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 199 <SV = 198> <Delay = 6.50>
ST_199 : Operation 2093 [1/2] (3.25ns)   --->   "%MemBank_B_load_316 = load i16* %MemBank_B_addr_316, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2093 'load' 'MemBank_B_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2094 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_316 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 316" [mnist_AXI_Stream.cpp:136]   --->   Operation 2094 'getelementptr' 'MemBank_Out_addr_316' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2095 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_316, i16* %MemBank_Out_addr_316, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2095 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2096 [1/2] (3.25ns)   --->   "%MemBank_B_load_317 = load i16* %MemBank_B_addr_317, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2096 'load' 'MemBank_B_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2097 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_317 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 317" [mnist_AXI_Stream.cpp:136]   --->   Operation 2097 'getelementptr' 'MemBank_Out_addr_317' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2098 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_317, i16* %MemBank_Out_addr_317, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2099 [1/1] (0.00ns)   --->   "%MemBank_B_addr_318 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 318" [mnist_AXI_Stream.cpp:136]   --->   Operation 2099 'getelementptr' 'MemBank_B_addr_318' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2100 [2/2] (3.25ns)   --->   "%MemBank_B_load_318 = load i16* %MemBank_B_addr_318, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2100 'load' 'MemBank_B_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2101 [1/1] (0.00ns)   --->   "%MemBank_B_addr_319 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 319" [mnist_AXI_Stream.cpp:136]   --->   Operation 2101 'getelementptr' 'MemBank_B_addr_319' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2102 [2/2] (3.25ns)   --->   "%MemBank_B_load_319 = load i16* %MemBank_B_addr_319, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2102 'load' 'MemBank_B_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 200 <SV = 199> <Delay = 6.50>
ST_200 : Operation 2103 [1/2] (3.25ns)   --->   "%MemBank_B_load_318 = load i16* %MemBank_B_addr_318, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2103 'load' 'MemBank_B_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2104 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_318 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 318" [mnist_AXI_Stream.cpp:136]   --->   Operation 2104 'getelementptr' 'MemBank_Out_addr_318' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2105 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_318, i16* %MemBank_Out_addr_318, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2106 [1/2] (3.25ns)   --->   "%MemBank_B_load_319 = load i16* %MemBank_B_addr_319, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2106 'load' 'MemBank_B_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2107 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_319 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 319" [mnist_AXI_Stream.cpp:136]   --->   Operation 2107 'getelementptr' 'MemBank_Out_addr_319' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2108 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_319, i16* %MemBank_Out_addr_319, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2109 [1/1] (0.00ns)   --->   "%MemBank_B_addr_320 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 320" [mnist_AXI_Stream.cpp:136]   --->   Operation 2109 'getelementptr' 'MemBank_B_addr_320' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2110 [2/2] (3.25ns)   --->   "%MemBank_B_load_320 = load i16* %MemBank_B_addr_320, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2110 'load' 'MemBank_B_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2111 [1/1] (0.00ns)   --->   "%MemBank_B_addr_321 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 321" [mnist_AXI_Stream.cpp:136]   --->   Operation 2111 'getelementptr' 'MemBank_B_addr_321' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2112 [2/2] (3.25ns)   --->   "%MemBank_B_load_321 = load i16* %MemBank_B_addr_321, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2112 'load' 'MemBank_B_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 201 <SV = 200> <Delay = 6.50>
ST_201 : Operation 2113 [1/2] (3.25ns)   --->   "%MemBank_B_load_320 = load i16* %MemBank_B_addr_320, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2113 'load' 'MemBank_B_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2114 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_320 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 320" [mnist_AXI_Stream.cpp:136]   --->   Operation 2114 'getelementptr' 'MemBank_Out_addr_320' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2115 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_320, i16* %MemBank_Out_addr_320, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2116 [1/2] (3.25ns)   --->   "%MemBank_B_load_321 = load i16* %MemBank_B_addr_321, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2116 'load' 'MemBank_B_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2117 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_321 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 321" [mnist_AXI_Stream.cpp:136]   --->   Operation 2117 'getelementptr' 'MemBank_Out_addr_321' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2118 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_321, i16* %MemBank_Out_addr_321, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2119 [1/1] (0.00ns)   --->   "%MemBank_B_addr_322 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 322" [mnist_AXI_Stream.cpp:136]   --->   Operation 2119 'getelementptr' 'MemBank_B_addr_322' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2120 [2/2] (3.25ns)   --->   "%MemBank_B_load_322 = load i16* %MemBank_B_addr_322, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2120 'load' 'MemBank_B_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2121 [1/1] (0.00ns)   --->   "%MemBank_B_addr_323 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 323" [mnist_AXI_Stream.cpp:136]   --->   Operation 2121 'getelementptr' 'MemBank_B_addr_323' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2122 [2/2] (3.25ns)   --->   "%MemBank_B_load_323 = load i16* %MemBank_B_addr_323, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2122 'load' 'MemBank_B_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 202 <SV = 201> <Delay = 6.50>
ST_202 : Operation 2123 [1/2] (3.25ns)   --->   "%MemBank_B_load_322 = load i16* %MemBank_B_addr_322, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2123 'load' 'MemBank_B_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2124 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_322 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 322" [mnist_AXI_Stream.cpp:136]   --->   Operation 2124 'getelementptr' 'MemBank_Out_addr_322' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2125 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_322, i16* %MemBank_Out_addr_322, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2126 [1/2] (3.25ns)   --->   "%MemBank_B_load_323 = load i16* %MemBank_B_addr_323, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2126 'load' 'MemBank_B_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2127 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_323 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 323" [mnist_AXI_Stream.cpp:136]   --->   Operation 2127 'getelementptr' 'MemBank_Out_addr_323' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2128 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_323, i16* %MemBank_Out_addr_323, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2129 [1/1] (0.00ns)   --->   "%MemBank_B_addr_324 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 324" [mnist_AXI_Stream.cpp:136]   --->   Operation 2129 'getelementptr' 'MemBank_B_addr_324' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2130 [2/2] (3.25ns)   --->   "%MemBank_B_load_324 = load i16* %MemBank_B_addr_324, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2130 'load' 'MemBank_B_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2131 [1/1] (0.00ns)   --->   "%MemBank_B_addr_325 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 325" [mnist_AXI_Stream.cpp:136]   --->   Operation 2131 'getelementptr' 'MemBank_B_addr_325' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2132 [2/2] (3.25ns)   --->   "%MemBank_B_load_325 = load i16* %MemBank_B_addr_325, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2132 'load' 'MemBank_B_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 203 <SV = 202> <Delay = 6.50>
ST_203 : Operation 2133 [1/2] (3.25ns)   --->   "%MemBank_B_load_324 = load i16* %MemBank_B_addr_324, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2133 'load' 'MemBank_B_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2134 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_324 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 324" [mnist_AXI_Stream.cpp:136]   --->   Operation 2134 'getelementptr' 'MemBank_Out_addr_324' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2135 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_324, i16* %MemBank_Out_addr_324, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2136 [1/2] (3.25ns)   --->   "%MemBank_B_load_325 = load i16* %MemBank_B_addr_325, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2136 'load' 'MemBank_B_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2137 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_325 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 325" [mnist_AXI_Stream.cpp:136]   --->   Operation 2137 'getelementptr' 'MemBank_Out_addr_325' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2138 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_325, i16* %MemBank_Out_addr_325, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2139 [1/1] (0.00ns)   --->   "%MemBank_B_addr_326 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 326" [mnist_AXI_Stream.cpp:136]   --->   Operation 2139 'getelementptr' 'MemBank_B_addr_326' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2140 [2/2] (3.25ns)   --->   "%MemBank_B_load_326 = load i16* %MemBank_B_addr_326, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2140 'load' 'MemBank_B_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2141 [1/1] (0.00ns)   --->   "%MemBank_B_addr_327 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 327" [mnist_AXI_Stream.cpp:136]   --->   Operation 2141 'getelementptr' 'MemBank_B_addr_327' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2142 [2/2] (3.25ns)   --->   "%MemBank_B_load_327 = load i16* %MemBank_B_addr_327, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2142 'load' 'MemBank_B_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 204 <SV = 203> <Delay = 6.50>
ST_204 : Operation 2143 [1/2] (3.25ns)   --->   "%MemBank_B_load_326 = load i16* %MemBank_B_addr_326, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2143 'load' 'MemBank_B_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2144 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_326 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 326" [mnist_AXI_Stream.cpp:136]   --->   Operation 2144 'getelementptr' 'MemBank_Out_addr_326' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2145 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_326, i16* %MemBank_Out_addr_326, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2146 [1/2] (3.25ns)   --->   "%MemBank_B_load_327 = load i16* %MemBank_B_addr_327, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2146 'load' 'MemBank_B_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2147 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_327 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 327" [mnist_AXI_Stream.cpp:136]   --->   Operation 2147 'getelementptr' 'MemBank_Out_addr_327' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2148 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_327, i16* %MemBank_Out_addr_327, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2149 [1/1] (0.00ns)   --->   "%MemBank_B_addr_328 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 328" [mnist_AXI_Stream.cpp:136]   --->   Operation 2149 'getelementptr' 'MemBank_B_addr_328' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2150 [2/2] (3.25ns)   --->   "%MemBank_B_load_328 = load i16* %MemBank_B_addr_328, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2150 'load' 'MemBank_B_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2151 [1/1] (0.00ns)   --->   "%MemBank_B_addr_329 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 329" [mnist_AXI_Stream.cpp:136]   --->   Operation 2151 'getelementptr' 'MemBank_B_addr_329' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2152 [2/2] (3.25ns)   --->   "%MemBank_B_load_329 = load i16* %MemBank_B_addr_329, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2152 'load' 'MemBank_B_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 205 <SV = 204> <Delay = 6.50>
ST_205 : Operation 2153 [1/2] (3.25ns)   --->   "%MemBank_B_load_328 = load i16* %MemBank_B_addr_328, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2153 'load' 'MemBank_B_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2154 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_328 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 328" [mnist_AXI_Stream.cpp:136]   --->   Operation 2154 'getelementptr' 'MemBank_Out_addr_328' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2155 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_328, i16* %MemBank_Out_addr_328, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2156 [1/2] (3.25ns)   --->   "%MemBank_B_load_329 = load i16* %MemBank_B_addr_329, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2156 'load' 'MemBank_B_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2157 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_329 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 329" [mnist_AXI_Stream.cpp:136]   --->   Operation 2157 'getelementptr' 'MemBank_Out_addr_329' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2158 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_329, i16* %MemBank_Out_addr_329, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2159 [1/1] (0.00ns)   --->   "%MemBank_B_addr_330 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 330" [mnist_AXI_Stream.cpp:136]   --->   Operation 2159 'getelementptr' 'MemBank_B_addr_330' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2160 [2/2] (3.25ns)   --->   "%MemBank_B_load_330 = load i16* %MemBank_B_addr_330, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2160 'load' 'MemBank_B_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2161 [1/1] (0.00ns)   --->   "%MemBank_B_addr_331 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 331" [mnist_AXI_Stream.cpp:136]   --->   Operation 2161 'getelementptr' 'MemBank_B_addr_331' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2162 [2/2] (3.25ns)   --->   "%MemBank_B_load_331 = load i16* %MemBank_B_addr_331, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2162 'load' 'MemBank_B_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 206 <SV = 205> <Delay = 6.50>
ST_206 : Operation 2163 [1/2] (3.25ns)   --->   "%MemBank_B_load_330 = load i16* %MemBank_B_addr_330, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2163 'load' 'MemBank_B_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2164 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_330 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 330" [mnist_AXI_Stream.cpp:136]   --->   Operation 2164 'getelementptr' 'MemBank_Out_addr_330' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2165 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_330, i16* %MemBank_Out_addr_330, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2166 [1/2] (3.25ns)   --->   "%MemBank_B_load_331 = load i16* %MemBank_B_addr_331, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2166 'load' 'MemBank_B_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2167 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_331 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 331" [mnist_AXI_Stream.cpp:136]   --->   Operation 2167 'getelementptr' 'MemBank_Out_addr_331' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2168 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_331, i16* %MemBank_Out_addr_331, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2169 [1/1] (0.00ns)   --->   "%MemBank_B_addr_332 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 332" [mnist_AXI_Stream.cpp:136]   --->   Operation 2169 'getelementptr' 'MemBank_B_addr_332' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2170 [2/2] (3.25ns)   --->   "%MemBank_B_load_332 = load i16* %MemBank_B_addr_332, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2170 'load' 'MemBank_B_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2171 [1/1] (0.00ns)   --->   "%MemBank_B_addr_333 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 333" [mnist_AXI_Stream.cpp:136]   --->   Operation 2171 'getelementptr' 'MemBank_B_addr_333' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2172 [2/2] (3.25ns)   --->   "%MemBank_B_load_333 = load i16* %MemBank_B_addr_333, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2172 'load' 'MemBank_B_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 207 <SV = 206> <Delay = 6.50>
ST_207 : Operation 2173 [1/2] (3.25ns)   --->   "%MemBank_B_load_332 = load i16* %MemBank_B_addr_332, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2173 'load' 'MemBank_B_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2174 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_332 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 332" [mnist_AXI_Stream.cpp:136]   --->   Operation 2174 'getelementptr' 'MemBank_Out_addr_332' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2175 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_332, i16* %MemBank_Out_addr_332, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2175 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2176 [1/2] (3.25ns)   --->   "%MemBank_B_load_333 = load i16* %MemBank_B_addr_333, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2176 'load' 'MemBank_B_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2177 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_333 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 333" [mnist_AXI_Stream.cpp:136]   --->   Operation 2177 'getelementptr' 'MemBank_Out_addr_333' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2178 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_333, i16* %MemBank_Out_addr_333, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2179 [1/1] (0.00ns)   --->   "%MemBank_B_addr_334 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 334" [mnist_AXI_Stream.cpp:136]   --->   Operation 2179 'getelementptr' 'MemBank_B_addr_334' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2180 [2/2] (3.25ns)   --->   "%MemBank_B_load_334 = load i16* %MemBank_B_addr_334, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2180 'load' 'MemBank_B_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2181 [1/1] (0.00ns)   --->   "%MemBank_B_addr_335 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 335" [mnist_AXI_Stream.cpp:136]   --->   Operation 2181 'getelementptr' 'MemBank_B_addr_335' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2182 [2/2] (3.25ns)   --->   "%MemBank_B_load_335 = load i16* %MemBank_B_addr_335, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2182 'load' 'MemBank_B_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 208 <SV = 207> <Delay = 6.50>
ST_208 : Operation 2183 [1/2] (3.25ns)   --->   "%MemBank_B_load_334 = load i16* %MemBank_B_addr_334, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2183 'load' 'MemBank_B_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2184 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_334 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 334" [mnist_AXI_Stream.cpp:136]   --->   Operation 2184 'getelementptr' 'MemBank_Out_addr_334' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2185 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_334, i16* %MemBank_Out_addr_334, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2186 [1/2] (3.25ns)   --->   "%MemBank_B_load_335 = load i16* %MemBank_B_addr_335, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2186 'load' 'MemBank_B_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2187 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_335 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 335" [mnist_AXI_Stream.cpp:136]   --->   Operation 2187 'getelementptr' 'MemBank_Out_addr_335' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2188 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_335, i16* %MemBank_Out_addr_335, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2189 [1/1] (0.00ns)   --->   "%MemBank_B_addr_336 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 336" [mnist_AXI_Stream.cpp:136]   --->   Operation 2189 'getelementptr' 'MemBank_B_addr_336' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2190 [2/2] (3.25ns)   --->   "%MemBank_B_load_336 = load i16* %MemBank_B_addr_336, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2190 'load' 'MemBank_B_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2191 [1/1] (0.00ns)   --->   "%MemBank_B_addr_337 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 337" [mnist_AXI_Stream.cpp:136]   --->   Operation 2191 'getelementptr' 'MemBank_B_addr_337' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2192 [2/2] (3.25ns)   --->   "%MemBank_B_load_337 = load i16* %MemBank_B_addr_337, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2192 'load' 'MemBank_B_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 209 <SV = 208> <Delay = 6.50>
ST_209 : Operation 2193 [1/2] (3.25ns)   --->   "%MemBank_B_load_336 = load i16* %MemBank_B_addr_336, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2193 'load' 'MemBank_B_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2194 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_336 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 336" [mnist_AXI_Stream.cpp:136]   --->   Operation 2194 'getelementptr' 'MemBank_Out_addr_336' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2195 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_336, i16* %MemBank_Out_addr_336, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2196 [1/2] (3.25ns)   --->   "%MemBank_B_load_337 = load i16* %MemBank_B_addr_337, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2196 'load' 'MemBank_B_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2197 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_337 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 337" [mnist_AXI_Stream.cpp:136]   --->   Operation 2197 'getelementptr' 'MemBank_Out_addr_337' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2198 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_337, i16* %MemBank_Out_addr_337, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2199 [1/1] (0.00ns)   --->   "%MemBank_B_addr_338 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 338" [mnist_AXI_Stream.cpp:136]   --->   Operation 2199 'getelementptr' 'MemBank_B_addr_338' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2200 [2/2] (3.25ns)   --->   "%MemBank_B_load_338 = load i16* %MemBank_B_addr_338, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2200 'load' 'MemBank_B_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2201 [1/1] (0.00ns)   --->   "%MemBank_B_addr_339 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 339" [mnist_AXI_Stream.cpp:136]   --->   Operation 2201 'getelementptr' 'MemBank_B_addr_339' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2202 [2/2] (3.25ns)   --->   "%MemBank_B_load_339 = load i16* %MemBank_B_addr_339, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2202 'load' 'MemBank_B_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 210 <SV = 209> <Delay = 6.50>
ST_210 : Operation 2203 [1/2] (3.25ns)   --->   "%MemBank_B_load_338 = load i16* %MemBank_B_addr_338, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2203 'load' 'MemBank_B_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2204 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_338 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 338" [mnist_AXI_Stream.cpp:136]   --->   Operation 2204 'getelementptr' 'MemBank_Out_addr_338' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2205 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_338, i16* %MemBank_Out_addr_338, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2206 [1/2] (3.25ns)   --->   "%MemBank_B_load_339 = load i16* %MemBank_B_addr_339, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2206 'load' 'MemBank_B_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2207 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_339 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 339" [mnist_AXI_Stream.cpp:136]   --->   Operation 2207 'getelementptr' 'MemBank_Out_addr_339' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2208 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_339, i16* %MemBank_Out_addr_339, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2209 [1/1] (0.00ns)   --->   "%MemBank_B_addr_340 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 340" [mnist_AXI_Stream.cpp:136]   --->   Operation 2209 'getelementptr' 'MemBank_B_addr_340' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2210 [2/2] (3.25ns)   --->   "%MemBank_B_load_340 = load i16* %MemBank_B_addr_340, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2210 'load' 'MemBank_B_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2211 [1/1] (0.00ns)   --->   "%MemBank_B_addr_341 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 341" [mnist_AXI_Stream.cpp:136]   --->   Operation 2211 'getelementptr' 'MemBank_B_addr_341' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2212 [2/2] (3.25ns)   --->   "%MemBank_B_load_341 = load i16* %MemBank_B_addr_341, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2212 'load' 'MemBank_B_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 211 <SV = 210> <Delay = 6.50>
ST_211 : Operation 2213 [1/2] (3.25ns)   --->   "%MemBank_B_load_340 = load i16* %MemBank_B_addr_340, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2213 'load' 'MemBank_B_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2214 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_340 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 340" [mnist_AXI_Stream.cpp:136]   --->   Operation 2214 'getelementptr' 'MemBank_Out_addr_340' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2215 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_340, i16* %MemBank_Out_addr_340, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2216 [1/2] (3.25ns)   --->   "%MemBank_B_load_341 = load i16* %MemBank_B_addr_341, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2216 'load' 'MemBank_B_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2217 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_341 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 341" [mnist_AXI_Stream.cpp:136]   --->   Operation 2217 'getelementptr' 'MemBank_Out_addr_341' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2218 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_341, i16* %MemBank_Out_addr_341, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2219 [1/1] (0.00ns)   --->   "%MemBank_B_addr_342 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 342" [mnist_AXI_Stream.cpp:136]   --->   Operation 2219 'getelementptr' 'MemBank_B_addr_342' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2220 [2/2] (3.25ns)   --->   "%MemBank_B_load_342 = load i16* %MemBank_B_addr_342, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2220 'load' 'MemBank_B_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2221 [1/1] (0.00ns)   --->   "%MemBank_B_addr_343 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 343" [mnist_AXI_Stream.cpp:136]   --->   Operation 2221 'getelementptr' 'MemBank_B_addr_343' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2222 [2/2] (3.25ns)   --->   "%MemBank_B_load_343 = load i16* %MemBank_B_addr_343, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2222 'load' 'MemBank_B_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 212 <SV = 211> <Delay = 6.50>
ST_212 : Operation 2223 [1/2] (3.25ns)   --->   "%MemBank_B_load_342 = load i16* %MemBank_B_addr_342, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2223 'load' 'MemBank_B_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2224 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_342 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 342" [mnist_AXI_Stream.cpp:136]   --->   Operation 2224 'getelementptr' 'MemBank_Out_addr_342' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2225 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_342, i16* %MemBank_Out_addr_342, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2226 [1/2] (3.25ns)   --->   "%MemBank_B_load_343 = load i16* %MemBank_B_addr_343, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2226 'load' 'MemBank_B_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2227 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_343 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 343" [mnist_AXI_Stream.cpp:136]   --->   Operation 2227 'getelementptr' 'MemBank_Out_addr_343' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2228 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_343, i16* %MemBank_Out_addr_343, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2229 [1/1] (0.00ns)   --->   "%MemBank_B_addr_344 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 344" [mnist_AXI_Stream.cpp:136]   --->   Operation 2229 'getelementptr' 'MemBank_B_addr_344' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2230 [2/2] (3.25ns)   --->   "%MemBank_B_load_344 = load i16* %MemBank_B_addr_344, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2230 'load' 'MemBank_B_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2231 [1/1] (0.00ns)   --->   "%MemBank_B_addr_345 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 345" [mnist_AXI_Stream.cpp:136]   --->   Operation 2231 'getelementptr' 'MemBank_B_addr_345' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2232 [2/2] (3.25ns)   --->   "%MemBank_B_load_345 = load i16* %MemBank_B_addr_345, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2232 'load' 'MemBank_B_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 213 <SV = 212> <Delay = 6.50>
ST_213 : Operation 2233 [1/2] (3.25ns)   --->   "%MemBank_B_load_344 = load i16* %MemBank_B_addr_344, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2233 'load' 'MemBank_B_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2234 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_344 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 344" [mnist_AXI_Stream.cpp:136]   --->   Operation 2234 'getelementptr' 'MemBank_Out_addr_344' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2235 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_344, i16* %MemBank_Out_addr_344, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2236 [1/2] (3.25ns)   --->   "%MemBank_B_load_345 = load i16* %MemBank_B_addr_345, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2236 'load' 'MemBank_B_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2237 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_345 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 345" [mnist_AXI_Stream.cpp:136]   --->   Operation 2237 'getelementptr' 'MemBank_Out_addr_345' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2238 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_345, i16* %MemBank_Out_addr_345, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2239 [1/1] (0.00ns)   --->   "%MemBank_B_addr_346 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 346" [mnist_AXI_Stream.cpp:136]   --->   Operation 2239 'getelementptr' 'MemBank_B_addr_346' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2240 [2/2] (3.25ns)   --->   "%MemBank_B_load_346 = load i16* %MemBank_B_addr_346, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2240 'load' 'MemBank_B_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2241 [1/1] (0.00ns)   --->   "%MemBank_B_addr_347 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 347" [mnist_AXI_Stream.cpp:136]   --->   Operation 2241 'getelementptr' 'MemBank_B_addr_347' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2242 [2/2] (3.25ns)   --->   "%MemBank_B_load_347 = load i16* %MemBank_B_addr_347, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2242 'load' 'MemBank_B_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 214 <SV = 213> <Delay = 6.50>
ST_214 : Operation 2243 [1/2] (3.25ns)   --->   "%MemBank_B_load_346 = load i16* %MemBank_B_addr_346, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2243 'load' 'MemBank_B_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2244 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_346 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 346" [mnist_AXI_Stream.cpp:136]   --->   Operation 2244 'getelementptr' 'MemBank_Out_addr_346' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2245 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_346, i16* %MemBank_Out_addr_346, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2246 [1/2] (3.25ns)   --->   "%MemBank_B_load_347 = load i16* %MemBank_B_addr_347, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2246 'load' 'MemBank_B_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2247 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_347 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 347" [mnist_AXI_Stream.cpp:136]   --->   Operation 2247 'getelementptr' 'MemBank_Out_addr_347' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2248 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_347, i16* %MemBank_Out_addr_347, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2249 [1/1] (0.00ns)   --->   "%MemBank_B_addr_348 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 348" [mnist_AXI_Stream.cpp:136]   --->   Operation 2249 'getelementptr' 'MemBank_B_addr_348' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2250 [2/2] (3.25ns)   --->   "%MemBank_B_load_348 = load i16* %MemBank_B_addr_348, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2250 'load' 'MemBank_B_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2251 [1/1] (0.00ns)   --->   "%MemBank_B_addr_349 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 349" [mnist_AXI_Stream.cpp:136]   --->   Operation 2251 'getelementptr' 'MemBank_B_addr_349' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2252 [2/2] (3.25ns)   --->   "%MemBank_B_load_349 = load i16* %MemBank_B_addr_349, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2252 'load' 'MemBank_B_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 215 <SV = 214> <Delay = 6.50>
ST_215 : Operation 2253 [1/2] (3.25ns)   --->   "%MemBank_B_load_348 = load i16* %MemBank_B_addr_348, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2253 'load' 'MemBank_B_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2254 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_348 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 348" [mnist_AXI_Stream.cpp:136]   --->   Operation 2254 'getelementptr' 'MemBank_Out_addr_348' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2255 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_348, i16* %MemBank_Out_addr_348, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2255 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2256 [1/2] (3.25ns)   --->   "%MemBank_B_load_349 = load i16* %MemBank_B_addr_349, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2256 'load' 'MemBank_B_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2257 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_349 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 349" [mnist_AXI_Stream.cpp:136]   --->   Operation 2257 'getelementptr' 'MemBank_Out_addr_349' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2258 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_349, i16* %MemBank_Out_addr_349, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2259 [1/1] (0.00ns)   --->   "%MemBank_B_addr_350 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 350" [mnist_AXI_Stream.cpp:136]   --->   Operation 2259 'getelementptr' 'MemBank_B_addr_350' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2260 [2/2] (3.25ns)   --->   "%MemBank_B_load_350 = load i16* %MemBank_B_addr_350, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2260 'load' 'MemBank_B_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2261 [1/1] (0.00ns)   --->   "%MemBank_B_addr_351 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 351" [mnist_AXI_Stream.cpp:136]   --->   Operation 2261 'getelementptr' 'MemBank_B_addr_351' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2262 [2/2] (3.25ns)   --->   "%MemBank_B_load_351 = load i16* %MemBank_B_addr_351, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2262 'load' 'MemBank_B_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 216 <SV = 215> <Delay = 6.50>
ST_216 : Operation 2263 [1/2] (3.25ns)   --->   "%MemBank_B_load_350 = load i16* %MemBank_B_addr_350, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2263 'load' 'MemBank_B_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2264 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_350 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 350" [mnist_AXI_Stream.cpp:136]   --->   Operation 2264 'getelementptr' 'MemBank_Out_addr_350' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2265 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_350, i16* %MemBank_Out_addr_350, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2266 [1/2] (3.25ns)   --->   "%MemBank_B_load_351 = load i16* %MemBank_B_addr_351, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2266 'load' 'MemBank_B_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2267 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_351 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 351" [mnist_AXI_Stream.cpp:136]   --->   Operation 2267 'getelementptr' 'MemBank_Out_addr_351' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2268 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_351, i16* %MemBank_Out_addr_351, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2269 [1/1] (0.00ns)   --->   "%MemBank_B_addr_352 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 352" [mnist_AXI_Stream.cpp:136]   --->   Operation 2269 'getelementptr' 'MemBank_B_addr_352' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2270 [2/2] (3.25ns)   --->   "%MemBank_B_load_352 = load i16* %MemBank_B_addr_352, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2270 'load' 'MemBank_B_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2271 [1/1] (0.00ns)   --->   "%MemBank_B_addr_353 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 353" [mnist_AXI_Stream.cpp:136]   --->   Operation 2271 'getelementptr' 'MemBank_B_addr_353' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2272 [2/2] (3.25ns)   --->   "%MemBank_B_load_353 = load i16* %MemBank_B_addr_353, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2272 'load' 'MemBank_B_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 217 <SV = 216> <Delay = 6.50>
ST_217 : Operation 2273 [1/2] (3.25ns)   --->   "%MemBank_B_load_352 = load i16* %MemBank_B_addr_352, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2273 'load' 'MemBank_B_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2274 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_352 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 352" [mnist_AXI_Stream.cpp:136]   --->   Operation 2274 'getelementptr' 'MemBank_Out_addr_352' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2275 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_352, i16* %MemBank_Out_addr_352, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2275 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2276 [1/2] (3.25ns)   --->   "%MemBank_B_load_353 = load i16* %MemBank_B_addr_353, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2276 'load' 'MemBank_B_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2277 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_353 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 353" [mnist_AXI_Stream.cpp:136]   --->   Operation 2277 'getelementptr' 'MemBank_Out_addr_353' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2278 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_353, i16* %MemBank_Out_addr_353, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2279 [1/1] (0.00ns)   --->   "%MemBank_B_addr_354 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 354" [mnist_AXI_Stream.cpp:136]   --->   Operation 2279 'getelementptr' 'MemBank_B_addr_354' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2280 [2/2] (3.25ns)   --->   "%MemBank_B_load_354 = load i16* %MemBank_B_addr_354, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2280 'load' 'MemBank_B_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2281 [1/1] (0.00ns)   --->   "%MemBank_B_addr_355 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 355" [mnist_AXI_Stream.cpp:136]   --->   Operation 2281 'getelementptr' 'MemBank_B_addr_355' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2282 [2/2] (3.25ns)   --->   "%MemBank_B_load_355 = load i16* %MemBank_B_addr_355, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2282 'load' 'MemBank_B_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 218 <SV = 217> <Delay = 6.50>
ST_218 : Operation 2283 [1/2] (3.25ns)   --->   "%MemBank_B_load_354 = load i16* %MemBank_B_addr_354, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2283 'load' 'MemBank_B_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2284 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_354 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 354" [mnist_AXI_Stream.cpp:136]   --->   Operation 2284 'getelementptr' 'MemBank_Out_addr_354' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2285 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_354, i16* %MemBank_Out_addr_354, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2286 [1/2] (3.25ns)   --->   "%MemBank_B_load_355 = load i16* %MemBank_B_addr_355, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2286 'load' 'MemBank_B_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2287 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_355 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 355" [mnist_AXI_Stream.cpp:136]   --->   Operation 2287 'getelementptr' 'MemBank_Out_addr_355' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2288 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_355, i16* %MemBank_Out_addr_355, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2289 [1/1] (0.00ns)   --->   "%MemBank_B_addr_356 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 356" [mnist_AXI_Stream.cpp:136]   --->   Operation 2289 'getelementptr' 'MemBank_B_addr_356' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2290 [2/2] (3.25ns)   --->   "%MemBank_B_load_356 = load i16* %MemBank_B_addr_356, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2290 'load' 'MemBank_B_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2291 [1/1] (0.00ns)   --->   "%MemBank_B_addr_357 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 357" [mnist_AXI_Stream.cpp:136]   --->   Operation 2291 'getelementptr' 'MemBank_B_addr_357' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2292 [2/2] (3.25ns)   --->   "%MemBank_B_load_357 = load i16* %MemBank_B_addr_357, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2292 'load' 'MemBank_B_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 219 <SV = 218> <Delay = 6.50>
ST_219 : Operation 2293 [1/2] (3.25ns)   --->   "%MemBank_B_load_356 = load i16* %MemBank_B_addr_356, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2293 'load' 'MemBank_B_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2294 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_356 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 356" [mnist_AXI_Stream.cpp:136]   --->   Operation 2294 'getelementptr' 'MemBank_Out_addr_356' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2295 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_356, i16* %MemBank_Out_addr_356, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2295 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2296 [1/2] (3.25ns)   --->   "%MemBank_B_load_357 = load i16* %MemBank_B_addr_357, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2296 'load' 'MemBank_B_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2297 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_357 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 357" [mnist_AXI_Stream.cpp:136]   --->   Operation 2297 'getelementptr' 'MemBank_Out_addr_357' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2298 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_357, i16* %MemBank_Out_addr_357, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2299 [1/1] (0.00ns)   --->   "%MemBank_B_addr_358 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 358" [mnist_AXI_Stream.cpp:136]   --->   Operation 2299 'getelementptr' 'MemBank_B_addr_358' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2300 [2/2] (3.25ns)   --->   "%MemBank_B_load_358 = load i16* %MemBank_B_addr_358, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2300 'load' 'MemBank_B_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2301 [1/1] (0.00ns)   --->   "%MemBank_B_addr_359 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 359" [mnist_AXI_Stream.cpp:136]   --->   Operation 2301 'getelementptr' 'MemBank_B_addr_359' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2302 [2/2] (3.25ns)   --->   "%MemBank_B_load_359 = load i16* %MemBank_B_addr_359, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2302 'load' 'MemBank_B_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 220 <SV = 219> <Delay = 6.50>
ST_220 : Operation 2303 [1/2] (3.25ns)   --->   "%MemBank_B_load_358 = load i16* %MemBank_B_addr_358, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2303 'load' 'MemBank_B_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2304 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_358 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 358" [mnist_AXI_Stream.cpp:136]   --->   Operation 2304 'getelementptr' 'MemBank_Out_addr_358' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2305 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_358, i16* %MemBank_Out_addr_358, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2305 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2306 [1/2] (3.25ns)   --->   "%MemBank_B_load_359 = load i16* %MemBank_B_addr_359, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2306 'load' 'MemBank_B_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2307 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_359 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 359" [mnist_AXI_Stream.cpp:136]   --->   Operation 2307 'getelementptr' 'MemBank_Out_addr_359' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2308 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_359, i16* %MemBank_Out_addr_359, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2308 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2309 [1/1] (0.00ns)   --->   "%MemBank_B_addr_360 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 360" [mnist_AXI_Stream.cpp:136]   --->   Operation 2309 'getelementptr' 'MemBank_B_addr_360' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2310 [2/2] (3.25ns)   --->   "%MemBank_B_load_360 = load i16* %MemBank_B_addr_360, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2310 'load' 'MemBank_B_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2311 [1/1] (0.00ns)   --->   "%MemBank_B_addr_361 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 361" [mnist_AXI_Stream.cpp:136]   --->   Operation 2311 'getelementptr' 'MemBank_B_addr_361' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2312 [2/2] (3.25ns)   --->   "%MemBank_B_load_361 = load i16* %MemBank_B_addr_361, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2312 'load' 'MemBank_B_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 221 <SV = 220> <Delay = 6.50>
ST_221 : Operation 2313 [1/2] (3.25ns)   --->   "%MemBank_B_load_360 = load i16* %MemBank_B_addr_360, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2313 'load' 'MemBank_B_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2314 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_360 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 360" [mnist_AXI_Stream.cpp:136]   --->   Operation 2314 'getelementptr' 'MemBank_Out_addr_360' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2315 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_360, i16* %MemBank_Out_addr_360, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2316 [1/2] (3.25ns)   --->   "%MemBank_B_load_361 = load i16* %MemBank_B_addr_361, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2316 'load' 'MemBank_B_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2317 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_361 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 361" [mnist_AXI_Stream.cpp:136]   --->   Operation 2317 'getelementptr' 'MemBank_Out_addr_361' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2318 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_361, i16* %MemBank_Out_addr_361, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2319 [1/1] (0.00ns)   --->   "%MemBank_B_addr_362 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 362" [mnist_AXI_Stream.cpp:136]   --->   Operation 2319 'getelementptr' 'MemBank_B_addr_362' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2320 [2/2] (3.25ns)   --->   "%MemBank_B_load_362 = load i16* %MemBank_B_addr_362, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2320 'load' 'MemBank_B_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2321 [1/1] (0.00ns)   --->   "%MemBank_B_addr_363 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 363" [mnist_AXI_Stream.cpp:136]   --->   Operation 2321 'getelementptr' 'MemBank_B_addr_363' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2322 [2/2] (3.25ns)   --->   "%MemBank_B_load_363 = load i16* %MemBank_B_addr_363, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2322 'load' 'MemBank_B_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 222 <SV = 221> <Delay = 6.50>
ST_222 : Operation 2323 [1/2] (3.25ns)   --->   "%MemBank_B_load_362 = load i16* %MemBank_B_addr_362, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2323 'load' 'MemBank_B_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2324 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_362 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 362" [mnist_AXI_Stream.cpp:136]   --->   Operation 2324 'getelementptr' 'MemBank_Out_addr_362' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2325 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_362, i16* %MemBank_Out_addr_362, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2326 [1/2] (3.25ns)   --->   "%MemBank_B_load_363 = load i16* %MemBank_B_addr_363, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2326 'load' 'MemBank_B_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2327 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_363 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 363" [mnist_AXI_Stream.cpp:136]   --->   Operation 2327 'getelementptr' 'MemBank_Out_addr_363' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2328 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_363, i16* %MemBank_Out_addr_363, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2329 [1/1] (0.00ns)   --->   "%MemBank_B_addr_364 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 364" [mnist_AXI_Stream.cpp:136]   --->   Operation 2329 'getelementptr' 'MemBank_B_addr_364' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2330 [2/2] (3.25ns)   --->   "%MemBank_B_load_364 = load i16* %MemBank_B_addr_364, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2330 'load' 'MemBank_B_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2331 [1/1] (0.00ns)   --->   "%MemBank_B_addr_365 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 365" [mnist_AXI_Stream.cpp:136]   --->   Operation 2331 'getelementptr' 'MemBank_B_addr_365' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2332 [2/2] (3.25ns)   --->   "%MemBank_B_load_365 = load i16* %MemBank_B_addr_365, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2332 'load' 'MemBank_B_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 223 <SV = 222> <Delay = 6.50>
ST_223 : Operation 2333 [1/2] (3.25ns)   --->   "%MemBank_B_load_364 = load i16* %MemBank_B_addr_364, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2333 'load' 'MemBank_B_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2334 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_364 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 364" [mnist_AXI_Stream.cpp:136]   --->   Operation 2334 'getelementptr' 'MemBank_Out_addr_364' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2335 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_364, i16* %MemBank_Out_addr_364, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2336 [1/2] (3.25ns)   --->   "%MemBank_B_load_365 = load i16* %MemBank_B_addr_365, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2336 'load' 'MemBank_B_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2337 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_365 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 365" [mnist_AXI_Stream.cpp:136]   --->   Operation 2337 'getelementptr' 'MemBank_Out_addr_365' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2338 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_365, i16* %MemBank_Out_addr_365, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2339 [1/1] (0.00ns)   --->   "%MemBank_B_addr_366 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 366" [mnist_AXI_Stream.cpp:136]   --->   Operation 2339 'getelementptr' 'MemBank_B_addr_366' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2340 [2/2] (3.25ns)   --->   "%MemBank_B_load_366 = load i16* %MemBank_B_addr_366, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2340 'load' 'MemBank_B_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2341 [1/1] (0.00ns)   --->   "%MemBank_B_addr_367 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 367" [mnist_AXI_Stream.cpp:136]   --->   Operation 2341 'getelementptr' 'MemBank_B_addr_367' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2342 [2/2] (3.25ns)   --->   "%MemBank_B_load_367 = load i16* %MemBank_B_addr_367, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2342 'load' 'MemBank_B_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 224 <SV = 223> <Delay = 6.50>
ST_224 : Operation 2343 [1/2] (3.25ns)   --->   "%MemBank_B_load_366 = load i16* %MemBank_B_addr_366, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2343 'load' 'MemBank_B_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2344 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_366 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 366" [mnist_AXI_Stream.cpp:136]   --->   Operation 2344 'getelementptr' 'MemBank_Out_addr_366' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2345 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_366, i16* %MemBank_Out_addr_366, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2346 [1/2] (3.25ns)   --->   "%MemBank_B_load_367 = load i16* %MemBank_B_addr_367, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2346 'load' 'MemBank_B_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2347 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_367 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 367" [mnist_AXI_Stream.cpp:136]   --->   Operation 2347 'getelementptr' 'MemBank_Out_addr_367' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2348 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_367, i16* %MemBank_Out_addr_367, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2349 [1/1] (0.00ns)   --->   "%MemBank_B_addr_368 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 368" [mnist_AXI_Stream.cpp:136]   --->   Operation 2349 'getelementptr' 'MemBank_B_addr_368' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2350 [2/2] (3.25ns)   --->   "%MemBank_B_load_368 = load i16* %MemBank_B_addr_368, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2350 'load' 'MemBank_B_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2351 [1/1] (0.00ns)   --->   "%MemBank_B_addr_369 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 369" [mnist_AXI_Stream.cpp:136]   --->   Operation 2351 'getelementptr' 'MemBank_B_addr_369' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2352 [2/2] (3.25ns)   --->   "%MemBank_B_load_369 = load i16* %MemBank_B_addr_369, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2352 'load' 'MemBank_B_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 225 <SV = 224> <Delay = 6.50>
ST_225 : Operation 2353 [1/2] (3.25ns)   --->   "%MemBank_B_load_368 = load i16* %MemBank_B_addr_368, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2353 'load' 'MemBank_B_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2354 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_368 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 368" [mnist_AXI_Stream.cpp:136]   --->   Operation 2354 'getelementptr' 'MemBank_Out_addr_368' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2355 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_368, i16* %MemBank_Out_addr_368, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2355 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2356 [1/2] (3.25ns)   --->   "%MemBank_B_load_369 = load i16* %MemBank_B_addr_369, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2356 'load' 'MemBank_B_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2357 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_369 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 369" [mnist_AXI_Stream.cpp:136]   --->   Operation 2357 'getelementptr' 'MemBank_Out_addr_369' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2358 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_369, i16* %MemBank_Out_addr_369, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2359 [1/1] (0.00ns)   --->   "%MemBank_B_addr_370 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 370" [mnist_AXI_Stream.cpp:136]   --->   Operation 2359 'getelementptr' 'MemBank_B_addr_370' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2360 [2/2] (3.25ns)   --->   "%MemBank_B_load_370 = load i16* %MemBank_B_addr_370, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2360 'load' 'MemBank_B_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2361 [1/1] (0.00ns)   --->   "%MemBank_B_addr_371 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 371" [mnist_AXI_Stream.cpp:136]   --->   Operation 2361 'getelementptr' 'MemBank_B_addr_371' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2362 [2/2] (3.25ns)   --->   "%MemBank_B_load_371 = load i16* %MemBank_B_addr_371, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2362 'load' 'MemBank_B_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 226 <SV = 225> <Delay = 6.50>
ST_226 : Operation 2363 [1/2] (3.25ns)   --->   "%MemBank_B_load_370 = load i16* %MemBank_B_addr_370, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2363 'load' 'MemBank_B_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2364 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_370 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 370" [mnist_AXI_Stream.cpp:136]   --->   Operation 2364 'getelementptr' 'MemBank_Out_addr_370' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2365 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_370, i16* %MemBank_Out_addr_370, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2366 [1/2] (3.25ns)   --->   "%MemBank_B_load_371 = load i16* %MemBank_B_addr_371, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2366 'load' 'MemBank_B_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2367 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_371 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 371" [mnist_AXI_Stream.cpp:136]   --->   Operation 2367 'getelementptr' 'MemBank_Out_addr_371' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2368 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_371, i16* %MemBank_Out_addr_371, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2369 [1/1] (0.00ns)   --->   "%MemBank_B_addr_372 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 372" [mnist_AXI_Stream.cpp:136]   --->   Operation 2369 'getelementptr' 'MemBank_B_addr_372' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2370 [2/2] (3.25ns)   --->   "%MemBank_B_load_372 = load i16* %MemBank_B_addr_372, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2370 'load' 'MemBank_B_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2371 [1/1] (0.00ns)   --->   "%MemBank_B_addr_373 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 373" [mnist_AXI_Stream.cpp:136]   --->   Operation 2371 'getelementptr' 'MemBank_B_addr_373' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2372 [2/2] (3.25ns)   --->   "%MemBank_B_load_373 = load i16* %MemBank_B_addr_373, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2372 'load' 'MemBank_B_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 227 <SV = 226> <Delay = 6.50>
ST_227 : Operation 2373 [1/2] (3.25ns)   --->   "%MemBank_B_load_372 = load i16* %MemBank_B_addr_372, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2373 'load' 'MemBank_B_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2374 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_372 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 372" [mnist_AXI_Stream.cpp:136]   --->   Operation 2374 'getelementptr' 'MemBank_Out_addr_372' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2375 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_372, i16* %MemBank_Out_addr_372, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2375 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2376 [1/2] (3.25ns)   --->   "%MemBank_B_load_373 = load i16* %MemBank_B_addr_373, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2376 'load' 'MemBank_B_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2377 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_373 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 373" [mnist_AXI_Stream.cpp:136]   --->   Operation 2377 'getelementptr' 'MemBank_Out_addr_373' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2378 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_373, i16* %MemBank_Out_addr_373, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2379 [1/1] (0.00ns)   --->   "%MemBank_B_addr_374 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 374" [mnist_AXI_Stream.cpp:136]   --->   Operation 2379 'getelementptr' 'MemBank_B_addr_374' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2380 [2/2] (3.25ns)   --->   "%MemBank_B_load_374 = load i16* %MemBank_B_addr_374, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2380 'load' 'MemBank_B_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2381 [1/1] (0.00ns)   --->   "%MemBank_B_addr_375 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 375" [mnist_AXI_Stream.cpp:136]   --->   Operation 2381 'getelementptr' 'MemBank_B_addr_375' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2382 [2/2] (3.25ns)   --->   "%MemBank_B_load_375 = load i16* %MemBank_B_addr_375, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2382 'load' 'MemBank_B_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 228 <SV = 227> <Delay = 6.50>
ST_228 : Operation 2383 [1/2] (3.25ns)   --->   "%MemBank_B_load_374 = load i16* %MemBank_B_addr_374, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2383 'load' 'MemBank_B_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2384 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_374 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 374" [mnist_AXI_Stream.cpp:136]   --->   Operation 2384 'getelementptr' 'MemBank_Out_addr_374' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2385 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_374, i16* %MemBank_Out_addr_374, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2386 [1/2] (3.25ns)   --->   "%MemBank_B_load_375 = load i16* %MemBank_B_addr_375, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2386 'load' 'MemBank_B_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2387 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_375 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 375" [mnist_AXI_Stream.cpp:136]   --->   Operation 2387 'getelementptr' 'MemBank_Out_addr_375' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2388 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_375, i16* %MemBank_Out_addr_375, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2389 [1/1] (0.00ns)   --->   "%MemBank_B_addr_376 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 376" [mnist_AXI_Stream.cpp:136]   --->   Operation 2389 'getelementptr' 'MemBank_B_addr_376' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2390 [2/2] (3.25ns)   --->   "%MemBank_B_load_376 = load i16* %MemBank_B_addr_376, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2390 'load' 'MemBank_B_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2391 [1/1] (0.00ns)   --->   "%MemBank_B_addr_377 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 377" [mnist_AXI_Stream.cpp:136]   --->   Operation 2391 'getelementptr' 'MemBank_B_addr_377' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2392 [2/2] (3.25ns)   --->   "%MemBank_B_load_377 = load i16* %MemBank_B_addr_377, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2392 'load' 'MemBank_B_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 229 <SV = 228> <Delay = 6.50>
ST_229 : Operation 2393 [1/2] (3.25ns)   --->   "%MemBank_B_load_376 = load i16* %MemBank_B_addr_376, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2393 'load' 'MemBank_B_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2394 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_376 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 376" [mnist_AXI_Stream.cpp:136]   --->   Operation 2394 'getelementptr' 'MemBank_Out_addr_376' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2395 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_376, i16* %MemBank_Out_addr_376, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2396 [1/2] (3.25ns)   --->   "%MemBank_B_load_377 = load i16* %MemBank_B_addr_377, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2396 'load' 'MemBank_B_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2397 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_377 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 377" [mnist_AXI_Stream.cpp:136]   --->   Operation 2397 'getelementptr' 'MemBank_Out_addr_377' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2398 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_377, i16* %MemBank_Out_addr_377, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2399 [1/1] (0.00ns)   --->   "%MemBank_B_addr_378 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 378" [mnist_AXI_Stream.cpp:136]   --->   Operation 2399 'getelementptr' 'MemBank_B_addr_378' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2400 [2/2] (3.25ns)   --->   "%MemBank_B_load_378 = load i16* %MemBank_B_addr_378, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2400 'load' 'MemBank_B_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2401 [1/1] (0.00ns)   --->   "%MemBank_B_addr_379 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 379" [mnist_AXI_Stream.cpp:136]   --->   Operation 2401 'getelementptr' 'MemBank_B_addr_379' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2402 [2/2] (3.25ns)   --->   "%MemBank_B_load_379 = load i16* %MemBank_B_addr_379, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2402 'load' 'MemBank_B_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 230 <SV = 229> <Delay = 6.50>
ST_230 : Operation 2403 [1/2] (3.25ns)   --->   "%MemBank_B_load_378 = load i16* %MemBank_B_addr_378, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2403 'load' 'MemBank_B_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2404 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_378 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 378" [mnist_AXI_Stream.cpp:136]   --->   Operation 2404 'getelementptr' 'MemBank_Out_addr_378' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2405 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_378, i16* %MemBank_Out_addr_378, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2406 [1/2] (3.25ns)   --->   "%MemBank_B_load_379 = load i16* %MemBank_B_addr_379, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2406 'load' 'MemBank_B_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2407 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_379 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 379" [mnist_AXI_Stream.cpp:136]   --->   Operation 2407 'getelementptr' 'MemBank_Out_addr_379' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2408 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_379, i16* %MemBank_Out_addr_379, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2409 [1/1] (0.00ns)   --->   "%MemBank_B_addr_380 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 380" [mnist_AXI_Stream.cpp:136]   --->   Operation 2409 'getelementptr' 'MemBank_B_addr_380' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2410 [2/2] (3.25ns)   --->   "%MemBank_B_load_380 = load i16* %MemBank_B_addr_380, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2410 'load' 'MemBank_B_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2411 [1/1] (0.00ns)   --->   "%MemBank_B_addr_381 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 381" [mnist_AXI_Stream.cpp:136]   --->   Operation 2411 'getelementptr' 'MemBank_B_addr_381' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2412 [2/2] (3.25ns)   --->   "%MemBank_B_load_381 = load i16* %MemBank_B_addr_381, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2412 'load' 'MemBank_B_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 231 <SV = 230> <Delay = 6.50>
ST_231 : Operation 2413 [1/2] (3.25ns)   --->   "%MemBank_B_load_380 = load i16* %MemBank_B_addr_380, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2413 'load' 'MemBank_B_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2414 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_380 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 380" [mnist_AXI_Stream.cpp:136]   --->   Operation 2414 'getelementptr' 'MemBank_Out_addr_380' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2415 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_380, i16* %MemBank_Out_addr_380, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2416 [1/2] (3.25ns)   --->   "%MemBank_B_load_381 = load i16* %MemBank_B_addr_381, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2416 'load' 'MemBank_B_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2417 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_381 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 381" [mnist_AXI_Stream.cpp:136]   --->   Operation 2417 'getelementptr' 'MemBank_Out_addr_381' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2418 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_381, i16* %MemBank_Out_addr_381, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2419 [1/1] (0.00ns)   --->   "%MemBank_B_addr_382 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 382" [mnist_AXI_Stream.cpp:136]   --->   Operation 2419 'getelementptr' 'MemBank_B_addr_382' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2420 [2/2] (3.25ns)   --->   "%MemBank_B_load_382 = load i16* %MemBank_B_addr_382, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2420 'load' 'MemBank_B_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2421 [1/1] (0.00ns)   --->   "%MemBank_B_addr_383 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 383" [mnist_AXI_Stream.cpp:136]   --->   Operation 2421 'getelementptr' 'MemBank_B_addr_383' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2422 [2/2] (3.25ns)   --->   "%MemBank_B_load_383 = load i16* %MemBank_B_addr_383, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2422 'load' 'MemBank_B_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 232 <SV = 231> <Delay = 6.50>
ST_232 : Operation 2423 [1/2] (3.25ns)   --->   "%MemBank_B_load_382 = load i16* %MemBank_B_addr_382, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2423 'load' 'MemBank_B_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2424 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_382 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 382" [mnist_AXI_Stream.cpp:136]   --->   Operation 2424 'getelementptr' 'MemBank_Out_addr_382' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2425 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_382, i16* %MemBank_Out_addr_382, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2426 [1/2] (3.25ns)   --->   "%MemBank_B_load_383 = load i16* %MemBank_B_addr_383, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2426 'load' 'MemBank_B_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2427 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_383 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 383" [mnist_AXI_Stream.cpp:136]   --->   Operation 2427 'getelementptr' 'MemBank_Out_addr_383' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2428 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_383, i16* %MemBank_Out_addr_383, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2429 [1/1] (0.00ns)   --->   "%MemBank_B_addr_384 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 384" [mnist_AXI_Stream.cpp:136]   --->   Operation 2429 'getelementptr' 'MemBank_B_addr_384' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2430 [2/2] (3.25ns)   --->   "%MemBank_B_load_384 = load i16* %MemBank_B_addr_384, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2430 'load' 'MemBank_B_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2431 [1/1] (0.00ns)   --->   "%MemBank_B_addr_385 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 385" [mnist_AXI_Stream.cpp:136]   --->   Operation 2431 'getelementptr' 'MemBank_B_addr_385' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2432 [2/2] (3.25ns)   --->   "%MemBank_B_load_385 = load i16* %MemBank_B_addr_385, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2432 'load' 'MemBank_B_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 233 <SV = 232> <Delay = 6.50>
ST_233 : Operation 2433 [1/2] (3.25ns)   --->   "%MemBank_B_load_384 = load i16* %MemBank_B_addr_384, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2433 'load' 'MemBank_B_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2434 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_384 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 384" [mnist_AXI_Stream.cpp:136]   --->   Operation 2434 'getelementptr' 'MemBank_Out_addr_384' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2435 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_384, i16* %MemBank_Out_addr_384, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2436 [1/2] (3.25ns)   --->   "%MemBank_B_load_385 = load i16* %MemBank_B_addr_385, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2436 'load' 'MemBank_B_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2437 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_385 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 385" [mnist_AXI_Stream.cpp:136]   --->   Operation 2437 'getelementptr' 'MemBank_Out_addr_385' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2438 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_385, i16* %MemBank_Out_addr_385, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2439 [1/1] (0.00ns)   --->   "%MemBank_B_addr_386 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 386" [mnist_AXI_Stream.cpp:136]   --->   Operation 2439 'getelementptr' 'MemBank_B_addr_386' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2440 [2/2] (3.25ns)   --->   "%MemBank_B_load_386 = load i16* %MemBank_B_addr_386, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2440 'load' 'MemBank_B_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2441 [1/1] (0.00ns)   --->   "%MemBank_B_addr_387 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 387" [mnist_AXI_Stream.cpp:136]   --->   Operation 2441 'getelementptr' 'MemBank_B_addr_387' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2442 [2/2] (3.25ns)   --->   "%MemBank_B_load_387 = load i16* %MemBank_B_addr_387, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2442 'load' 'MemBank_B_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 234 <SV = 233> <Delay = 6.50>
ST_234 : Operation 2443 [1/2] (3.25ns)   --->   "%MemBank_B_load_386 = load i16* %MemBank_B_addr_386, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2443 'load' 'MemBank_B_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2444 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_386 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 386" [mnist_AXI_Stream.cpp:136]   --->   Operation 2444 'getelementptr' 'MemBank_Out_addr_386' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2445 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_386, i16* %MemBank_Out_addr_386, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2446 [1/2] (3.25ns)   --->   "%MemBank_B_load_387 = load i16* %MemBank_B_addr_387, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2446 'load' 'MemBank_B_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2447 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_387 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 387" [mnist_AXI_Stream.cpp:136]   --->   Operation 2447 'getelementptr' 'MemBank_Out_addr_387' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2448 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_387, i16* %MemBank_Out_addr_387, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2449 [1/1] (0.00ns)   --->   "%MemBank_B_addr_388 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 388" [mnist_AXI_Stream.cpp:136]   --->   Operation 2449 'getelementptr' 'MemBank_B_addr_388' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2450 [2/2] (3.25ns)   --->   "%MemBank_B_load_388 = load i16* %MemBank_B_addr_388, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2450 'load' 'MemBank_B_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2451 [1/1] (0.00ns)   --->   "%MemBank_B_addr_389 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 389" [mnist_AXI_Stream.cpp:136]   --->   Operation 2451 'getelementptr' 'MemBank_B_addr_389' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2452 [2/2] (3.25ns)   --->   "%MemBank_B_load_389 = load i16* %MemBank_B_addr_389, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2452 'load' 'MemBank_B_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 235 <SV = 234> <Delay = 6.50>
ST_235 : Operation 2453 [1/2] (3.25ns)   --->   "%MemBank_B_load_388 = load i16* %MemBank_B_addr_388, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2453 'load' 'MemBank_B_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2454 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_388 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 388" [mnist_AXI_Stream.cpp:136]   --->   Operation 2454 'getelementptr' 'MemBank_Out_addr_388' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2455 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_388, i16* %MemBank_Out_addr_388, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2455 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2456 [1/2] (3.25ns)   --->   "%MemBank_B_load_389 = load i16* %MemBank_B_addr_389, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2456 'load' 'MemBank_B_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2457 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_389 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 389" [mnist_AXI_Stream.cpp:136]   --->   Operation 2457 'getelementptr' 'MemBank_Out_addr_389' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2458 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_389, i16* %MemBank_Out_addr_389, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2459 [1/1] (0.00ns)   --->   "%MemBank_B_addr_390 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 390" [mnist_AXI_Stream.cpp:136]   --->   Operation 2459 'getelementptr' 'MemBank_B_addr_390' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2460 [2/2] (3.25ns)   --->   "%MemBank_B_load_390 = load i16* %MemBank_B_addr_390, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2460 'load' 'MemBank_B_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2461 [1/1] (0.00ns)   --->   "%MemBank_B_addr_391 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 391" [mnist_AXI_Stream.cpp:136]   --->   Operation 2461 'getelementptr' 'MemBank_B_addr_391' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2462 [2/2] (3.25ns)   --->   "%MemBank_B_load_391 = load i16* %MemBank_B_addr_391, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2462 'load' 'MemBank_B_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 236 <SV = 235> <Delay = 6.50>
ST_236 : Operation 2463 [1/2] (3.25ns)   --->   "%MemBank_B_load_390 = load i16* %MemBank_B_addr_390, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2463 'load' 'MemBank_B_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2464 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_390 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 390" [mnist_AXI_Stream.cpp:136]   --->   Operation 2464 'getelementptr' 'MemBank_Out_addr_390' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2465 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_390, i16* %MemBank_Out_addr_390, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2466 [1/2] (3.25ns)   --->   "%MemBank_B_load_391 = load i16* %MemBank_B_addr_391, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2466 'load' 'MemBank_B_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2467 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_391 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 391" [mnist_AXI_Stream.cpp:136]   --->   Operation 2467 'getelementptr' 'MemBank_Out_addr_391' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2468 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_391, i16* %MemBank_Out_addr_391, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2469 [1/1] (0.00ns)   --->   "%MemBank_B_addr_392 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 392" [mnist_AXI_Stream.cpp:136]   --->   Operation 2469 'getelementptr' 'MemBank_B_addr_392' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2470 [2/2] (3.25ns)   --->   "%MemBank_B_load_392 = load i16* %MemBank_B_addr_392, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2470 'load' 'MemBank_B_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2471 [1/1] (0.00ns)   --->   "%MemBank_B_addr_393 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 393" [mnist_AXI_Stream.cpp:136]   --->   Operation 2471 'getelementptr' 'MemBank_B_addr_393' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2472 [2/2] (3.25ns)   --->   "%MemBank_B_load_393 = load i16* %MemBank_B_addr_393, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2472 'load' 'MemBank_B_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 237 <SV = 236> <Delay = 6.50>
ST_237 : Operation 2473 [1/2] (3.25ns)   --->   "%MemBank_B_load_392 = load i16* %MemBank_B_addr_392, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2473 'load' 'MemBank_B_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2474 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_392 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 392" [mnist_AXI_Stream.cpp:136]   --->   Operation 2474 'getelementptr' 'MemBank_Out_addr_392' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2475 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_392, i16* %MemBank_Out_addr_392, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2476 [1/2] (3.25ns)   --->   "%MemBank_B_load_393 = load i16* %MemBank_B_addr_393, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2476 'load' 'MemBank_B_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2477 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_393 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 393" [mnist_AXI_Stream.cpp:136]   --->   Operation 2477 'getelementptr' 'MemBank_Out_addr_393' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2478 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_393, i16* %MemBank_Out_addr_393, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2479 [1/1] (0.00ns)   --->   "%MemBank_B_addr_394 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 394" [mnist_AXI_Stream.cpp:136]   --->   Operation 2479 'getelementptr' 'MemBank_B_addr_394' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2480 [2/2] (3.25ns)   --->   "%MemBank_B_load_394 = load i16* %MemBank_B_addr_394, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2480 'load' 'MemBank_B_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2481 [1/1] (0.00ns)   --->   "%MemBank_B_addr_395 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 395" [mnist_AXI_Stream.cpp:136]   --->   Operation 2481 'getelementptr' 'MemBank_B_addr_395' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2482 [2/2] (3.25ns)   --->   "%MemBank_B_load_395 = load i16* %MemBank_B_addr_395, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2482 'load' 'MemBank_B_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 238 <SV = 237> <Delay = 6.50>
ST_238 : Operation 2483 [1/2] (3.25ns)   --->   "%MemBank_B_load_394 = load i16* %MemBank_B_addr_394, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2483 'load' 'MemBank_B_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2484 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_394 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 394" [mnist_AXI_Stream.cpp:136]   --->   Operation 2484 'getelementptr' 'MemBank_Out_addr_394' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2485 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_394, i16* %MemBank_Out_addr_394, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2485 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2486 [1/2] (3.25ns)   --->   "%MemBank_B_load_395 = load i16* %MemBank_B_addr_395, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2486 'load' 'MemBank_B_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2487 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_395 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 395" [mnist_AXI_Stream.cpp:136]   --->   Operation 2487 'getelementptr' 'MemBank_Out_addr_395' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2488 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_395, i16* %MemBank_Out_addr_395, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2489 [1/1] (0.00ns)   --->   "%MemBank_B_addr_396 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 396" [mnist_AXI_Stream.cpp:136]   --->   Operation 2489 'getelementptr' 'MemBank_B_addr_396' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2490 [2/2] (3.25ns)   --->   "%MemBank_B_load_396 = load i16* %MemBank_B_addr_396, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2490 'load' 'MemBank_B_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2491 [1/1] (0.00ns)   --->   "%MemBank_B_addr_397 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 397" [mnist_AXI_Stream.cpp:136]   --->   Operation 2491 'getelementptr' 'MemBank_B_addr_397' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2492 [2/2] (3.25ns)   --->   "%MemBank_B_load_397 = load i16* %MemBank_B_addr_397, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2492 'load' 'MemBank_B_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 239 <SV = 238> <Delay = 6.50>
ST_239 : Operation 2493 [1/2] (3.25ns)   --->   "%MemBank_B_load_396 = load i16* %MemBank_B_addr_396, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2493 'load' 'MemBank_B_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2494 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_396 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 396" [mnist_AXI_Stream.cpp:136]   --->   Operation 2494 'getelementptr' 'MemBank_Out_addr_396' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2495 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_396, i16* %MemBank_Out_addr_396, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2496 [1/2] (3.25ns)   --->   "%MemBank_B_load_397 = load i16* %MemBank_B_addr_397, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2496 'load' 'MemBank_B_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2497 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_397 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 397" [mnist_AXI_Stream.cpp:136]   --->   Operation 2497 'getelementptr' 'MemBank_Out_addr_397' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2498 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_397, i16* %MemBank_Out_addr_397, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2499 [1/1] (0.00ns)   --->   "%MemBank_B_addr_398 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 398" [mnist_AXI_Stream.cpp:136]   --->   Operation 2499 'getelementptr' 'MemBank_B_addr_398' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2500 [2/2] (3.25ns)   --->   "%MemBank_B_load_398 = load i16* %MemBank_B_addr_398, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2500 'load' 'MemBank_B_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2501 [1/1] (0.00ns)   --->   "%MemBank_B_addr_399 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 399" [mnist_AXI_Stream.cpp:136]   --->   Operation 2501 'getelementptr' 'MemBank_B_addr_399' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2502 [2/2] (3.25ns)   --->   "%MemBank_B_load_399 = load i16* %MemBank_B_addr_399, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2502 'load' 'MemBank_B_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 240 <SV = 239> <Delay = 6.50>
ST_240 : Operation 2503 [1/2] (3.25ns)   --->   "%MemBank_B_load_398 = load i16* %MemBank_B_addr_398, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2503 'load' 'MemBank_B_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2504 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_398 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 398" [mnist_AXI_Stream.cpp:136]   --->   Operation 2504 'getelementptr' 'MemBank_Out_addr_398' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2505 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_398, i16* %MemBank_Out_addr_398, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2505 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2506 [1/2] (3.25ns)   --->   "%MemBank_B_load_399 = load i16* %MemBank_B_addr_399, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2506 'load' 'MemBank_B_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2507 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_399 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 399" [mnist_AXI_Stream.cpp:136]   --->   Operation 2507 'getelementptr' 'MemBank_Out_addr_399' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2508 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_399, i16* %MemBank_Out_addr_399, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2509 [1/1] (0.00ns)   --->   "%MemBank_B_addr_400 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 400" [mnist_AXI_Stream.cpp:136]   --->   Operation 2509 'getelementptr' 'MemBank_B_addr_400' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2510 [2/2] (3.25ns)   --->   "%MemBank_B_load_400 = load i16* %MemBank_B_addr_400, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2510 'load' 'MemBank_B_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2511 [1/1] (0.00ns)   --->   "%MemBank_B_addr_401 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 401" [mnist_AXI_Stream.cpp:136]   --->   Operation 2511 'getelementptr' 'MemBank_B_addr_401' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2512 [2/2] (3.25ns)   --->   "%MemBank_B_load_401 = load i16* %MemBank_B_addr_401, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2512 'load' 'MemBank_B_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 241 <SV = 240> <Delay = 6.50>
ST_241 : Operation 2513 [1/2] (3.25ns)   --->   "%MemBank_B_load_400 = load i16* %MemBank_B_addr_400, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2513 'load' 'MemBank_B_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2514 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_400 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 400" [mnist_AXI_Stream.cpp:136]   --->   Operation 2514 'getelementptr' 'MemBank_Out_addr_400' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2515 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_400, i16* %MemBank_Out_addr_400, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2516 [1/2] (3.25ns)   --->   "%MemBank_B_load_401 = load i16* %MemBank_B_addr_401, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2516 'load' 'MemBank_B_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2517 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_401 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 401" [mnist_AXI_Stream.cpp:136]   --->   Operation 2517 'getelementptr' 'MemBank_Out_addr_401' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2518 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_401, i16* %MemBank_Out_addr_401, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2519 [1/1] (0.00ns)   --->   "%MemBank_B_addr_402 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 402" [mnist_AXI_Stream.cpp:136]   --->   Operation 2519 'getelementptr' 'MemBank_B_addr_402' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2520 [2/2] (3.25ns)   --->   "%MemBank_B_load_402 = load i16* %MemBank_B_addr_402, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2520 'load' 'MemBank_B_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2521 [1/1] (0.00ns)   --->   "%MemBank_B_addr_403 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 403" [mnist_AXI_Stream.cpp:136]   --->   Operation 2521 'getelementptr' 'MemBank_B_addr_403' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2522 [2/2] (3.25ns)   --->   "%MemBank_B_load_403 = load i16* %MemBank_B_addr_403, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2522 'load' 'MemBank_B_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 242 <SV = 241> <Delay = 6.50>
ST_242 : Operation 2523 [1/2] (3.25ns)   --->   "%MemBank_B_load_402 = load i16* %MemBank_B_addr_402, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2523 'load' 'MemBank_B_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2524 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_402 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 402" [mnist_AXI_Stream.cpp:136]   --->   Operation 2524 'getelementptr' 'MemBank_Out_addr_402' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2525 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_402, i16* %MemBank_Out_addr_402, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2526 [1/2] (3.25ns)   --->   "%MemBank_B_load_403 = load i16* %MemBank_B_addr_403, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2526 'load' 'MemBank_B_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2527 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_403 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 403" [mnist_AXI_Stream.cpp:136]   --->   Operation 2527 'getelementptr' 'MemBank_Out_addr_403' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2528 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_403, i16* %MemBank_Out_addr_403, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2529 [1/1] (0.00ns)   --->   "%MemBank_B_addr_404 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 404" [mnist_AXI_Stream.cpp:136]   --->   Operation 2529 'getelementptr' 'MemBank_B_addr_404' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2530 [2/2] (3.25ns)   --->   "%MemBank_B_load_404 = load i16* %MemBank_B_addr_404, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2530 'load' 'MemBank_B_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2531 [1/1] (0.00ns)   --->   "%MemBank_B_addr_405 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 405" [mnist_AXI_Stream.cpp:136]   --->   Operation 2531 'getelementptr' 'MemBank_B_addr_405' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2532 [2/2] (3.25ns)   --->   "%MemBank_B_load_405 = load i16* %MemBank_B_addr_405, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2532 'load' 'MemBank_B_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 243 <SV = 242> <Delay = 6.50>
ST_243 : Operation 2533 [1/2] (3.25ns)   --->   "%MemBank_B_load_404 = load i16* %MemBank_B_addr_404, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2533 'load' 'MemBank_B_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2534 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_404 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 404" [mnist_AXI_Stream.cpp:136]   --->   Operation 2534 'getelementptr' 'MemBank_Out_addr_404' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2535 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_404, i16* %MemBank_Out_addr_404, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2536 [1/2] (3.25ns)   --->   "%MemBank_B_load_405 = load i16* %MemBank_B_addr_405, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2536 'load' 'MemBank_B_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2537 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_405 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 405" [mnist_AXI_Stream.cpp:136]   --->   Operation 2537 'getelementptr' 'MemBank_Out_addr_405' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2538 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_405, i16* %MemBank_Out_addr_405, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2539 [1/1] (0.00ns)   --->   "%MemBank_B_addr_406 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 406" [mnist_AXI_Stream.cpp:136]   --->   Operation 2539 'getelementptr' 'MemBank_B_addr_406' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2540 [2/2] (3.25ns)   --->   "%MemBank_B_load_406 = load i16* %MemBank_B_addr_406, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2540 'load' 'MemBank_B_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2541 [1/1] (0.00ns)   --->   "%MemBank_B_addr_407 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 407" [mnist_AXI_Stream.cpp:136]   --->   Operation 2541 'getelementptr' 'MemBank_B_addr_407' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2542 [2/2] (3.25ns)   --->   "%MemBank_B_load_407 = load i16* %MemBank_B_addr_407, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2542 'load' 'MemBank_B_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 244 <SV = 243> <Delay = 6.50>
ST_244 : Operation 2543 [1/2] (3.25ns)   --->   "%MemBank_B_load_406 = load i16* %MemBank_B_addr_406, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2543 'load' 'MemBank_B_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2544 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_406 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 406" [mnist_AXI_Stream.cpp:136]   --->   Operation 2544 'getelementptr' 'MemBank_Out_addr_406' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2545 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_406, i16* %MemBank_Out_addr_406, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2546 [1/2] (3.25ns)   --->   "%MemBank_B_load_407 = load i16* %MemBank_B_addr_407, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2546 'load' 'MemBank_B_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2547 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_407 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 407" [mnist_AXI_Stream.cpp:136]   --->   Operation 2547 'getelementptr' 'MemBank_Out_addr_407' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2548 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_407, i16* %MemBank_Out_addr_407, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2549 [1/1] (0.00ns)   --->   "%MemBank_B_addr_408 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 408" [mnist_AXI_Stream.cpp:136]   --->   Operation 2549 'getelementptr' 'MemBank_B_addr_408' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2550 [2/2] (3.25ns)   --->   "%MemBank_B_load_408 = load i16* %MemBank_B_addr_408, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2550 'load' 'MemBank_B_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2551 [1/1] (0.00ns)   --->   "%MemBank_B_addr_409 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 409" [mnist_AXI_Stream.cpp:136]   --->   Operation 2551 'getelementptr' 'MemBank_B_addr_409' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2552 [2/2] (3.25ns)   --->   "%MemBank_B_load_409 = load i16* %MemBank_B_addr_409, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2552 'load' 'MemBank_B_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 245 <SV = 244> <Delay = 6.50>
ST_245 : Operation 2553 [1/2] (3.25ns)   --->   "%MemBank_B_load_408 = load i16* %MemBank_B_addr_408, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2553 'load' 'MemBank_B_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2554 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_408 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 408" [mnist_AXI_Stream.cpp:136]   --->   Operation 2554 'getelementptr' 'MemBank_Out_addr_408' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2555 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_408, i16* %MemBank_Out_addr_408, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2555 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2556 [1/2] (3.25ns)   --->   "%MemBank_B_load_409 = load i16* %MemBank_B_addr_409, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2556 'load' 'MemBank_B_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2557 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_409 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 409" [mnist_AXI_Stream.cpp:136]   --->   Operation 2557 'getelementptr' 'MemBank_Out_addr_409' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2558 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_409, i16* %MemBank_Out_addr_409, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2559 [1/1] (0.00ns)   --->   "%MemBank_B_addr_410 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 410" [mnist_AXI_Stream.cpp:136]   --->   Operation 2559 'getelementptr' 'MemBank_B_addr_410' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2560 [2/2] (3.25ns)   --->   "%MemBank_B_load_410 = load i16* %MemBank_B_addr_410, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2560 'load' 'MemBank_B_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2561 [1/1] (0.00ns)   --->   "%MemBank_B_addr_411 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 411" [mnist_AXI_Stream.cpp:136]   --->   Operation 2561 'getelementptr' 'MemBank_B_addr_411' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2562 [2/2] (3.25ns)   --->   "%MemBank_B_load_411 = load i16* %MemBank_B_addr_411, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2562 'load' 'MemBank_B_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 246 <SV = 245> <Delay = 6.50>
ST_246 : Operation 2563 [1/2] (3.25ns)   --->   "%MemBank_B_load_410 = load i16* %MemBank_B_addr_410, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2563 'load' 'MemBank_B_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2564 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_410 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 410" [mnist_AXI_Stream.cpp:136]   --->   Operation 2564 'getelementptr' 'MemBank_Out_addr_410' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2565 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_410, i16* %MemBank_Out_addr_410, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2566 [1/2] (3.25ns)   --->   "%MemBank_B_load_411 = load i16* %MemBank_B_addr_411, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2566 'load' 'MemBank_B_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2567 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_411 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 411" [mnist_AXI_Stream.cpp:136]   --->   Operation 2567 'getelementptr' 'MemBank_Out_addr_411' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2568 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_411, i16* %MemBank_Out_addr_411, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2569 [1/1] (0.00ns)   --->   "%MemBank_B_addr_412 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 412" [mnist_AXI_Stream.cpp:136]   --->   Operation 2569 'getelementptr' 'MemBank_B_addr_412' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2570 [2/2] (3.25ns)   --->   "%MemBank_B_load_412 = load i16* %MemBank_B_addr_412, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2570 'load' 'MemBank_B_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2571 [1/1] (0.00ns)   --->   "%MemBank_B_addr_413 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 413" [mnist_AXI_Stream.cpp:136]   --->   Operation 2571 'getelementptr' 'MemBank_B_addr_413' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2572 [2/2] (3.25ns)   --->   "%MemBank_B_load_413 = load i16* %MemBank_B_addr_413, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2572 'load' 'MemBank_B_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 247 <SV = 246> <Delay = 6.50>
ST_247 : Operation 2573 [1/2] (3.25ns)   --->   "%MemBank_B_load_412 = load i16* %MemBank_B_addr_412, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2573 'load' 'MemBank_B_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2574 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_412 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 412" [mnist_AXI_Stream.cpp:136]   --->   Operation 2574 'getelementptr' 'MemBank_Out_addr_412' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2575 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_412, i16* %MemBank_Out_addr_412, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2575 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2576 [1/2] (3.25ns)   --->   "%MemBank_B_load_413 = load i16* %MemBank_B_addr_413, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2576 'load' 'MemBank_B_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2577 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_413 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 413" [mnist_AXI_Stream.cpp:136]   --->   Operation 2577 'getelementptr' 'MemBank_Out_addr_413' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2578 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_413, i16* %MemBank_Out_addr_413, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2579 [1/1] (0.00ns)   --->   "%MemBank_B_addr_414 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 414" [mnist_AXI_Stream.cpp:136]   --->   Operation 2579 'getelementptr' 'MemBank_B_addr_414' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2580 [2/2] (3.25ns)   --->   "%MemBank_B_load_414 = load i16* %MemBank_B_addr_414, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2580 'load' 'MemBank_B_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2581 [1/1] (0.00ns)   --->   "%MemBank_B_addr_415 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 415" [mnist_AXI_Stream.cpp:136]   --->   Operation 2581 'getelementptr' 'MemBank_B_addr_415' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2582 [2/2] (3.25ns)   --->   "%MemBank_B_load_415 = load i16* %MemBank_B_addr_415, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2582 'load' 'MemBank_B_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 248 <SV = 247> <Delay = 6.50>
ST_248 : Operation 2583 [1/2] (3.25ns)   --->   "%MemBank_B_load_414 = load i16* %MemBank_B_addr_414, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2583 'load' 'MemBank_B_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2584 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_414 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 414" [mnist_AXI_Stream.cpp:136]   --->   Operation 2584 'getelementptr' 'MemBank_Out_addr_414' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2585 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_414, i16* %MemBank_Out_addr_414, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2585 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2586 [1/2] (3.25ns)   --->   "%MemBank_B_load_415 = load i16* %MemBank_B_addr_415, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2586 'load' 'MemBank_B_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2587 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_415 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 415" [mnist_AXI_Stream.cpp:136]   --->   Operation 2587 'getelementptr' 'MemBank_Out_addr_415' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2588 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_415, i16* %MemBank_Out_addr_415, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2589 [1/1] (0.00ns)   --->   "%MemBank_B_addr_416 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 416" [mnist_AXI_Stream.cpp:136]   --->   Operation 2589 'getelementptr' 'MemBank_B_addr_416' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2590 [2/2] (3.25ns)   --->   "%MemBank_B_load_416 = load i16* %MemBank_B_addr_416, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2590 'load' 'MemBank_B_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2591 [1/1] (0.00ns)   --->   "%MemBank_B_addr_417 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 417" [mnist_AXI_Stream.cpp:136]   --->   Operation 2591 'getelementptr' 'MemBank_B_addr_417' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2592 [2/2] (3.25ns)   --->   "%MemBank_B_load_417 = load i16* %MemBank_B_addr_417, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2592 'load' 'MemBank_B_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 249 <SV = 248> <Delay = 6.50>
ST_249 : Operation 2593 [1/2] (3.25ns)   --->   "%MemBank_B_load_416 = load i16* %MemBank_B_addr_416, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2593 'load' 'MemBank_B_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2594 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_416 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 416" [mnist_AXI_Stream.cpp:136]   --->   Operation 2594 'getelementptr' 'MemBank_Out_addr_416' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2595 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_416, i16* %MemBank_Out_addr_416, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2595 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2596 [1/2] (3.25ns)   --->   "%MemBank_B_load_417 = load i16* %MemBank_B_addr_417, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2596 'load' 'MemBank_B_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2597 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_417 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 417" [mnist_AXI_Stream.cpp:136]   --->   Operation 2597 'getelementptr' 'MemBank_Out_addr_417' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2598 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_417, i16* %MemBank_Out_addr_417, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2599 [1/1] (0.00ns)   --->   "%MemBank_B_addr_418 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 418" [mnist_AXI_Stream.cpp:136]   --->   Operation 2599 'getelementptr' 'MemBank_B_addr_418' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2600 [2/2] (3.25ns)   --->   "%MemBank_B_load_418 = load i16* %MemBank_B_addr_418, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2600 'load' 'MemBank_B_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2601 [1/1] (0.00ns)   --->   "%MemBank_B_addr_419 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 419" [mnist_AXI_Stream.cpp:136]   --->   Operation 2601 'getelementptr' 'MemBank_B_addr_419' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2602 [2/2] (3.25ns)   --->   "%MemBank_B_load_419 = load i16* %MemBank_B_addr_419, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2602 'load' 'MemBank_B_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 250 <SV = 249> <Delay = 6.50>
ST_250 : Operation 2603 [1/2] (3.25ns)   --->   "%MemBank_B_load_418 = load i16* %MemBank_B_addr_418, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2603 'load' 'MemBank_B_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2604 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_418 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 418" [mnist_AXI_Stream.cpp:136]   --->   Operation 2604 'getelementptr' 'MemBank_Out_addr_418' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2605 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_418, i16* %MemBank_Out_addr_418, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2605 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2606 [1/2] (3.25ns)   --->   "%MemBank_B_load_419 = load i16* %MemBank_B_addr_419, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2606 'load' 'MemBank_B_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2607 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_419 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 419" [mnist_AXI_Stream.cpp:136]   --->   Operation 2607 'getelementptr' 'MemBank_Out_addr_419' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2608 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_419, i16* %MemBank_Out_addr_419, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2609 [1/1] (0.00ns)   --->   "%MemBank_B_addr_420 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 420" [mnist_AXI_Stream.cpp:136]   --->   Operation 2609 'getelementptr' 'MemBank_B_addr_420' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2610 [2/2] (3.25ns)   --->   "%MemBank_B_load_420 = load i16* %MemBank_B_addr_420, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2610 'load' 'MemBank_B_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2611 [1/1] (0.00ns)   --->   "%MemBank_B_addr_421 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 421" [mnist_AXI_Stream.cpp:136]   --->   Operation 2611 'getelementptr' 'MemBank_B_addr_421' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2612 [2/2] (3.25ns)   --->   "%MemBank_B_load_421 = load i16* %MemBank_B_addr_421, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2612 'load' 'MemBank_B_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 251 <SV = 250> <Delay = 6.50>
ST_251 : Operation 2613 [1/2] (3.25ns)   --->   "%MemBank_B_load_420 = load i16* %MemBank_B_addr_420, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2613 'load' 'MemBank_B_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2614 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_420 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 420" [mnist_AXI_Stream.cpp:136]   --->   Operation 2614 'getelementptr' 'MemBank_Out_addr_420' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2615 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_420, i16* %MemBank_Out_addr_420, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2616 [1/2] (3.25ns)   --->   "%MemBank_B_load_421 = load i16* %MemBank_B_addr_421, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2616 'load' 'MemBank_B_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2617 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_421 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 421" [mnist_AXI_Stream.cpp:136]   --->   Operation 2617 'getelementptr' 'MemBank_Out_addr_421' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2618 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_421, i16* %MemBank_Out_addr_421, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2619 [1/1] (0.00ns)   --->   "%MemBank_B_addr_422 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 422" [mnist_AXI_Stream.cpp:136]   --->   Operation 2619 'getelementptr' 'MemBank_B_addr_422' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2620 [2/2] (3.25ns)   --->   "%MemBank_B_load_422 = load i16* %MemBank_B_addr_422, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2620 'load' 'MemBank_B_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2621 [1/1] (0.00ns)   --->   "%MemBank_B_addr_423 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 423" [mnist_AXI_Stream.cpp:136]   --->   Operation 2621 'getelementptr' 'MemBank_B_addr_423' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2622 [2/2] (3.25ns)   --->   "%MemBank_B_load_423 = load i16* %MemBank_B_addr_423, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2622 'load' 'MemBank_B_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 252 <SV = 251> <Delay = 6.50>
ST_252 : Operation 2623 [1/2] (3.25ns)   --->   "%MemBank_B_load_422 = load i16* %MemBank_B_addr_422, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2623 'load' 'MemBank_B_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2624 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_422 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 422" [mnist_AXI_Stream.cpp:136]   --->   Operation 2624 'getelementptr' 'MemBank_Out_addr_422' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2625 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_422, i16* %MemBank_Out_addr_422, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2626 [1/2] (3.25ns)   --->   "%MemBank_B_load_423 = load i16* %MemBank_B_addr_423, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2626 'load' 'MemBank_B_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2627 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_423 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 423" [mnist_AXI_Stream.cpp:136]   --->   Operation 2627 'getelementptr' 'MemBank_Out_addr_423' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2628 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_423, i16* %MemBank_Out_addr_423, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2629 [1/1] (0.00ns)   --->   "%MemBank_B_addr_424 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 424" [mnist_AXI_Stream.cpp:136]   --->   Operation 2629 'getelementptr' 'MemBank_B_addr_424' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2630 [2/2] (3.25ns)   --->   "%MemBank_B_load_424 = load i16* %MemBank_B_addr_424, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2630 'load' 'MemBank_B_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2631 [1/1] (0.00ns)   --->   "%MemBank_B_addr_425 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 425" [mnist_AXI_Stream.cpp:136]   --->   Operation 2631 'getelementptr' 'MemBank_B_addr_425' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2632 [2/2] (3.25ns)   --->   "%MemBank_B_load_425 = load i16* %MemBank_B_addr_425, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2632 'load' 'MemBank_B_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 253 <SV = 252> <Delay = 6.50>
ST_253 : Operation 2633 [1/2] (3.25ns)   --->   "%MemBank_B_load_424 = load i16* %MemBank_B_addr_424, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2633 'load' 'MemBank_B_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2634 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_424 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 424" [mnist_AXI_Stream.cpp:136]   --->   Operation 2634 'getelementptr' 'MemBank_Out_addr_424' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2635 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_424, i16* %MemBank_Out_addr_424, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2636 [1/2] (3.25ns)   --->   "%MemBank_B_load_425 = load i16* %MemBank_B_addr_425, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2636 'load' 'MemBank_B_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2637 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_425 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 425" [mnist_AXI_Stream.cpp:136]   --->   Operation 2637 'getelementptr' 'MemBank_Out_addr_425' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2638 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_425, i16* %MemBank_Out_addr_425, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2639 [1/1] (0.00ns)   --->   "%MemBank_B_addr_426 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 426" [mnist_AXI_Stream.cpp:136]   --->   Operation 2639 'getelementptr' 'MemBank_B_addr_426' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2640 [2/2] (3.25ns)   --->   "%MemBank_B_load_426 = load i16* %MemBank_B_addr_426, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2640 'load' 'MemBank_B_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2641 [1/1] (0.00ns)   --->   "%MemBank_B_addr_427 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 427" [mnist_AXI_Stream.cpp:136]   --->   Operation 2641 'getelementptr' 'MemBank_B_addr_427' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2642 [2/2] (3.25ns)   --->   "%MemBank_B_load_427 = load i16* %MemBank_B_addr_427, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2642 'load' 'MemBank_B_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 254 <SV = 253> <Delay = 6.50>
ST_254 : Operation 2643 [1/2] (3.25ns)   --->   "%MemBank_B_load_426 = load i16* %MemBank_B_addr_426, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2643 'load' 'MemBank_B_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2644 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_426 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 426" [mnist_AXI_Stream.cpp:136]   --->   Operation 2644 'getelementptr' 'MemBank_Out_addr_426' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2645 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_426, i16* %MemBank_Out_addr_426, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2645 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2646 [1/2] (3.25ns)   --->   "%MemBank_B_load_427 = load i16* %MemBank_B_addr_427, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2646 'load' 'MemBank_B_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2647 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_427 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 427" [mnist_AXI_Stream.cpp:136]   --->   Operation 2647 'getelementptr' 'MemBank_Out_addr_427' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2648 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_427, i16* %MemBank_Out_addr_427, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2649 [1/1] (0.00ns)   --->   "%MemBank_B_addr_428 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 428" [mnist_AXI_Stream.cpp:136]   --->   Operation 2649 'getelementptr' 'MemBank_B_addr_428' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2650 [2/2] (3.25ns)   --->   "%MemBank_B_load_428 = load i16* %MemBank_B_addr_428, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2650 'load' 'MemBank_B_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2651 [1/1] (0.00ns)   --->   "%MemBank_B_addr_429 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 429" [mnist_AXI_Stream.cpp:136]   --->   Operation 2651 'getelementptr' 'MemBank_B_addr_429' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2652 [2/2] (3.25ns)   --->   "%MemBank_B_load_429 = load i16* %MemBank_B_addr_429, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2652 'load' 'MemBank_B_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 255 <SV = 254> <Delay = 6.50>
ST_255 : Operation 2653 [1/2] (3.25ns)   --->   "%MemBank_B_load_428 = load i16* %MemBank_B_addr_428, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2653 'load' 'MemBank_B_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2654 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_428 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 428" [mnist_AXI_Stream.cpp:136]   --->   Operation 2654 'getelementptr' 'MemBank_Out_addr_428' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2655 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_428, i16* %MemBank_Out_addr_428, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2656 [1/2] (3.25ns)   --->   "%MemBank_B_load_429 = load i16* %MemBank_B_addr_429, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2656 'load' 'MemBank_B_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2657 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_429 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 429" [mnist_AXI_Stream.cpp:136]   --->   Operation 2657 'getelementptr' 'MemBank_Out_addr_429' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2658 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_429, i16* %MemBank_Out_addr_429, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2659 [1/1] (0.00ns)   --->   "%MemBank_B_addr_430 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 430" [mnist_AXI_Stream.cpp:136]   --->   Operation 2659 'getelementptr' 'MemBank_B_addr_430' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2660 [2/2] (3.25ns)   --->   "%MemBank_B_load_430 = load i16* %MemBank_B_addr_430, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2660 'load' 'MemBank_B_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2661 [1/1] (0.00ns)   --->   "%MemBank_B_addr_431 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 431" [mnist_AXI_Stream.cpp:136]   --->   Operation 2661 'getelementptr' 'MemBank_B_addr_431' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2662 [2/2] (3.25ns)   --->   "%MemBank_B_load_431 = load i16* %MemBank_B_addr_431, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2662 'load' 'MemBank_B_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 256 <SV = 255> <Delay = 6.50>
ST_256 : Operation 2663 [1/2] (3.25ns)   --->   "%MemBank_B_load_430 = load i16* %MemBank_B_addr_430, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2663 'load' 'MemBank_B_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2664 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_430 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 430" [mnist_AXI_Stream.cpp:136]   --->   Operation 2664 'getelementptr' 'MemBank_Out_addr_430' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2665 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_430, i16* %MemBank_Out_addr_430, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2665 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2666 [1/2] (3.25ns)   --->   "%MemBank_B_load_431 = load i16* %MemBank_B_addr_431, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2666 'load' 'MemBank_B_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2667 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_431 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 431" [mnist_AXI_Stream.cpp:136]   --->   Operation 2667 'getelementptr' 'MemBank_Out_addr_431' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2668 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_431, i16* %MemBank_Out_addr_431, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2669 [1/1] (0.00ns)   --->   "%MemBank_B_addr_432 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 432" [mnist_AXI_Stream.cpp:136]   --->   Operation 2669 'getelementptr' 'MemBank_B_addr_432' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2670 [2/2] (3.25ns)   --->   "%MemBank_B_load_432 = load i16* %MemBank_B_addr_432, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2670 'load' 'MemBank_B_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2671 [1/1] (0.00ns)   --->   "%MemBank_B_addr_433 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 433" [mnist_AXI_Stream.cpp:136]   --->   Operation 2671 'getelementptr' 'MemBank_B_addr_433' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2672 [2/2] (3.25ns)   --->   "%MemBank_B_load_433 = load i16* %MemBank_B_addr_433, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2672 'load' 'MemBank_B_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 257 <SV = 256> <Delay = 6.50>
ST_257 : Operation 2673 [1/2] (3.25ns)   --->   "%MemBank_B_load_432 = load i16* %MemBank_B_addr_432, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2673 'load' 'MemBank_B_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2674 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_432 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 432" [mnist_AXI_Stream.cpp:136]   --->   Operation 2674 'getelementptr' 'MemBank_Out_addr_432' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2675 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_432, i16* %MemBank_Out_addr_432, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2675 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2676 [1/2] (3.25ns)   --->   "%MemBank_B_load_433 = load i16* %MemBank_B_addr_433, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2676 'load' 'MemBank_B_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2677 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_433 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 433" [mnist_AXI_Stream.cpp:136]   --->   Operation 2677 'getelementptr' 'MemBank_Out_addr_433' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2678 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_433, i16* %MemBank_Out_addr_433, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2679 [1/1] (0.00ns)   --->   "%MemBank_B_addr_434 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 434" [mnist_AXI_Stream.cpp:136]   --->   Operation 2679 'getelementptr' 'MemBank_B_addr_434' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2680 [2/2] (3.25ns)   --->   "%MemBank_B_load_434 = load i16* %MemBank_B_addr_434, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2680 'load' 'MemBank_B_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2681 [1/1] (0.00ns)   --->   "%MemBank_B_addr_435 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 435" [mnist_AXI_Stream.cpp:136]   --->   Operation 2681 'getelementptr' 'MemBank_B_addr_435' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2682 [2/2] (3.25ns)   --->   "%MemBank_B_load_435 = load i16* %MemBank_B_addr_435, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2682 'load' 'MemBank_B_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 258 <SV = 257> <Delay = 6.50>
ST_258 : Operation 2683 [1/2] (3.25ns)   --->   "%MemBank_B_load_434 = load i16* %MemBank_B_addr_434, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2683 'load' 'MemBank_B_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2684 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_434 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 434" [mnist_AXI_Stream.cpp:136]   --->   Operation 2684 'getelementptr' 'MemBank_Out_addr_434' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2685 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_434, i16* %MemBank_Out_addr_434, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2686 [1/2] (3.25ns)   --->   "%MemBank_B_load_435 = load i16* %MemBank_B_addr_435, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2686 'load' 'MemBank_B_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2687 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_435 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 435" [mnist_AXI_Stream.cpp:136]   --->   Operation 2687 'getelementptr' 'MemBank_Out_addr_435' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2688 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_435, i16* %MemBank_Out_addr_435, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2689 [1/1] (0.00ns)   --->   "%MemBank_B_addr_436 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 436" [mnist_AXI_Stream.cpp:136]   --->   Operation 2689 'getelementptr' 'MemBank_B_addr_436' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2690 [2/2] (3.25ns)   --->   "%MemBank_B_load_436 = load i16* %MemBank_B_addr_436, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2690 'load' 'MemBank_B_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2691 [1/1] (0.00ns)   --->   "%MemBank_B_addr_437 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 437" [mnist_AXI_Stream.cpp:136]   --->   Operation 2691 'getelementptr' 'MemBank_B_addr_437' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2692 [2/2] (3.25ns)   --->   "%MemBank_B_load_437 = load i16* %MemBank_B_addr_437, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2692 'load' 'MemBank_B_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 259 <SV = 258> <Delay = 6.50>
ST_259 : Operation 2693 [1/2] (3.25ns)   --->   "%MemBank_B_load_436 = load i16* %MemBank_B_addr_436, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2693 'load' 'MemBank_B_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2694 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_436 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 436" [mnist_AXI_Stream.cpp:136]   --->   Operation 2694 'getelementptr' 'MemBank_Out_addr_436' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2695 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_436, i16* %MemBank_Out_addr_436, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2695 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2696 [1/2] (3.25ns)   --->   "%MemBank_B_load_437 = load i16* %MemBank_B_addr_437, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2696 'load' 'MemBank_B_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2697 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_437 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 437" [mnist_AXI_Stream.cpp:136]   --->   Operation 2697 'getelementptr' 'MemBank_Out_addr_437' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2698 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_437, i16* %MemBank_Out_addr_437, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2699 [1/1] (0.00ns)   --->   "%MemBank_B_addr_438 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 438" [mnist_AXI_Stream.cpp:136]   --->   Operation 2699 'getelementptr' 'MemBank_B_addr_438' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2700 [2/2] (3.25ns)   --->   "%MemBank_B_load_438 = load i16* %MemBank_B_addr_438, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2700 'load' 'MemBank_B_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2701 [1/1] (0.00ns)   --->   "%MemBank_B_addr_439 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 439" [mnist_AXI_Stream.cpp:136]   --->   Operation 2701 'getelementptr' 'MemBank_B_addr_439' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2702 [2/2] (3.25ns)   --->   "%MemBank_B_load_439 = load i16* %MemBank_B_addr_439, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2702 'load' 'MemBank_B_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 260 <SV = 259> <Delay = 6.50>
ST_260 : Operation 2703 [1/2] (3.25ns)   --->   "%MemBank_B_load_438 = load i16* %MemBank_B_addr_438, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2703 'load' 'MemBank_B_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2704 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_438 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 438" [mnist_AXI_Stream.cpp:136]   --->   Operation 2704 'getelementptr' 'MemBank_Out_addr_438' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2705 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_438, i16* %MemBank_Out_addr_438, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2706 [1/2] (3.25ns)   --->   "%MemBank_B_load_439 = load i16* %MemBank_B_addr_439, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2706 'load' 'MemBank_B_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2707 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_439 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 439" [mnist_AXI_Stream.cpp:136]   --->   Operation 2707 'getelementptr' 'MemBank_Out_addr_439' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2708 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_439, i16* %MemBank_Out_addr_439, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2709 [1/1] (0.00ns)   --->   "%MemBank_B_addr_440 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 440" [mnist_AXI_Stream.cpp:136]   --->   Operation 2709 'getelementptr' 'MemBank_B_addr_440' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2710 [2/2] (3.25ns)   --->   "%MemBank_B_load_440 = load i16* %MemBank_B_addr_440, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2710 'load' 'MemBank_B_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2711 [1/1] (0.00ns)   --->   "%MemBank_B_addr_441 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 441" [mnist_AXI_Stream.cpp:136]   --->   Operation 2711 'getelementptr' 'MemBank_B_addr_441' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2712 [2/2] (3.25ns)   --->   "%MemBank_B_load_441 = load i16* %MemBank_B_addr_441, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2712 'load' 'MemBank_B_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 261 <SV = 260> <Delay = 6.50>
ST_261 : Operation 2713 [1/2] (3.25ns)   --->   "%MemBank_B_load_440 = load i16* %MemBank_B_addr_440, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2713 'load' 'MemBank_B_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2714 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_440 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 440" [mnist_AXI_Stream.cpp:136]   --->   Operation 2714 'getelementptr' 'MemBank_Out_addr_440' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2715 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_440, i16* %MemBank_Out_addr_440, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2715 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2716 [1/2] (3.25ns)   --->   "%MemBank_B_load_441 = load i16* %MemBank_B_addr_441, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2716 'load' 'MemBank_B_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2717 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_441 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 441" [mnist_AXI_Stream.cpp:136]   --->   Operation 2717 'getelementptr' 'MemBank_Out_addr_441' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2718 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_441, i16* %MemBank_Out_addr_441, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2719 [1/1] (0.00ns)   --->   "%MemBank_B_addr_442 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 442" [mnist_AXI_Stream.cpp:136]   --->   Operation 2719 'getelementptr' 'MemBank_B_addr_442' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2720 [2/2] (3.25ns)   --->   "%MemBank_B_load_442 = load i16* %MemBank_B_addr_442, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2720 'load' 'MemBank_B_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2721 [1/1] (0.00ns)   --->   "%MemBank_B_addr_443 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 443" [mnist_AXI_Stream.cpp:136]   --->   Operation 2721 'getelementptr' 'MemBank_B_addr_443' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2722 [2/2] (3.25ns)   --->   "%MemBank_B_load_443 = load i16* %MemBank_B_addr_443, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2722 'load' 'MemBank_B_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 262 <SV = 261> <Delay = 6.50>
ST_262 : Operation 2723 [1/2] (3.25ns)   --->   "%MemBank_B_load_442 = load i16* %MemBank_B_addr_442, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2723 'load' 'MemBank_B_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2724 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_442 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 442" [mnist_AXI_Stream.cpp:136]   --->   Operation 2724 'getelementptr' 'MemBank_Out_addr_442' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2725 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_442, i16* %MemBank_Out_addr_442, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2726 [1/2] (3.25ns)   --->   "%MemBank_B_load_443 = load i16* %MemBank_B_addr_443, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2726 'load' 'MemBank_B_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2727 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_443 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 443" [mnist_AXI_Stream.cpp:136]   --->   Operation 2727 'getelementptr' 'MemBank_Out_addr_443' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2728 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_443, i16* %MemBank_Out_addr_443, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2729 [1/1] (0.00ns)   --->   "%MemBank_B_addr_444 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 444" [mnist_AXI_Stream.cpp:136]   --->   Operation 2729 'getelementptr' 'MemBank_B_addr_444' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2730 [2/2] (3.25ns)   --->   "%MemBank_B_load_444 = load i16* %MemBank_B_addr_444, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2730 'load' 'MemBank_B_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2731 [1/1] (0.00ns)   --->   "%MemBank_B_addr_445 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 445" [mnist_AXI_Stream.cpp:136]   --->   Operation 2731 'getelementptr' 'MemBank_B_addr_445' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2732 [2/2] (3.25ns)   --->   "%MemBank_B_load_445 = load i16* %MemBank_B_addr_445, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2732 'load' 'MemBank_B_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 263 <SV = 262> <Delay = 6.50>
ST_263 : Operation 2733 [1/2] (3.25ns)   --->   "%MemBank_B_load_444 = load i16* %MemBank_B_addr_444, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2733 'load' 'MemBank_B_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2734 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_444 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 444" [mnist_AXI_Stream.cpp:136]   --->   Operation 2734 'getelementptr' 'MemBank_Out_addr_444' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2735 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_444, i16* %MemBank_Out_addr_444, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2736 [1/2] (3.25ns)   --->   "%MemBank_B_load_445 = load i16* %MemBank_B_addr_445, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2736 'load' 'MemBank_B_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2737 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_445 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 445" [mnist_AXI_Stream.cpp:136]   --->   Operation 2737 'getelementptr' 'MemBank_Out_addr_445' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2738 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_445, i16* %MemBank_Out_addr_445, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2739 [1/1] (0.00ns)   --->   "%MemBank_B_addr_446 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 446" [mnist_AXI_Stream.cpp:136]   --->   Operation 2739 'getelementptr' 'MemBank_B_addr_446' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2740 [2/2] (3.25ns)   --->   "%MemBank_B_load_446 = load i16* %MemBank_B_addr_446, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2740 'load' 'MemBank_B_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2741 [1/1] (0.00ns)   --->   "%MemBank_B_addr_447 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 447" [mnist_AXI_Stream.cpp:136]   --->   Operation 2741 'getelementptr' 'MemBank_B_addr_447' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2742 [2/2] (3.25ns)   --->   "%MemBank_B_load_447 = load i16* %MemBank_B_addr_447, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2742 'load' 'MemBank_B_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 264 <SV = 263> <Delay = 6.50>
ST_264 : Operation 2743 [1/2] (3.25ns)   --->   "%MemBank_B_load_446 = load i16* %MemBank_B_addr_446, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2743 'load' 'MemBank_B_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2744 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_446 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 446" [mnist_AXI_Stream.cpp:136]   --->   Operation 2744 'getelementptr' 'MemBank_Out_addr_446' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2745 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_446, i16* %MemBank_Out_addr_446, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2746 [1/2] (3.25ns)   --->   "%MemBank_B_load_447 = load i16* %MemBank_B_addr_447, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2746 'load' 'MemBank_B_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2747 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_447 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 447" [mnist_AXI_Stream.cpp:136]   --->   Operation 2747 'getelementptr' 'MemBank_Out_addr_447' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2748 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_447, i16* %MemBank_Out_addr_447, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2749 [1/1] (0.00ns)   --->   "%MemBank_B_addr_448 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 448" [mnist_AXI_Stream.cpp:136]   --->   Operation 2749 'getelementptr' 'MemBank_B_addr_448' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2750 [2/2] (3.25ns)   --->   "%MemBank_B_load_448 = load i16* %MemBank_B_addr_448, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2750 'load' 'MemBank_B_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2751 [1/1] (0.00ns)   --->   "%MemBank_B_addr_449 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 449" [mnist_AXI_Stream.cpp:136]   --->   Operation 2751 'getelementptr' 'MemBank_B_addr_449' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2752 [2/2] (3.25ns)   --->   "%MemBank_B_load_449 = load i16* %MemBank_B_addr_449, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2752 'load' 'MemBank_B_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 265 <SV = 264> <Delay = 6.50>
ST_265 : Operation 2753 [1/2] (3.25ns)   --->   "%MemBank_B_load_448 = load i16* %MemBank_B_addr_448, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2753 'load' 'MemBank_B_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2754 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_448 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 448" [mnist_AXI_Stream.cpp:136]   --->   Operation 2754 'getelementptr' 'MemBank_Out_addr_448' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2755 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_448, i16* %MemBank_Out_addr_448, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2756 [1/2] (3.25ns)   --->   "%MemBank_B_load_449 = load i16* %MemBank_B_addr_449, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2756 'load' 'MemBank_B_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2757 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_449 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 449" [mnist_AXI_Stream.cpp:136]   --->   Operation 2757 'getelementptr' 'MemBank_Out_addr_449' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2758 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_449, i16* %MemBank_Out_addr_449, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2759 [1/1] (0.00ns)   --->   "%MemBank_B_addr_450 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 450" [mnist_AXI_Stream.cpp:136]   --->   Operation 2759 'getelementptr' 'MemBank_B_addr_450' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2760 [2/2] (3.25ns)   --->   "%MemBank_B_load_450 = load i16* %MemBank_B_addr_450, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2760 'load' 'MemBank_B_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2761 [1/1] (0.00ns)   --->   "%MemBank_B_addr_451 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 451" [mnist_AXI_Stream.cpp:136]   --->   Operation 2761 'getelementptr' 'MemBank_B_addr_451' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2762 [2/2] (3.25ns)   --->   "%MemBank_B_load_451 = load i16* %MemBank_B_addr_451, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2762 'load' 'MemBank_B_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 266 <SV = 265> <Delay = 6.50>
ST_266 : Operation 2763 [1/2] (3.25ns)   --->   "%MemBank_B_load_450 = load i16* %MemBank_B_addr_450, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2763 'load' 'MemBank_B_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2764 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_450 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 450" [mnist_AXI_Stream.cpp:136]   --->   Operation 2764 'getelementptr' 'MemBank_Out_addr_450' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2765 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_450, i16* %MemBank_Out_addr_450, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2765 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2766 [1/2] (3.25ns)   --->   "%MemBank_B_load_451 = load i16* %MemBank_B_addr_451, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2766 'load' 'MemBank_B_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2767 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_451 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 451" [mnist_AXI_Stream.cpp:136]   --->   Operation 2767 'getelementptr' 'MemBank_Out_addr_451' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2768 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_451, i16* %MemBank_Out_addr_451, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2769 [1/1] (0.00ns)   --->   "%MemBank_B_addr_452 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 452" [mnist_AXI_Stream.cpp:136]   --->   Operation 2769 'getelementptr' 'MemBank_B_addr_452' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2770 [2/2] (3.25ns)   --->   "%MemBank_B_load_452 = load i16* %MemBank_B_addr_452, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2770 'load' 'MemBank_B_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2771 [1/1] (0.00ns)   --->   "%MemBank_B_addr_453 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 453" [mnist_AXI_Stream.cpp:136]   --->   Operation 2771 'getelementptr' 'MemBank_B_addr_453' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2772 [2/2] (3.25ns)   --->   "%MemBank_B_load_453 = load i16* %MemBank_B_addr_453, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2772 'load' 'MemBank_B_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 267 <SV = 266> <Delay = 6.50>
ST_267 : Operation 2773 [1/2] (3.25ns)   --->   "%MemBank_B_load_452 = load i16* %MemBank_B_addr_452, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2773 'load' 'MemBank_B_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2774 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_452 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 452" [mnist_AXI_Stream.cpp:136]   --->   Operation 2774 'getelementptr' 'MemBank_Out_addr_452' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2775 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_452, i16* %MemBank_Out_addr_452, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2776 [1/2] (3.25ns)   --->   "%MemBank_B_load_453 = load i16* %MemBank_B_addr_453, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2776 'load' 'MemBank_B_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2777 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_453 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 453" [mnist_AXI_Stream.cpp:136]   --->   Operation 2777 'getelementptr' 'MemBank_Out_addr_453' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2778 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_453, i16* %MemBank_Out_addr_453, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2779 [1/1] (0.00ns)   --->   "%MemBank_B_addr_454 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 454" [mnist_AXI_Stream.cpp:136]   --->   Operation 2779 'getelementptr' 'MemBank_B_addr_454' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2780 [2/2] (3.25ns)   --->   "%MemBank_B_load_454 = load i16* %MemBank_B_addr_454, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2780 'load' 'MemBank_B_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2781 [1/1] (0.00ns)   --->   "%MemBank_B_addr_455 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 455" [mnist_AXI_Stream.cpp:136]   --->   Operation 2781 'getelementptr' 'MemBank_B_addr_455' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2782 [2/2] (3.25ns)   --->   "%MemBank_B_load_455 = load i16* %MemBank_B_addr_455, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2782 'load' 'MemBank_B_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 268 <SV = 267> <Delay = 6.50>
ST_268 : Operation 2783 [1/2] (3.25ns)   --->   "%MemBank_B_load_454 = load i16* %MemBank_B_addr_454, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2783 'load' 'MemBank_B_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2784 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_454 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 454" [mnist_AXI_Stream.cpp:136]   --->   Operation 2784 'getelementptr' 'MemBank_Out_addr_454' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2785 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_454, i16* %MemBank_Out_addr_454, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2786 [1/2] (3.25ns)   --->   "%MemBank_B_load_455 = load i16* %MemBank_B_addr_455, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2786 'load' 'MemBank_B_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2787 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_455 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 455" [mnist_AXI_Stream.cpp:136]   --->   Operation 2787 'getelementptr' 'MemBank_Out_addr_455' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2788 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_455, i16* %MemBank_Out_addr_455, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2789 [1/1] (0.00ns)   --->   "%MemBank_B_addr_456 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 456" [mnist_AXI_Stream.cpp:136]   --->   Operation 2789 'getelementptr' 'MemBank_B_addr_456' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2790 [2/2] (3.25ns)   --->   "%MemBank_B_load_456 = load i16* %MemBank_B_addr_456, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2790 'load' 'MemBank_B_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2791 [1/1] (0.00ns)   --->   "%MemBank_B_addr_457 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 457" [mnist_AXI_Stream.cpp:136]   --->   Operation 2791 'getelementptr' 'MemBank_B_addr_457' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2792 [2/2] (3.25ns)   --->   "%MemBank_B_load_457 = load i16* %MemBank_B_addr_457, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2792 'load' 'MemBank_B_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 269 <SV = 268> <Delay = 6.50>
ST_269 : Operation 2793 [1/2] (3.25ns)   --->   "%MemBank_B_load_456 = load i16* %MemBank_B_addr_456, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2793 'load' 'MemBank_B_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2794 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_456 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 456" [mnist_AXI_Stream.cpp:136]   --->   Operation 2794 'getelementptr' 'MemBank_Out_addr_456' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2795 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_456, i16* %MemBank_Out_addr_456, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2796 [1/2] (3.25ns)   --->   "%MemBank_B_load_457 = load i16* %MemBank_B_addr_457, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2796 'load' 'MemBank_B_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2797 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_457 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 457" [mnist_AXI_Stream.cpp:136]   --->   Operation 2797 'getelementptr' 'MemBank_Out_addr_457' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2798 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_457, i16* %MemBank_Out_addr_457, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2799 [1/1] (0.00ns)   --->   "%MemBank_B_addr_458 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 458" [mnist_AXI_Stream.cpp:136]   --->   Operation 2799 'getelementptr' 'MemBank_B_addr_458' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2800 [2/2] (3.25ns)   --->   "%MemBank_B_load_458 = load i16* %MemBank_B_addr_458, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2800 'load' 'MemBank_B_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2801 [1/1] (0.00ns)   --->   "%MemBank_B_addr_459 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 459" [mnist_AXI_Stream.cpp:136]   --->   Operation 2801 'getelementptr' 'MemBank_B_addr_459' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2802 [2/2] (3.25ns)   --->   "%MemBank_B_load_459 = load i16* %MemBank_B_addr_459, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2802 'load' 'MemBank_B_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 270 <SV = 269> <Delay = 6.50>
ST_270 : Operation 2803 [1/2] (3.25ns)   --->   "%MemBank_B_load_458 = load i16* %MemBank_B_addr_458, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2803 'load' 'MemBank_B_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2804 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_458 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 458" [mnist_AXI_Stream.cpp:136]   --->   Operation 2804 'getelementptr' 'MemBank_Out_addr_458' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2805 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_458, i16* %MemBank_Out_addr_458, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2806 [1/2] (3.25ns)   --->   "%MemBank_B_load_459 = load i16* %MemBank_B_addr_459, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2806 'load' 'MemBank_B_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2807 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_459 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 459" [mnist_AXI_Stream.cpp:136]   --->   Operation 2807 'getelementptr' 'MemBank_Out_addr_459' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2808 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_459, i16* %MemBank_Out_addr_459, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2809 [1/1] (0.00ns)   --->   "%MemBank_B_addr_460 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 460" [mnist_AXI_Stream.cpp:136]   --->   Operation 2809 'getelementptr' 'MemBank_B_addr_460' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2810 [2/2] (3.25ns)   --->   "%MemBank_B_load_460 = load i16* %MemBank_B_addr_460, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2810 'load' 'MemBank_B_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2811 [1/1] (0.00ns)   --->   "%MemBank_B_addr_461 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 461" [mnist_AXI_Stream.cpp:136]   --->   Operation 2811 'getelementptr' 'MemBank_B_addr_461' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2812 [2/2] (3.25ns)   --->   "%MemBank_B_load_461 = load i16* %MemBank_B_addr_461, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2812 'load' 'MemBank_B_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 271 <SV = 270> <Delay = 6.50>
ST_271 : Operation 2813 [1/2] (3.25ns)   --->   "%MemBank_B_load_460 = load i16* %MemBank_B_addr_460, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2813 'load' 'MemBank_B_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2814 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_460 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 460" [mnist_AXI_Stream.cpp:136]   --->   Operation 2814 'getelementptr' 'MemBank_Out_addr_460' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2815 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_460, i16* %MemBank_Out_addr_460, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2816 [1/2] (3.25ns)   --->   "%MemBank_B_load_461 = load i16* %MemBank_B_addr_461, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2816 'load' 'MemBank_B_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2817 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_461 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 461" [mnist_AXI_Stream.cpp:136]   --->   Operation 2817 'getelementptr' 'MemBank_Out_addr_461' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2818 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_461, i16* %MemBank_Out_addr_461, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2819 [1/1] (0.00ns)   --->   "%MemBank_B_addr_462 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 462" [mnist_AXI_Stream.cpp:136]   --->   Operation 2819 'getelementptr' 'MemBank_B_addr_462' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2820 [2/2] (3.25ns)   --->   "%MemBank_B_load_462 = load i16* %MemBank_B_addr_462, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2820 'load' 'MemBank_B_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2821 [1/1] (0.00ns)   --->   "%MemBank_B_addr_463 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 463" [mnist_AXI_Stream.cpp:136]   --->   Operation 2821 'getelementptr' 'MemBank_B_addr_463' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2822 [2/2] (3.25ns)   --->   "%MemBank_B_load_463 = load i16* %MemBank_B_addr_463, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2822 'load' 'MemBank_B_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 272 <SV = 271> <Delay = 6.50>
ST_272 : Operation 2823 [1/2] (3.25ns)   --->   "%MemBank_B_load_462 = load i16* %MemBank_B_addr_462, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2823 'load' 'MemBank_B_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2824 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_462 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 462" [mnist_AXI_Stream.cpp:136]   --->   Operation 2824 'getelementptr' 'MemBank_Out_addr_462' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2825 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_462, i16* %MemBank_Out_addr_462, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2826 [1/2] (3.25ns)   --->   "%MemBank_B_load_463 = load i16* %MemBank_B_addr_463, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2826 'load' 'MemBank_B_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2827 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_463 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 463" [mnist_AXI_Stream.cpp:136]   --->   Operation 2827 'getelementptr' 'MemBank_Out_addr_463' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2828 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_463, i16* %MemBank_Out_addr_463, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2829 [1/1] (0.00ns)   --->   "%MemBank_B_addr_464 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 464" [mnist_AXI_Stream.cpp:136]   --->   Operation 2829 'getelementptr' 'MemBank_B_addr_464' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2830 [2/2] (3.25ns)   --->   "%MemBank_B_load_464 = load i16* %MemBank_B_addr_464, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2830 'load' 'MemBank_B_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2831 [1/1] (0.00ns)   --->   "%MemBank_B_addr_465 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 465" [mnist_AXI_Stream.cpp:136]   --->   Operation 2831 'getelementptr' 'MemBank_B_addr_465' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2832 [2/2] (3.25ns)   --->   "%MemBank_B_load_465 = load i16* %MemBank_B_addr_465, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2832 'load' 'MemBank_B_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 273 <SV = 272> <Delay = 6.50>
ST_273 : Operation 2833 [1/2] (3.25ns)   --->   "%MemBank_B_load_464 = load i16* %MemBank_B_addr_464, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2833 'load' 'MemBank_B_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2834 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_464 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 464" [mnist_AXI_Stream.cpp:136]   --->   Operation 2834 'getelementptr' 'MemBank_Out_addr_464' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2835 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_464, i16* %MemBank_Out_addr_464, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2836 [1/2] (3.25ns)   --->   "%MemBank_B_load_465 = load i16* %MemBank_B_addr_465, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2836 'load' 'MemBank_B_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2837 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_465 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 465" [mnist_AXI_Stream.cpp:136]   --->   Operation 2837 'getelementptr' 'MemBank_Out_addr_465' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2838 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_465, i16* %MemBank_Out_addr_465, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2839 [1/1] (0.00ns)   --->   "%MemBank_B_addr_466 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 466" [mnist_AXI_Stream.cpp:136]   --->   Operation 2839 'getelementptr' 'MemBank_B_addr_466' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2840 [2/2] (3.25ns)   --->   "%MemBank_B_load_466 = load i16* %MemBank_B_addr_466, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2840 'load' 'MemBank_B_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2841 [1/1] (0.00ns)   --->   "%MemBank_B_addr_467 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 467" [mnist_AXI_Stream.cpp:136]   --->   Operation 2841 'getelementptr' 'MemBank_B_addr_467' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2842 [2/2] (3.25ns)   --->   "%MemBank_B_load_467 = load i16* %MemBank_B_addr_467, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2842 'load' 'MemBank_B_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 274 <SV = 273> <Delay = 6.50>
ST_274 : Operation 2843 [1/2] (3.25ns)   --->   "%MemBank_B_load_466 = load i16* %MemBank_B_addr_466, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2843 'load' 'MemBank_B_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2844 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_466 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 466" [mnist_AXI_Stream.cpp:136]   --->   Operation 2844 'getelementptr' 'MemBank_Out_addr_466' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2845 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_466, i16* %MemBank_Out_addr_466, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2845 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2846 [1/2] (3.25ns)   --->   "%MemBank_B_load_467 = load i16* %MemBank_B_addr_467, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2846 'load' 'MemBank_B_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2847 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_467 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 467" [mnist_AXI_Stream.cpp:136]   --->   Operation 2847 'getelementptr' 'MemBank_Out_addr_467' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2848 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_467, i16* %MemBank_Out_addr_467, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2849 [1/1] (0.00ns)   --->   "%MemBank_B_addr_468 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 468" [mnist_AXI_Stream.cpp:136]   --->   Operation 2849 'getelementptr' 'MemBank_B_addr_468' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2850 [2/2] (3.25ns)   --->   "%MemBank_B_load_468 = load i16* %MemBank_B_addr_468, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2850 'load' 'MemBank_B_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2851 [1/1] (0.00ns)   --->   "%MemBank_B_addr_469 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 469" [mnist_AXI_Stream.cpp:136]   --->   Operation 2851 'getelementptr' 'MemBank_B_addr_469' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2852 [2/2] (3.25ns)   --->   "%MemBank_B_load_469 = load i16* %MemBank_B_addr_469, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2852 'load' 'MemBank_B_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 275 <SV = 274> <Delay = 6.50>
ST_275 : Operation 2853 [1/2] (3.25ns)   --->   "%MemBank_B_load_468 = load i16* %MemBank_B_addr_468, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2853 'load' 'MemBank_B_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2854 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_468 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 468" [mnist_AXI_Stream.cpp:136]   --->   Operation 2854 'getelementptr' 'MemBank_Out_addr_468' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2855 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_468, i16* %MemBank_Out_addr_468, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2855 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2856 [1/2] (3.25ns)   --->   "%MemBank_B_load_469 = load i16* %MemBank_B_addr_469, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2856 'load' 'MemBank_B_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2857 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_469 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 469" [mnist_AXI_Stream.cpp:136]   --->   Operation 2857 'getelementptr' 'MemBank_Out_addr_469' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2858 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_469, i16* %MemBank_Out_addr_469, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2859 [1/1] (0.00ns)   --->   "%MemBank_B_addr_470 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 470" [mnist_AXI_Stream.cpp:136]   --->   Operation 2859 'getelementptr' 'MemBank_B_addr_470' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2860 [2/2] (3.25ns)   --->   "%MemBank_B_load_470 = load i16* %MemBank_B_addr_470, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2860 'load' 'MemBank_B_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2861 [1/1] (0.00ns)   --->   "%MemBank_B_addr_471 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 471" [mnist_AXI_Stream.cpp:136]   --->   Operation 2861 'getelementptr' 'MemBank_B_addr_471' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2862 [2/2] (3.25ns)   --->   "%MemBank_B_load_471 = load i16* %MemBank_B_addr_471, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2862 'load' 'MemBank_B_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 276 <SV = 275> <Delay = 6.50>
ST_276 : Operation 2863 [1/2] (3.25ns)   --->   "%MemBank_B_load_470 = load i16* %MemBank_B_addr_470, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2863 'load' 'MemBank_B_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2864 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_470 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 470" [mnist_AXI_Stream.cpp:136]   --->   Operation 2864 'getelementptr' 'MemBank_Out_addr_470' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2865 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_470, i16* %MemBank_Out_addr_470, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2866 [1/2] (3.25ns)   --->   "%MemBank_B_load_471 = load i16* %MemBank_B_addr_471, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2866 'load' 'MemBank_B_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2867 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_471 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 471" [mnist_AXI_Stream.cpp:136]   --->   Operation 2867 'getelementptr' 'MemBank_Out_addr_471' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2868 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_471, i16* %MemBank_Out_addr_471, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2868 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2869 [1/1] (0.00ns)   --->   "%MemBank_B_addr_472 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 472" [mnist_AXI_Stream.cpp:136]   --->   Operation 2869 'getelementptr' 'MemBank_B_addr_472' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2870 [2/2] (3.25ns)   --->   "%MemBank_B_load_472 = load i16* %MemBank_B_addr_472, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2870 'load' 'MemBank_B_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2871 [1/1] (0.00ns)   --->   "%MemBank_B_addr_473 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 473" [mnist_AXI_Stream.cpp:136]   --->   Operation 2871 'getelementptr' 'MemBank_B_addr_473' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2872 [2/2] (3.25ns)   --->   "%MemBank_B_load_473 = load i16* %MemBank_B_addr_473, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2872 'load' 'MemBank_B_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 277 <SV = 276> <Delay = 6.50>
ST_277 : Operation 2873 [1/2] (3.25ns)   --->   "%MemBank_B_load_472 = load i16* %MemBank_B_addr_472, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2873 'load' 'MemBank_B_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2874 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_472 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 472" [mnist_AXI_Stream.cpp:136]   --->   Operation 2874 'getelementptr' 'MemBank_Out_addr_472' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2875 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_472, i16* %MemBank_Out_addr_472, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2875 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2876 [1/2] (3.25ns)   --->   "%MemBank_B_load_473 = load i16* %MemBank_B_addr_473, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2876 'load' 'MemBank_B_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2877 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_473 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 473" [mnist_AXI_Stream.cpp:136]   --->   Operation 2877 'getelementptr' 'MemBank_Out_addr_473' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2878 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_473, i16* %MemBank_Out_addr_473, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2879 [1/1] (0.00ns)   --->   "%MemBank_B_addr_474 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 474" [mnist_AXI_Stream.cpp:136]   --->   Operation 2879 'getelementptr' 'MemBank_B_addr_474' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2880 [2/2] (3.25ns)   --->   "%MemBank_B_load_474 = load i16* %MemBank_B_addr_474, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2880 'load' 'MemBank_B_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2881 [1/1] (0.00ns)   --->   "%MemBank_B_addr_475 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 475" [mnist_AXI_Stream.cpp:136]   --->   Operation 2881 'getelementptr' 'MemBank_B_addr_475' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2882 [2/2] (3.25ns)   --->   "%MemBank_B_load_475 = load i16* %MemBank_B_addr_475, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2882 'load' 'MemBank_B_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 278 <SV = 277> <Delay = 6.50>
ST_278 : Operation 2883 [1/2] (3.25ns)   --->   "%MemBank_B_load_474 = load i16* %MemBank_B_addr_474, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2883 'load' 'MemBank_B_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2884 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_474 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 474" [mnist_AXI_Stream.cpp:136]   --->   Operation 2884 'getelementptr' 'MemBank_Out_addr_474' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2885 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_474, i16* %MemBank_Out_addr_474, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2885 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2886 [1/2] (3.25ns)   --->   "%MemBank_B_load_475 = load i16* %MemBank_B_addr_475, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2886 'load' 'MemBank_B_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2887 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_475 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 475" [mnist_AXI_Stream.cpp:136]   --->   Operation 2887 'getelementptr' 'MemBank_Out_addr_475' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2888 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_475, i16* %MemBank_Out_addr_475, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2889 [1/1] (0.00ns)   --->   "%MemBank_B_addr_476 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 476" [mnist_AXI_Stream.cpp:136]   --->   Operation 2889 'getelementptr' 'MemBank_B_addr_476' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2890 [2/2] (3.25ns)   --->   "%MemBank_B_load_476 = load i16* %MemBank_B_addr_476, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2890 'load' 'MemBank_B_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2891 [1/1] (0.00ns)   --->   "%MemBank_B_addr_477 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 477" [mnist_AXI_Stream.cpp:136]   --->   Operation 2891 'getelementptr' 'MemBank_B_addr_477' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2892 [2/2] (3.25ns)   --->   "%MemBank_B_load_477 = load i16* %MemBank_B_addr_477, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2892 'load' 'MemBank_B_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 279 <SV = 278> <Delay = 6.50>
ST_279 : Operation 2893 [1/2] (3.25ns)   --->   "%MemBank_B_load_476 = load i16* %MemBank_B_addr_476, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2893 'load' 'MemBank_B_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2894 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_476 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 476" [mnist_AXI_Stream.cpp:136]   --->   Operation 2894 'getelementptr' 'MemBank_Out_addr_476' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2895 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_476, i16* %MemBank_Out_addr_476, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2895 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2896 [1/2] (3.25ns)   --->   "%MemBank_B_load_477 = load i16* %MemBank_B_addr_477, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2896 'load' 'MemBank_B_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2897 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_477 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 477" [mnist_AXI_Stream.cpp:136]   --->   Operation 2897 'getelementptr' 'MemBank_Out_addr_477' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2898 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_477, i16* %MemBank_Out_addr_477, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2898 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2899 [1/1] (0.00ns)   --->   "%MemBank_B_addr_478 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 478" [mnist_AXI_Stream.cpp:136]   --->   Operation 2899 'getelementptr' 'MemBank_B_addr_478' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2900 [2/2] (3.25ns)   --->   "%MemBank_B_load_478 = load i16* %MemBank_B_addr_478, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2900 'load' 'MemBank_B_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2901 [1/1] (0.00ns)   --->   "%MemBank_B_addr_479 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 479" [mnist_AXI_Stream.cpp:136]   --->   Operation 2901 'getelementptr' 'MemBank_B_addr_479' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2902 [2/2] (3.25ns)   --->   "%MemBank_B_load_479 = load i16* %MemBank_B_addr_479, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2902 'load' 'MemBank_B_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 280 <SV = 279> <Delay = 6.50>
ST_280 : Operation 2903 [1/2] (3.25ns)   --->   "%MemBank_B_load_478 = load i16* %MemBank_B_addr_478, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2903 'load' 'MemBank_B_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2904 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_478 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 478" [mnist_AXI_Stream.cpp:136]   --->   Operation 2904 'getelementptr' 'MemBank_Out_addr_478' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2905 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_478, i16* %MemBank_Out_addr_478, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2906 [1/2] (3.25ns)   --->   "%MemBank_B_load_479 = load i16* %MemBank_B_addr_479, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2906 'load' 'MemBank_B_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2907 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_479 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 479" [mnist_AXI_Stream.cpp:136]   --->   Operation 2907 'getelementptr' 'MemBank_Out_addr_479' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2908 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_479, i16* %MemBank_Out_addr_479, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2909 [1/1] (0.00ns)   --->   "%MemBank_B_addr_480 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 480" [mnist_AXI_Stream.cpp:136]   --->   Operation 2909 'getelementptr' 'MemBank_B_addr_480' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2910 [2/2] (3.25ns)   --->   "%MemBank_B_load_480 = load i16* %MemBank_B_addr_480, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2910 'load' 'MemBank_B_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2911 [1/1] (0.00ns)   --->   "%MemBank_B_addr_481 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 481" [mnist_AXI_Stream.cpp:136]   --->   Operation 2911 'getelementptr' 'MemBank_B_addr_481' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2912 [2/2] (3.25ns)   --->   "%MemBank_B_load_481 = load i16* %MemBank_B_addr_481, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2912 'load' 'MemBank_B_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 281 <SV = 280> <Delay = 6.50>
ST_281 : Operation 2913 [1/2] (3.25ns)   --->   "%MemBank_B_load_480 = load i16* %MemBank_B_addr_480, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2913 'load' 'MemBank_B_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2914 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_480 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 480" [mnist_AXI_Stream.cpp:136]   --->   Operation 2914 'getelementptr' 'MemBank_Out_addr_480' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2915 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_480, i16* %MemBank_Out_addr_480, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2916 [1/2] (3.25ns)   --->   "%MemBank_B_load_481 = load i16* %MemBank_B_addr_481, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2916 'load' 'MemBank_B_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2917 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_481 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 481" [mnist_AXI_Stream.cpp:136]   --->   Operation 2917 'getelementptr' 'MemBank_Out_addr_481' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2918 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_481, i16* %MemBank_Out_addr_481, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2919 [1/1] (0.00ns)   --->   "%MemBank_B_addr_482 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 482" [mnist_AXI_Stream.cpp:136]   --->   Operation 2919 'getelementptr' 'MemBank_B_addr_482' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2920 [2/2] (3.25ns)   --->   "%MemBank_B_load_482 = load i16* %MemBank_B_addr_482, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2920 'load' 'MemBank_B_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2921 [1/1] (0.00ns)   --->   "%MemBank_B_addr_483 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 483" [mnist_AXI_Stream.cpp:136]   --->   Operation 2921 'getelementptr' 'MemBank_B_addr_483' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2922 [2/2] (3.25ns)   --->   "%MemBank_B_load_483 = load i16* %MemBank_B_addr_483, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2922 'load' 'MemBank_B_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 282 <SV = 281> <Delay = 6.50>
ST_282 : Operation 2923 [1/2] (3.25ns)   --->   "%MemBank_B_load_482 = load i16* %MemBank_B_addr_482, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2923 'load' 'MemBank_B_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2924 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_482 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 482" [mnist_AXI_Stream.cpp:136]   --->   Operation 2924 'getelementptr' 'MemBank_Out_addr_482' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2925 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_482, i16* %MemBank_Out_addr_482, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2926 [1/2] (3.25ns)   --->   "%MemBank_B_load_483 = load i16* %MemBank_B_addr_483, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2926 'load' 'MemBank_B_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2927 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_483 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 483" [mnist_AXI_Stream.cpp:136]   --->   Operation 2927 'getelementptr' 'MemBank_Out_addr_483' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2928 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_483, i16* %MemBank_Out_addr_483, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2929 [1/1] (0.00ns)   --->   "%MemBank_B_addr_484 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 484" [mnist_AXI_Stream.cpp:136]   --->   Operation 2929 'getelementptr' 'MemBank_B_addr_484' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2930 [2/2] (3.25ns)   --->   "%MemBank_B_load_484 = load i16* %MemBank_B_addr_484, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2930 'load' 'MemBank_B_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2931 [1/1] (0.00ns)   --->   "%MemBank_B_addr_485 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 485" [mnist_AXI_Stream.cpp:136]   --->   Operation 2931 'getelementptr' 'MemBank_B_addr_485' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2932 [2/2] (3.25ns)   --->   "%MemBank_B_load_485 = load i16* %MemBank_B_addr_485, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2932 'load' 'MemBank_B_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 283 <SV = 282> <Delay = 6.50>
ST_283 : Operation 2933 [1/2] (3.25ns)   --->   "%MemBank_B_load_484 = load i16* %MemBank_B_addr_484, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2933 'load' 'MemBank_B_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2934 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_484 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 484" [mnist_AXI_Stream.cpp:136]   --->   Operation 2934 'getelementptr' 'MemBank_Out_addr_484' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2935 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_484, i16* %MemBank_Out_addr_484, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2935 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2936 [1/2] (3.25ns)   --->   "%MemBank_B_load_485 = load i16* %MemBank_B_addr_485, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2936 'load' 'MemBank_B_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2937 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_485 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 485" [mnist_AXI_Stream.cpp:136]   --->   Operation 2937 'getelementptr' 'MemBank_Out_addr_485' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2938 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_485, i16* %MemBank_Out_addr_485, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2939 [1/1] (0.00ns)   --->   "%MemBank_B_addr_486 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 486" [mnist_AXI_Stream.cpp:136]   --->   Operation 2939 'getelementptr' 'MemBank_B_addr_486' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2940 [2/2] (3.25ns)   --->   "%MemBank_B_load_486 = load i16* %MemBank_B_addr_486, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2940 'load' 'MemBank_B_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2941 [1/1] (0.00ns)   --->   "%MemBank_B_addr_487 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 487" [mnist_AXI_Stream.cpp:136]   --->   Operation 2941 'getelementptr' 'MemBank_B_addr_487' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2942 [2/2] (3.25ns)   --->   "%MemBank_B_load_487 = load i16* %MemBank_B_addr_487, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2942 'load' 'MemBank_B_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 284 <SV = 283> <Delay = 6.50>
ST_284 : Operation 2943 [1/2] (3.25ns)   --->   "%MemBank_B_load_486 = load i16* %MemBank_B_addr_486, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2943 'load' 'MemBank_B_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2944 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_486 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 486" [mnist_AXI_Stream.cpp:136]   --->   Operation 2944 'getelementptr' 'MemBank_Out_addr_486' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2945 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_486, i16* %MemBank_Out_addr_486, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2945 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2946 [1/2] (3.25ns)   --->   "%MemBank_B_load_487 = load i16* %MemBank_B_addr_487, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2946 'load' 'MemBank_B_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2947 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_487 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 487" [mnist_AXI_Stream.cpp:136]   --->   Operation 2947 'getelementptr' 'MemBank_Out_addr_487' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2948 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_487, i16* %MemBank_Out_addr_487, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2949 [1/1] (0.00ns)   --->   "%MemBank_B_addr_488 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 488" [mnist_AXI_Stream.cpp:136]   --->   Operation 2949 'getelementptr' 'MemBank_B_addr_488' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2950 [2/2] (3.25ns)   --->   "%MemBank_B_load_488 = load i16* %MemBank_B_addr_488, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2950 'load' 'MemBank_B_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2951 [1/1] (0.00ns)   --->   "%MemBank_B_addr_489 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 489" [mnist_AXI_Stream.cpp:136]   --->   Operation 2951 'getelementptr' 'MemBank_B_addr_489' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2952 [2/2] (3.25ns)   --->   "%MemBank_B_load_489 = load i16* %MemBank_B_addr_489, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2952 'load' 'MemBank_B_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 285 <SV = 284> <Delay = 6.50>
ST_285 : Operation 2953 [1/2] (3.25ns)   --->   "%MemBank_B_load_488 = load i16* %MemBank_B_addr_488, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2953 'load' 'MemBank_B_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2954 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_488 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 488" [mnist_AXI_Stream.cpp:136]   --->   Operation 2954 'getelementptr' 'MemBank_Out_addr_488' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2955 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_488, i16* %MemBank_Out_addr_488, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2955 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2956 [1/2] (3.25ns)   --->   "%MemBank_B_load_489 = load i16* %MemBank_B_addr_489, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2956 'load' 'MemBank_B_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2957 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_489 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 489" [mnist_AXI_Stream.cpp:136]   --->   Operation 2957 'getelementptr' 'MemBank_Out_addr_489' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2958 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_489, i16* %MemBank_Out_addr_489, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2959 [1/1] (0.00ns)   --->   "%MemBank_B_addr_490 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 490" [mnist_AXI_Stream.cpp:136]   --->   Operation 2959 'getelementptr' 'MemBank_B_addr_490' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2960 [2/2] (3.25ns)   --->   "%MemBank_B_load_490 = load i16* %MemBank_B_addr_490, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2960 'load' 'MemBank_B_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2961 [1/1] (0.00ns)   --->   "%MemBank_B_addr_491 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 491" [mnist_AXI_Stream.cpp:136]   --->   Operation 2961 'getelementptr' 'MemBank_B_addr_491' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2962 [2/2] (3.25ns)   --->   "%MemBank_B_load_491 = load i16* %MemBank_B_addr_491, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2962 'load' 'MemBank_B_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 286 <SV = 285> <Delay = 6.50>
ST_286 : Operation 2963 [1/2] (3.25ns)   --->   "%MemBank_B_load_490 = load i16* %MemBank_B_addr_490, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2963 'load' 'MemBank_B_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2964 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_490 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 490" [mnist_AXI_Stream.cpp:136]   --->   Operation 2964 'getelementptr' 'MemBank_Out_addr_490' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2965 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_490, i16* %MemBank_Out_addr_490, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2965 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2966 [1/2] (3.25ns)   --->   "%MemBank_B_load_491 = load i16* %MemBank_B_addr_491, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2966 'load' 'MemBank_B_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2967 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_491 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 491" [mnist_AXI_Stream.cpp:136]   --->   Operation 2967 'getelementptr' 'MemBank_Out_addr_491' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2968 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_491, i16* %MemBank_Out_addr_491, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2969 [1/1] (0.00ns)   --->   "%MemBank_B_addr_492 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 492" [mnist_AXI_Stream.cpp:136]   --->   Operation 2969 'getelementptr' 'MemBank_B_addr_492' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2970 [2/2] (3.25ns)   --->   "%MemBank_B_load_492 = load i16* %MemBank_B_addr_492, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2970 'load' 'MemBank_B_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2971 [1/1] (0.00ns)   --->   "%MemBank_B_addr_493 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 493" [mnist_AXI_Stream.cpp:136]   --->   Operation 2971 'getelementptr' 'MemBank_B_addr_493' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2972 [2/2] (3.25ns)   --->   "%MemBank_B_load_493 = load i16* %MemBank_B_addr_493, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2972 'load' 'MemBank_B_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 287 <SV = 286> <Delay = 6.50>
ST_287 : Operation 2973 [1/2] (3.25ns)   --->   "%MemBank_B_load_492 = load i16* %MemBank_B_addr_492, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2973 'load' 'MemBank_B_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2974 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_492 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 492" [mnist_AXI_Stream.cpp:136]   --->   Operation 2974 'getelementptr' 'MemBank_Out_addr_492' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2975 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_492, i16* %MemBank_Out_addr_492, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2975 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2976 [1/2] (3.25ns)   --->   "%MemBank_B_load_493 = load i16* %MemBank_B_addr_493, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2976 'load' 'MemBank_B_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2977 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_493 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 493" [mnist_AXI_Stream.cpp:136]   --->   Operation 2977 'getelementptr' 'MemBank_Out_addr_493' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2978 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_493, i16* %MemBank_Out_addr_493, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2979 [1/1] (0.00ns)   --->   "%MemBank_B_addr_494 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 494" [mnist_AXI_Stream.cpp:136]   --->   Operation 2979 'getelementptr' 'MemBank_B_addr_494' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2980 [2/2] (3.25ns)   --->   "%MemBank_B_load_494 = load i16* %MemBank_B_addr_494, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2980 'load' 'MemBank_B_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2981 [1/1] (0.00ns)   --->   "%MemBank_B_addr_495 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 495" [mnist_AXI_Stream.cpp:136]   --->   Operation 2981 'getelementptr' 'MemBank_B_addr_495' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2982 [2/2] (3.25ns)   --->   "%MemBank_B_load_495 = load i16* %MemBank_B_addr_495, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2982 'load' 'MemBank_B_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 288 <SV = 287> <Delay = 6.50>
ST_288 : Operation 2983 [1/2] (3.25ns)   --->   "%MemBank_B_load_494 = load i16* %MemBank_B_addr_494, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2983 'load' 'MemBank_B_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2984 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_494 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 494" [mnist_AXI_Stream.cpp:136]   --->   Operation 2984 'getelementptr' 'MemBank_Out_addr_494' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2985 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_494, i16* %MemBank_Out_addr_494, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2985 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2986 [1/2] (3.25ns)   --->   "%MemBank_B_load_495 = load i16* %MemBank_B_addr_495, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2986 'load' 'MemBank_B_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2987 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_495 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 495" [mnist_AXI_Stream.cpp:136]   --->   Operation 2987 'getelementptr' 'MemBank_Out_addr_495' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2988 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_495, i16* %MemBank_Out_addr_495, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2989 [1/1] (0.00ns)   --->   "%MemBank_B_addr_496 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 496" [mnist_AXI_Stream.cpp:136]   --->   Operation 2989 'getelementptr' 'MemBank_B_addr_496' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2990 [2/2] (3.25ns)   --->   "%MemBank_B_load_496 = load i16* %MemBank_B_addr_496, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2990 'load' 'MemBank_B_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2991 [1/1] (0.00ns)   --->   "%MemBank_B_addr_497 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 497" [mnist_AXI_Stream.cpp:136]   --->   Operation 2991 'getelementptr' 'MemBank_B_addr_497' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2992 [2/2] (3.25ns)   --->   "%MemBank_B_load_497 = load i16* %MemBank_B_addr_497, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2992 'load' 'MemBank_B_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 289 <SV = 288> <Delay = 6.50>
ST_289 : Operation 2993 [1/2] (3.25ns)   --->   "%MemBank_B_load_496 = load i16* %MemBank_B_addr_496, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2993 'load' 'MemBank_B_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2994 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_496 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 496" [mnist_AXI_Stream.cpp:136]   --->   Operation 2994 'getelementptr' 'MemBank_Out_addr_496' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2995 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_496, i16* %MemBank_Out_addr_496, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2995 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2996 [1/2] (3.25ns)   --->   "%MemBank_B_load_497 = load i16* %MemBank_B_addr_497, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2996 'load' 'MemBank_B_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2997 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_497 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 497" [mnist_AXI_Stream.cpp:136]   --->   Operation 2997 'getelementptr' 'MemBank_Out_addr_497' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2998 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_497, i16* %MemBank_Out_addr_497, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2998 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2999 [1/1] (0.00ns)   --->   "%MemBank_B_addr_498 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 498" [mnist_AXI_Stream.cpp:136]   --->   Operation 2999 'getelementptr' 'MemBank_B_addr_498' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3000 [2/2] (3.25ns)   --->   "%MemBank_B_load_498 = load i16* %MemBank_B_addr_498, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3000 'load' 'MemBank_B_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 3001 [1/1] (0.00ns)   --->   "%MemBank_B_addr_499 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 499" [mnist_AXI_Stream.cpp:136]   --->   Operation 3001 'getelementptr' 'MemBank_B_addr_499' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3002 [2/2] (3.25ns)   --->   "%MemBank_B_load_499 = load i16* %MemBank_B_addr_499, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3002 'load' 'MemBank_B_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 290 <SV = 289> <Delay = 6.50>
ST_290 : Operation 3003 [1/2] (3.25ns)   --->   "%MemBank_B_load_498 = load i16* %MemBank_B_addr_498, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3003 'load' 'MemBank_B_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3004 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_498 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 498" [mnist_AXI_Stream.cpp:136]   --->   Operation 3004 'getelementptr' 'MemBank_Out_addr_498' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3005 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_498, i16* %MemBank_Out_addr_498, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3006 [1/2] (3.25ns)   --->   "%MemBank_B_load_499 = load i16* %MemBank_B_addr_499, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3006 'load' 'MemBank_B_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3007 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_499 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 499" [mnist_AXI_Stream.cpp:136]   --->   Operation 3007 'getelementptr' 'MemBank_Out_addr_499' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3008 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_499, i16* %MemBank_Out_addr_499, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3009 [1/1] (0.00ns)   --->   "%MemBank_B_addr_500 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 500" [mnist_AXI_Stream.cpp:136]   --->   Operation 3009 'getelementptr' 'MemBank_B_addr_500' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3010 [2/2] (3.25ns)   --->   "%MemBank_B_load_500 = load i16* %MemBank_B_addr_500, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3010 'load' 'MemBank_B_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3011 [1/1] (0.00ns)   --->   "%MemBank_B_addr_501 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 501" [mnist_AXI_Stream.cpp:136]   --->   Operation 3011 'getelementptr' 'MemBank_B_addr_501' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3012 [2/2] (3.25ns)   --->   "%MemBank_B_load_501 = load i16* %MemBank_B_addr_501, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3012 'load' 'MemBank_B_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 291 <SV = 290> <Delay = 6.50>
ST_291 : Operation 3013 [1/2] (3.25ns)   --->   "%MemBank_B_load_500 = load i16* %MemBank_B_addr_500, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3013 'load' 'MemBank_B_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3014 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_500 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 500" [mnist_AXI_Stream.cpp:136]   --->   Operation 3014 'getelementptr' 'MemBank_Out_addr_500' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3015 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_500, i16* %MemBank_Out_addr_500, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3015 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3016 [1/2] (3.25ns)   --->   "%MemBank_B_load_501 = load i16* %MemBank_B_addr_501, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3016 'load' 'MemBank_B_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3017 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_501 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 501" [mnist_AXI_Stream.cpp:136]   --->   Operation 3017 'getelementptr' 'MemBank_Out_addr_501' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3018 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_501, i16* %MemBank_Out_addr_501, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3019 [1/1] (0.00ns)   --->   "%MemBank_B_addr_502 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 502" [mnist_AXI_Stream.cpp:136]   --->   Operation 3019 'getelementptr' 'MemBank_B_addr_502' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3020 [2/2] (3.25ns)   --->   "%MemBank_B_load_502 = load i16* %MemBank_B_addr_502, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3020 'load' 'MemBank_B_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3021 [1/1] (0.00ns)   --->   "%MemBank_B_addr_503 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 503" [mnist_AXI_Stream.cpp:136]   --->   Operation 3021 'getelementptr' 'MemBank_B_addr_503' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3022 [2/2] (3.25ns)   --->   "%MemBank_B_load_503 = load i16* %MemBank_B_addr_503, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3022 'load' 'MemBank_B_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 292 <SV = 291> <Delay = 6.50>
ST_292 : Operation 3023 [1/2] (3.25ns)   --->   "%MemBank_B_load_502 = load i16* %MemBank_B_addr_502, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3023 'load' 'MemBank_B_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3024 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_502 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 502" [mnist_AXI_Stream.cpp:136]   --->   Operation 3024 'getelementptr' 'MemBank_Out_addr_502' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3025 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_502, i16* %MemBank_Out_addr_502, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3025 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3026 [1/2] (3.25ns)   --->   "%MemBank_B_load_503 = load i16* %MemBank_B_addr_503, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3026 'load' 'MemBank_B_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3027 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_503 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 503" [mnist_AXI_Stream.cpp:136]   --->   Operation 3027 'getelementptr' 'MemBank_Out_addr_503' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3028 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_503, i16* %MemBank_Out_addr_503, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3028 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3029 [1/1] (0.00ns)   --->   "%MemBank_B_addr_504 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 504" [mnist_AXI_Stream.cpp:136]   --->   Operation 3029 'getelementptr' 'MemBank_B_addr_504' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3030 [2/2] (3.25ns)   --->   "%MemBank_B_load_504 = load i16* %MemBank_B_addr_504, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3030 'load' 'MemBank_B_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3031 [1/1] (0.00ns)   --->   "%MemBank_B_addr_505 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 505" [mnist_AXI_Stream.cpp:136]   --->   Operation 3031 'getelementptr' 'MemBank_B_addr_505' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3032 [2/2] (3.25ns)   --->   "%MemBank_B_load_505 = load i16* %MemBank_B_addr_505, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3032 'load' 'MemBank_B_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 293 <SV = 292> <Delay = 6.50>
ST_293 : Operation 3033 [1/2] (3.25ns)   --->   "%MemBank_B_load_504 = load i16* %MemBank_B_addr_504, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3033 'load' 'MemBank_B_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3034 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_504 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 504" [mnist_AXI_Stream.cpp:136]   --->   Operation 3034 'getelementptr' 'MemBank_Out_addr_504' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3035 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_504, i16* %MemBank_Out_addr_504, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3035 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3036 [1/2] (3.25ns)   --->   "%MemBank_B_load_505 = load i16* %MemBank_B_addr_505, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3036 'load' 'MemBank_B_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3037 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_505 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 505" [mnist_AXI_Stream.cpp:136]   --->   Operation 3037 'getelementptr' 'MemBank_Out_addr_505' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3038 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_505, i16* %MemBank_Out_addr_505, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3038 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3039 [1/1] (0.00ns)   --->   "%MemBank_B_addr_506 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 506" [mnist_AXI_Stream.cpp:136]   --->   Operation 3039 'getelementptr' 'MemBank_B_addr_506' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3040 [2/2] (3.25ns)   --->   "%MemBank_B_load_506 = load i16* %MemBank_B_addr_506, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3040 'load' 'MemBank_B_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3041 [1/1] (0.00ns)   --->   "%MemBank_B_addr_507 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 507" [mnist_AXI_Stream.cpp:136]   --->   Operation 3041 'getelementptr' 'MemBank_B_addr_507' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3042 [2/2] (3.25ns)   --->   "%MemBank_B_load_507 = load i16* %MemBank_B_addr_507, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3042 'load' 'MemBank_B_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 294 <SV = 293> <Delay = 6.50>
ST_294 : Operation 3043 [1/2] (3.25ns)   --->   "%MemBank_B_load_506 = load i16* %MemBank_B_addr_506, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3043 'load' 'MemBank_B_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3044 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_506 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 506" [mnist_AXI_Stream.cpp:136]   --->   Operation 3044 'getelementptr' 'MemBank_Out_addr_506' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3045 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_506, i16* %MemBank_Out_addr_506, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3045 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3046 [1/2] (3.25ns)   --->   "%MemBank_B_load_507 = load i16* %MemBank_B_addr_507, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3046 'load' 'MemBank_B_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3047 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_507 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 507" [mnist_AXI_Stream.cpp:136]   --->   Operation 3047 'getelementptr' 'MemBank_Out_addr_507' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3048 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_507, i16* %MemBank_Out_addr_507, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3049 [1/1] (0.00ns)   --->   "%MemBank_B_addr_508 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 508" [mnist_AXI_Stream.cpp:136]   --->   Operation 3049 'getelementptr' 'MemBank_B_addr_508' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3050 [2/2] (3.25ns)   --->   "%MemBank_B_load_508 = load i16* %MemBank_B_addr_508, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3050 'load' 'MemBank_B_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3051 [1/1] (0.00ns)   --->   "%MemBank_B_addr_509 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 509" [mnist_AXI_Stream.cpp:136]   --->   Operation 3051 'getelementptr' 'MemBank_B_addr_509' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3052 [2/2] (3.25ns)   --->   "%MemBank_B_load_509 = load i16* %MemBank_B_addr_509, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3052 'load' 'MemBank_B_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 295 <SV = 294> <Delay = 6.50>
ST_295 : Operation 3053 [1/2] (3.25ns)   --->   "%MemBank_B_load_508 = load i16* %MemBank_B_addr_508, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3053 'load' 'MemBank_B_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3054 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_508 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 508" [mnist_AXI_Stream.cpp:136]   --->   Operation 3054 'getelementptr' 'MemBank_Out_addr_508' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3055 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_508, i16* %MemBank_Out_addr_508, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3055 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3056 [1/2] (3.25ns)   --->   "%MemBank_B_load_509 = load i16* %MemBank_B_addr_509, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3056 'load' 'MemBank_B_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3057 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_509 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 509" [mnist_AXI_Stream.cpp:136]   --->   Operation 3057 'getelementptr' 'MemBank_Out_addr_509' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3058 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_509, i16* %MemBank_Out_addr_509, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3059 [1/1] (0.00ns)   --->   "%MemBank_B_addr_510 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 510" [mnist_AXI_Stream.cpp:136]   --->   Operation 3059 'getelementptr' 'MemBank_B_addr_510' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3060 [2/2] (3.25ns)   --->   "%MemBank_B_load_510 = load i16* %MemBank_B_addr_510, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3060 'load' 'MemBank_B_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3061 [1/1] (0.00ns)   --->   "%MemBank_B_addr_511 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 511" [mnist_AXI_Stream.cpp:136]   --->   Operation 3061 'getelementptr' 'MemBank_B_addr_511' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3062 [2/2] (3.25ns)   --->   "%MemBank_B_load_511 = load i16* %MemBank_B_addr_511, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3062 'load' 'MemBank_B_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 296 <SV = 295> <Delay = 6.50>
ST_296 : Operation 3063 [1/2] (3.25ns)   --->   "%MemBank_B_load_510 = load i16* %MemBank_B_addr_510, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3063 'load' 'MemBank_B_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3064 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_510 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 510" [mnist_AXI_Stream.cpp:136]   --->   Operation 3064 'getelementptr' 'MemBank_Out_addr_510' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3065 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_510, i16* %MemBank_Out_addr_510, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3065 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3066 [1/2] (3.25ns)   --->   "%MemBank_B_load_511 = load i16* %MemBank_B_addr_511, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3066 'load' 'MemBank_B_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3067 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_511 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 511" [mnist_AXI_Stream.cpp:136]   --->   Operation 3067 'getelementptr' 'MemBank_Out_addr_511' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3068 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_511, i16* %MemBank_Out_addr_511, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3069 [1/1] (0.00ns)   --->   "%MemBank_B_addr_512 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 512" [mnist_AXI_Stream.cpp:136]   --->   Operation 3069 'getelementptr' 'MemBank_B_addr_512' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3070 [2/2] (3.25ns)   --->   "%MemBank_B_load_512 = load i16* %MemBank_B_addr_512, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3070 'load' 'MemBank_B_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3071 [1/1] (0.00ns)   --->   "%MemBank_B_addr_513 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 513" [mnist_AXI_Stream.cpp:136]   --->   Operation 3071 'getelementptr' 'MemBank_B_addr_513' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3072 [2/2] (3.25ns)   --->   "%MemBank_B_load_513 = load i16* %MemBank_B_addr_513, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3072 'load' 'MemBank_B_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 297 <SV = 296> <Delay = 6.50>
ST_297 : Operation 3073 [1/2] (3.25ns)   --->   "%MemBank_B_load_512 = load i16* %MemBank_B_addr_512, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3073 'load' 'MemBank_B_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3074 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_512 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 512" [mnist_AXI_Stream.cpp:136]   --->   Operation 3074 'getelementptr' 'MemBank_Out_addr_512' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3075 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_512, i16* %MemBank_Out_addr_512, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3075 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3076 [1/2] (3.25ns)   --->   "%MemBank_B_load_513 = load i16* %MemBank_B_addr_513, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3076 'load' 'MemBank_B_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3077 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_513 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 513" [mnist_AXI_Stream.cpp:136]   --->   Operation 3077 'getelementptr' 'MemBank_Out_addr_513' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3078 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_513, i16* %MemBank_Out_addr_513, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3078 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3079 [1/1] (0.00ns)   --->   "%MemBank_B_addr_514 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 514" [mnist_AXI_Stream.cpp:136]   --->   Operation 3079 'getelementptr' 'MemBank_B_addr_514' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3080 [2/2] (3.25ns)   --->   "%MemBank_B_load_514 = load i16* %MemBank_B_addr_514, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3080 'load' 'MemBank_B_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3081 [1/1] (0.00ns)   --->   "%MemBank_B_addr_515 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 515" [mnist_AXI_Stream.cpp:136]   --->   Operation 3081 'getelementptr' 'MemBank_B_addr_515' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3082 [2/2] (3.25ns)   --->   "%MemBank_B_load_515 = load i16* %MemBank_B_addr_515, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3082 'load' 'MemBank_B_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 298 <SV = 297> <Delay = 6.50>
ST_298 : Operation 3083 [1/2] (3.25ns)   --->   "%MemBank_B_load_514 = load i16* %MemBank_B_addr_514, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3083 'load' 'MemBank_B_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3084 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_514 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 514" [mnist_AXI_Stream.cpp:136]   --->   Operation 3084 'getelementptr' 'MemBank_Out_addr_514' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3085 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_514, i16* %MemBank_Out_addr_514, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3085 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3086 [1/2] (3.25ns)   --->   "%MemBank_B_load_515 = load i16* %MemBank_B_addr_515, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3086 'load' 'MemBank_B_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3087 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_515 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 515" [mnist_AXI_Stream.cpp:136]   --->   Operation 3087 'getelementptr' 'MemBank_Out_addr_515' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3088 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_515, i16* %MemBank_Out_addr_515, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3089 [1/1] (0.00ns)   --->   "%MemBank_B_addr_516 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 516" [mnist_AXI_Stream.cpp:136]   --->   Operation 3089 'getelementptr' 'MemBank_B_addr_516' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3090 [2/2] (3.25ns)   --->   "%MemBank_B_load_516 = load i16* %MemBank_B_addr_516, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3090 'load' 'MemBank_B_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3091 [1/1] (0.00ns)   --->   "%MemBank_B_addr_517 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 517" [mnist_AXI_Stream.cpp:136]   --->   Operation 3091 'getelementptr' 'MemBank_B_addr_517' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3092 [2/2] (3.25ns)   --->   "%MemBank_B_load_517 = load i16* %MemBank_B_addr_517, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3092 'load' 'MemBank_B_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 299 <SV = 298> <Delay = 6.50>
ST_299 : Operation 3093 [1/2] (3.25ns)   --->   "%MemBank_B_load_516 = load i16* %MemBank_B_addr_516, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3093 'load' 'MemBank_B_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3094 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_516 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 516" [mnist_AXI_Stream.cpp:136]   --->   Operation 3094 'getelementptr' 'MemBank_Out_addr_516' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3095 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_516, i16* %MemBank_Out_addr_516, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3095 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3096 [1/2] (3.25ns)   --->   "%MemBank_B_load_517 = load i16* %MemBank_B_addr_517, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3096 'load' 'MemBank_B_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3097 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_517 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 517" [mnist_AXI_Stream.cpp:136]   --->   Operation 3097 'getelementptr' 'MemBank_Out_addr_517' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3098 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_517, i16* %MemBank_Out_addr_517, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3099 [1/1] (0.00ns)   --->   "%MemBank_B_addr_518 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 518" [mnist_AXI_Stream.cpp:136]   --->   Operation 3099 'getelementptr' 'MemBank_B_addr_518' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3100 [2/2] (3.25ns)   --->   "%MemBank_B_load_518 = load i16* %MemBank_B_addr_518, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3100 'load' 'MemBank_B_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3101 [1/1] (0.00ns)   --->   "%MemBank_B_addr_519 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 519" [mnist_AXI_Stream.cpp:136]   --->   Operation 3101 'getelementptr' 'MemBank_B_addr_519' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3102 [2/2] (3.25ns)   --->   "%MemBank_B_load_519 = load i16* %MemBank_B_addr_519, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3102 'load' 'MemBank_B_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 300 <SV = 299> <Delay = 6.50>
ST_300 : Operation 3103 [1/2] (3.25ns)   --->   "%MemBank_B_load_518 = load i16* %MemBank_B_addr_518, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3103 'load' 'MemBank_B_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3104 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_518 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 518" [mnist_AXI_Stream.cpp:136]   --->   Operation 3104 'getelementptr' 'MemBank_Out_addr_518' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3105 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_518, i16* %MemBank_Out_addr_518, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3106 [1/2] (3.25ns)   --->   "%MemBank_B_load_519 = load i16* %MemBank_B_addr_519, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3106 'load' 'MemBank_B_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3107 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_519 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 519" [mnist_AXI_Stream.cpp:136]   --->   Operation 3107 'getelementptr' 'MemBank_Out_addr_519' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3108 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_519, i16* %MemBank_Out_addr_519, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3109 [1/1] (0.00ns)   --->   "%MemBank_B_addr_520 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 520" [mnist_AXI_Stream.cpp:136]   --->   Operation 3109 'getelementptr' 'MemBank_B_addr_520' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3110 [2/2] (3.25ns)   --->   "%MemBank_B_load_520 = load i16* %MemBank_B_addr_520, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3110 'load' 'MemBank_B_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3111 [1/1] (0.00ns)   --->   "%MemBank_B_addr_521 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 521" [mnist_AXI_Stream.cpp:136]   --->   Operation 3111 'getelementptr' 'MemBank_B_addr_521' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3112 [2/2] (3.25ns)   --->   "%MemBank_B_load_521 = load i16* %MemBank_B_addr_521, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3112 'load' 'MemBank_B_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 301 <SV = 300> <Delay = 6.50>
ST_301 : Operation 3113 [1/2] (3.25ns)   --->   "%MemBank_B_load_520 = load i16* %MemBank_B_addr_520, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3113 'load' 'MemBank_B_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3114 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_520 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 520" [mnist_AXI_Stream.cpp:136]   --->   Operation 3114 'getelementptr' 'MemBank_Out_addr_520' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3115 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_520, i16* %MemBank_Out_addr_520, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3116 [1/2] (3.25ns)   --->   "%MemBank_B_load_521 = load i16* %MemBank_B_addr_521, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3116 'load' 'MemBank_B_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3117 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_521 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 521" [mnist_AXI_Stream.cpp:136]   --->   Operation 3117 'getelementptr' 'MemBank_Out_addr_521' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3118 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_521, i16* %MemBank_Out_addr_521, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3119 [1/1] (0.00ns)   --->   "%MemBank_B_addr_522 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 522" [mnist_AXI_Stream.cpp:136]   --->   Operation 3119 'getelementptr' 'MemBank_B_addr_522' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3120 [2/2] (3.25ns)   --->   "%MemBank_B_load_522 = load i16* %MemBank_B_addr_522, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3120 'load' 'MemBank_B_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3121 [1/1] (0.00ns)   --->   "%MemBank_B_addr_523 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 523" [mnist_AXI_Stream.cpp:136]   --->   Operation 3121 'getelementptr' 'MemBank_B_addr_523' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3122 [2/2] (3.25ns)   --->   "%MemBank_B_load_523 = load i16* %MemBank_B_addr_523, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3122 'load' 'MemBank_B_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 302 <SV = 301> <Delay = 6.50>
ST_302 : Operation 3123 [1/2] (3.25ns)   --->   "%MemBank_B_load_522 = load i16* %MemBank_B_addr_522, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3123 'load' 'MemBank_B_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3124 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_522 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 522" [mnist_AXI_Stream.cpp:136]   --->   Operation 3124 'getelementptr' 'MemBank_Out_addr_522' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3125 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_522, i16* %MemBank_Out_addr_522, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3126 [1/2] (3.25ns)   --->   "%MemBank_B_load_523 = load i16* %MemBank_B_addr_523, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3126 'load' 'MemBank_B_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3127 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_523 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 523" [mnist_AXI_Stream.cpp:136]   --->   Operation 3127 'getelementptr' 'MemBank_Out_addr_523' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3128 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_523, i16* %MemBank_Out_addr_523, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3129 [1/1] (0.00ns)   --->   "%MemBank_B_addr_524 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 524" [mnist_AXI_Stream.cpp:136]   --->   Operation 3129 'getelementptr' 'MemBank_B_addr_524' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3130 [2/2] (3.25ns)   --->   "%MemBank_B_load_524 = load i16* %MemBank_B_addr_524, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3130 'load' 'MemBank_B_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3131 [1/1] (0.00ns)   --->   "%MemBank_B_addr_525 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 525" [mnist_AXI_Stream.cpp:136]   --->   Operation 3131 'getelementptr' 'MemBank_B_addr_525' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3132 [2/2] (3.25ns)   --->   "%MemBank_B_load_525 = load i16* %MemBank_B_addr_525, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3132 'load' 'MemBank_B_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 303 <SV = 302> <Delay = 6.50>
ST_303 : Operation 3133 [1/2] (3.25ns)   --->   "%MemBank_B_load_524 = load i16* %MemBank_B_addr_524, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3133 'load' 'MemBank_B_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3134 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_524 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 524" [mnist_AXI_Stream.cpp:136]   --->   Operation 3134 'getelementptr' 'MemBank_Out_addr_524' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3135 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_524, i16* %MemBank_Out_addr_524, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3136 [1/2] (3.25ns)   --->   "%MemBank_B_load_525 = load i16* %MemBank_B_addr_525, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3136 'load' 'MemBank_B_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3137 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_525 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 525" [mnist_AXI_Stream.cpp:136]   --->   Operation 3137 'getelementptr' 'MemBank_Out_addr_525' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3138 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_525, i16* %MemBank_Out_addr_525, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3139 [1/1] (0.00ns)   --->   "%MemBank_B_addr_526 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 526" [mnist_AXI_Stream.cpp:136]   --->   Operation 3139 'getelementptr' 'MemBank_B_addr_526' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3140 [2/2] (3.25ns)   --->   "%MemBank_B_load_526 = load i16* %MemBank_B_addr_526, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3140 'load' 'MemBank_B_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3141 [1/1] (0.00ns)   --->   "%MemBank_B_addr_527 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 527" [mnist_AXI_Stream.cpp:136]   --->   Operation 3141 'getelementptr' 'MemBank_B_addr_527' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3142 [2/2] (3.25ns)   --->   "%MemBank_B_load_527 = load i16* %MemBank_B_addr_527, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3142 'load' 'MemBank_B_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 304 <SV = 303> <Delay = 6.50>
ST_304 : Operation 3143 [1/2] (3.25ns)   --->   "%MemBank_B_load_526 = load i16* %MemBank_B_addr_526, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3143 'load' 'MemBank_B_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3144 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_526 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 526" [mnist_AXI_Stream.cpp:136]   --->   Operation 3144 'getelementptr' 'MemBank_Out_addr_526' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3145 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_526, i16* %MemBank_Out_addr_526, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3146 [1/2] (3.25ns)   --->   "%MemBank_B_load_527 = load i16* %MemBank_B_addr_527, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3146 'load' 'MemBank_B_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3147 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_527 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 527" [mnist_AXI_Stream.cpp:136]   --->   Operation 3147 'getelementptr' 'MemBank_Out_addr_527' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3148 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_527, i16* %MemBank_Out_addr_527, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3149 [1/1] (0.00ns)   --->   "%MemBank_B_addr_528 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 528" [mnist_AXI_Stream.cpp:136]   --->   Operation 3149 'getelementptr' 'MemBank_B_addr_528' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3150 [2/2] (3.25ns)   --->   "%MemBank_B_load_528 = load i16* %MemBank_B_addr_528, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3150 'load' 'MemBank_B_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3151 [1/1] (0.00ns)   --->   "%MemBank_B_addr_529 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 529" [mnist_AXI_Stream.cpp:136]   --->   Operation 3151 'getelementptr' 'MemBank_B_addr_529' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3152 [2/2] (3.25ns)   --->   "%MemBank_B_load_529 = load i16* %MemBank_B_addr_529, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3152 'load' 'MemBank_B_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 305 <SV = 304> <Delay = 6.50>
ST_305 : Operation 3153 [1/2] (3.25ns)   --->   "%MemBank_B_load_528 = load i16* %MemBank_B_addr_528, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3153 'load' 'MemBank_B_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3154 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_528 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 528" [mnist_AXI_Stream.cpp:136]   --->   Operation 3154 'getelementptr' 'MemBank_Out_addr_528' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3155 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_528, i16* %MemBank_Out_addr_528, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3156 [1/2] (3.25ns)   --->   "%MemBank_B_load_529 = load i16* %MemBank_B_addr_529, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3156 'load' 'MemBank_B_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3157 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_529 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 529" [mnist_AXI_Stream.cpp:136]   --->   Operation 3157 'getelementptr' 'MemBank_Out_addr_529' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3158 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_529, i16* %MemBank_Out_addr_529, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3159 [1/1] (0.00ns)   --->   "%MemBank_B_addr_530 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 530" [mnist_AXI_Stream.cpp:136]   --->   Operation 3159 'getelementptr' 'MemBank_B_addr_530' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3160 [2/2] (3.25ns)   --->   "%MemBank_B_load_530 = load i16* %MemBank_B_addr_530, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3160 'load' 'MemBank_B_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3161 [1/1] (0.00ns)   --->   "%MemBank_B_addr_531 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 531" [mnist_AXI_Stream.cpp:136]   --->   Operation 3161 'getelementptr' 'MemBank_B_addr_531' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3162 [2/2] (3.25ns)   --->   "%MemBank_B_load_531 = load i16* %MemBank_B_addr_531, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3162 'load' 'MemBank_B_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 306 <SV = 305> <Delay = 6.50>
ST_306 : Operation 3163 [1/2] (3.25ns)   --->   "%MemBank_B_load_530 = load i16* %MemBank_B_addr_530, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3163 'load' 'MemBank_B_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3164 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_530 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 530" [mnist_AXI_Stream.cpp:136]   --->   Operation 3164 'getelementptr' 'MemBank_Out_addr_530' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3165 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_530, i16* %MemBank_Out_addr_530, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3166 [1/2] (3.25ns)   --->   "%MemBank_B_load_531 = load i16* %MemBank_B_addr_531, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3166 'load' 'MemBank_B_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3167 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_531 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 531" [mnist_AXI_Stream.cpp:136]   --->   Operation 3167 'getelementptr' 'MemBank_Out_addr_531' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3168 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_531, i16* %MemBank_Out_addr_531, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3169 [1/1] (0.00ns)   --->   "%MemBank_B_addr_532 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 532" [mnist_AXI_Stream.cpp:136]   --->   Operation 3169 'getelementptr' 'MemBank_B_addr_532' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3170 [2/2] (3.25ns)   --->   "%MemBank_B_load_532 = load i16* %MemBank_B_addr_532, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3170 'load' 'MemBank_B_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3171 [1/1] (0.00ns)   --->   "%MemBank_B_addr_533 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 533" [mnist_AXI_Stream.cpp:136]   --->   Operation 3171 'getelementptr' 'MemBank_B_addr_533' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3172 [2/2] (3.25ns)   --->   "%MemBank_B_load_533 = load i16* %MemBank_B_addr_533, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3172 'load' 'MemBank_B_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 307 <SV = 306> <Delay = 6.50>
ST_307 : Operation 3173 [1/2] (3.25ns)   --->   "%MemBank_B_load_532 = load i16* %MemBank_B_addr_532, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3173 'load' 'MemBank_B_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3174 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_532 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 532" [mnist_AXI_Stream.cpp:136]   --->   Operation 3174 'getelementptr' 'MemBank_Out_addr_532' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3175 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_532, i16* %MemBank_Out_addr_532, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3175 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3176 [1/2] (3.25ns)   --->   "%MemBank_B_load_533 = load i16* %MemBank_B_addr_533, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3176 'load' 'MemBank_B_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3177 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_533 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 533" [mnist_AXI_Stream.cpp:136]   --->   Operation 3177 'getelementptr' 'MemBank_Out_addr_533' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3178 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_533, i16* %MemBank_Out_addr_533, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3179 [1/1] (0.00ns)   --->   "%MemBank_B_addr_534 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 534" [mnist_AXI_Stream.cpp:136]   --->   Operation 3179 'getelementptr' 'MemBank_B_addr_534' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3180 [2/2] (3.25ns)   --->   "%MemBank_B_load_534 = load i16* %MemBank_B_addr_534, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3180 'load' 'MemBank_B_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3181 [1/1] (0.00ns)   --->   "%MemBank_B_addr_535 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 535" [mnist_AXI_Stream.cpp:136]   --->   Operation 3181 'getelementptr' 'MemBank_B_addr_535' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3182 [2/2] (3.25ns)   --->   "%MemBank_B_load_535 = load i16* %MemBank_B_addr_535, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3182 'load' 'MemBank_B_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 308 <SV = 307> <Delay = 6.50>
ST_308 : Operation 3183 [1/2] (3.25ns)   --->   "%MemBank_B_load_534 = load i16* %MemBank_B_addr_534, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3183 'load' 'MemBank_B_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3184 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_534 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 534" [mnist_AXI_Stream.cpp:136]   --->   Operation 3184 'getelementptr' 'MemBank_Out_addr_534' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3185 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_534, i16* %MemBank_Out_addr_534, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3186 [1/2] (3.25ns)   --->   "%MemBank_B_load_535 = load i16* %MemBank_B_addr_535, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3186 'load' 'MemBank_B_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3187 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_535 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 535" [mnist_AXI_Stream.cpp:136]   --->   Operation 3187 'getelementptr' 'MemBank_Out_addr_535' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3188 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_535, i16* %MemBank_Out_addr_535, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3189 [1/1] (0.00ns)   --->   "%MemBank_B_addr_536 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 536" [mnist_AXI_Stream.cpp:136]   --->   Operation 3189 'getelementptr' 'MemBank_B_addr_536' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3190 [2/2] (3.25ns)   --->   "%MemBank_B_load_536 = load i16* %MemBank_B_addr_536, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3190 'load' 'MemBank_B_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3191 [1/1] (0.00ns)   --->   "%MemBank_B_addr_537 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 537" [mnist_AXI_Stream.cpp:136]   --->   Operation 3191 'getelementptr' 'MemBank_B_addr_537' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3192 [2/2] (3.25ns)   --->   "%MemBank_B_load_537 = load i16* %MemBank_B_addr_537, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3192 'load' 'MemBank_B_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 309 <SV = 308> <Delay = 6.50>
ST_309 : Operation 3193 [1/2] (3.25ns)   --->   "%MemBank_B_load_536 = load i16* %MemBank_B_addr_536, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3193 'load' 'MemBank_B_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3194 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_536 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 536" [mnist_AXI_Stream.cpp:136]   --->   Operation 3194 'getelementptr' 'MemBank_Out_addr_536' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3195 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_536, i16* %MemBank_Out_addr_536, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3196 [1/2] (3.25ns)   --->   "%MemBank_B_load_537 = load i16* %MemBank_B_addr_537, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3196 'load' 'MemBank_B_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3197 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_537 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 537" [mnist_AXI_Stream.cpp:136]   --->   Operation 3197 'getelementptr' 'MemBank_Out_addr_537' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3198 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_537, i16* %MemBank_Out_addr_537, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3199 [1/1] (0.00ns)   --->   "%MemBank_B_addr_538 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 538" [mnist_AXI_Stream.cpp:136]   --->   Operation 3199 'getelementptr' 'MemBank_B_addr_538' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3200 [2/2] (3.25ns)   --->   "%MemBank_B_load_538 = load i16* %MemBank_B_addr_538, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3200 'load' 'MemBank_B_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3201 [1/1] (0.00ns)   --->   "%MemBank_B_addr_539 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 539" [mnist_AXI_Stream.cpp:136]   --->   Operation 3201 'getelementptr' 'MemBank_B_addr_539' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3202 [2/2] (3.25ns)   --->   "%MemBank_B_load_539 = load i16* %MemBank_B_addr_539, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3202 'load' 'MemBank_B_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 310 <SV = 309> <Delay = 6.50>
ST_310 : Operation 3203 [1/2] (3.25ns)   --->   "%MemBank_B_load_538 = load i16* %MemBank_B_addr_538, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3203 'load' 'MemBank_B_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3204 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_538 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 538" [mnist_AXI_Stream.cpp:136]   --->   Operation 3204 'getelementptr' 'MemBank_Out_addr_538' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3205 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_538, i16* %MemBank_Out_addr_538, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3206 [1/2] (3.25ns)   --->   "%MemBank_B_load_539 = load i16* %MemBank_B_addr_539, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3206 'load' 'MemBank_B_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3207 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_539 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 539" [mnist_AXI_Stream.cpp:136]   --->   Operation 3207 'getelementptr' 'MemBank_Out_addr_539' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3208 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_539, i16* %MemBank_Out_addr_539, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3209 [1/1] (0.00ns)   --->   "%MemBank_B_addr_540 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 540" [mnist_AXI_Stream.cpp:136]   --->   Operation 3209 'getelementptr' 'MemBank_B_addr_540' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3210 [2/2] (3.25ns)   --->   "%MemBank_B_load_540 = load i16* %MemBank_B_addr_540, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3210 'load' 'MemBank_B_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3211 [1/1] (0.00ns)   --->   "%MemBank_B_addr_541 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 541" [mnist_AXI_Stream.cpp:136]   --->   Operation 3211 'getelementptr' 'MemBank_B_addr_541' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3212 [2/2] (3.25ns)   --->   "%MemBank_B_load_541 = load i16* %MemBank_B_addr_541, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3212 'load' 'MemBank_B_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 311 <SV = 310> <Delay = 6.50>
ST_311 : Operation 3213 [1/2] (3.25ns)   --->   "%MemBank_B_load_540 = load i16* %MemBank_B_addr_540, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3213 'load' 'MemBank_B_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3214 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_540 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 540" [mnist_AXI_Stream.cpp:136]   --->   Operation 3214 'getelementptr' 'MemBank_Out_addr_540' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3215 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_540, i16* %MemBank_Out_addr_540, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3216 [1/2] (3.25ns)   --->   "%MemBank_B_load_541 = load i16* %MemBank_B_addr_541, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3216 'load' 'MemBank_B_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3217 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_541 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 541" [mnist_AXI_Stream.cpp:136]   --->   Operation 3217 'getelementptr' 'MemBank_Out_addr_541' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3218 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_541, i16* %MemBank_Out_addr_541, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3219 [1/1] (0.00ns)   --->   "%MemBank_B_addr_542 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 542" [mnist_AXI_Stream.cpp:136]   --->   Operation 3219 'getelementptr' 'MemBank_B_addr_542' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3220 [2/2] (3.25ns)   --->   "%MemBank_B_load_542 = load i16* %MemBank_B_addr_542, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3220 'load' 'MemBank_B_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3221 [1/1] (0.00ns)   --->   "%MemBank_B_addr_543 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 543" [mnist_AXI_Stream.cpp:136]   --->   Operation 3221 'getelementptr' 'MemBank_B_addr_543' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3222 [2/2] (3.25ns)   --->   "%MemBank_B_load_543 = load i16* %MemBank_B_addr_543, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3222 'load' 'MemBank_B_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 312 <SV = 311> <Delay = 6.50>
ST_312 : Operation 3223 [1/2] (3.25ns)   --->   "%MemBank_B_load_542 = load i16* %MemBank_B_addr_542, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3223 'load' 'MemBank_B_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3224 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_542 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 542" [mnist_AXI_Stream.cpp:136]   --->   Operation 3224 'getelementptr' 'MemBank_Out_addr_542' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3225 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_542, i16* %MemBank_Out_addr_542, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3226 [1/2] (3.25ns)   --->   "%MemBank_B_load_543 = load i16* %MemBank_B_addr_543, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3226 'load' 'MemBank_B_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3227 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_543 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 543" [mnist_AXI_Stream.cpp:136]   --->   Operation 3227 'getelementptr' 'MemBank_Out_addr_543' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3228 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_543, i16* %MemBank_Out_addr_543, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3229 [1/1] (0.00ns)   --->   "%MemBank_B_addr_544 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 544" [mnist_AXI_Stream.cpp:136]   --->   Operation 3229 'getelementptr' 'MemBank_B_addr_544' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3230 [2/2] (3.25ns)   --->   "%MemBank_B_load_544 = load i16* %MemBank_B_addr_544, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3230 'load' 'MemBank_B_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3231 [1/1] (0.00ns)   --->   "%MemBank_B_addr_545 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 545" [mnist_AXI_Stream.cpp:136]   --->   Operation 3231 'getelementptr' 'MemBank_B_addr_545' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3232 [2/2] (3.25ns)   --->   "%MemBank_B_load_545 = load i16* %MemBank_B_addr_545, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3232 'load' 'MemBank_B_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 313 <SV = 312> <Delay = 6.50>
ST_313 : Operation 3233 [1/2] (3.25ns)   --->   "%MemBank_B_load_544 = load i16* %MemBank_B_addr_544, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3233 'load' 'MemBank_B_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3234 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_544 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 544" [mnist_AXI_Stream.cpp:136]   --->   Operation 3234 'getelementptr' 'MemBank_Out_addr_544' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3235 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_544, i16* %MemBank_Out_addr_544, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3236 [1/2] (3.25ns)   --->   "%MemBank_B_load_545 = load i16* %MemBank_B_addr_545, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3236 'load' 'MemBank_B_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3237 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_545 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 545" [mnist_AXI_Stream.cpp:136]   --->   Operation 3237 'getelementptr' 'MemBank_Out_addr_545' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3238 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_545, i16* %MemBank_Out_addr_545, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3239 [1/1] (0.00ns)   --->   "%MemBank_B_addr_546 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 546" [mnist_AXI_Stream.cpp:136]   --->   Operation 3239 'getelementptr' 'MemBank_B_addr_546' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3240 [2/2] (3.25ns)   --->   "%MemBank_B_load_546 = load i16* %MemBank_B_addr_546, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3240 'load' 'MemBank_B_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3241 [1/1] (0.00ns)   --->   "%MemBank_B_addr_547 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 547" [mnist_AXI_Stream.cpp:136]   --->   Operation 3241 'getelementptr' 'MemBank_B_addr_547' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3242 [2/2] (3.25ns)   --->   "%MemBank_B_load_547 = load i16* %MemBank_B_addr_547, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3242 'load' 'MemBank_B_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 314 <SV = 313> <Delay = 6.50>
ST_314 : Operation 3243 [1/2] (3.25ns)   --->   "%MemBank_B_load_546 = load i16* %MemBank_B_addr_546, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3243 'load' 'MemBank_B_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3244 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_546 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 546" [mnist_AXI_Stream.cpp:136]   --->   Operation 3244 'getelementptr' 'MemBank_Out_addr_546' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3245 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_546, i16* %MemBank_Out_addr_546, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3246 [1/2] (3.25ns)   --->   "%MemBank_B_load_547 = load i16* %MemBank_B_addr_547, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3246 'load' 'MemBank_B_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3247 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_547 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 547" [mnist_AXI_Stream.cpp:136]   --->   Operation 3247 'getelementptr' 'MemBank_Out_addr_547' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3248 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_547, i16* %MemBank_Out_addr_547, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3249 [1/1] (0.00ns)   --->   "%MemBank_B_addr_548 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 548" [mnist_AXI_Stream.cpp:136]   --->   Operation 3249 'getelementptr' 'MemBank_B_addr_548' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3250 [2/2] (3.25ns)   --->   "%MemBank_B_load_548 = load i16* %MemBank_B_addr_548, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3250 'load' 'MemBank_B_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3251 [1/1] (0.00ns)   --->   "%MemBank_B_addr_549 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 549" [mnist_AXI_Stream.cpp:136]   --->   Operation 3251 'getelementptr' 'MemBank_B_addr_549' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3252 [2/2] (3.25ns)   --->   "%MemBank_B_load_549 = load i16* %MemBank_B_addr_549, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3252 'load' 'MemBank_B_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 315 <SV = 314> <Delay = 6.50>
ST_315 : Operation 3253 [1/2] (3.25ns)   --->   "%MemBank_B_load_548 = load i16* %MemBank_B_addr_548, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3253 'load' 'MemBank_B_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3254 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_548 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 548" [mnist_AXI_Stream.cpp:136]   --->   Operation 3254 'getelementptr' 'MemBank_Out_addr_548' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3255 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_548, i16* %MemBank_Out_addr_548, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3255 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3256 [1/2] (3.25ns)   --->   "%MemBank_B_load_549 = load i16* %MemBank_B_addr_549, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3256 'load' 'MemBank_B_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3257 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_549 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 549" [mnist_AXI_Stream.cpp:136]   --->   Operation 3257 'getelementptr' 'MemBank_Out_addr_549' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3258 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_549, i16* %MemBank_Out_addr_549, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3259 [1/1] (0.00ns)   --->   "%MemBank_B_addr_550 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 550" [mnist_AXI_Stream.cpp:136]   --->   Operation 3259 'getelementptr' 'MemBank_B_addr_550' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3260 [2/2] (3.25ns)   --->   "%MemBank_B_load_550 = load i16* %MemBank_B_addr_550, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3260 'load' 'MemBank_B_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3261 [1/1] (0.00ns)   --->   "%MemBank_B_addr_551 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 551" [mnist_AXI_Stream.cpp:136]   --->   Operation 3261 'getelementptr' 'MemBank_B_addr_551' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3262 [2/2] (3.25ns)   --->   "%MemBank_B_load_551 = load i16* %MemBank_B_addr_551, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3262 'load' 'MemBank_B_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 316 <SV = 315> <Delay = 6.50>
ST_316 : Operation 3263 [1/2] (3.25ns)   --->   "%MemBank_B_load_550 = load i16* %MemBank_B_addr_550, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3263 'load' 'MemBank_B_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3264 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_550 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 550" [mnist_AXI_Stream.cpp:136]   --->   Operation 3264 'getelementptr' 'MemBank_Out_addr_550' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3265 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_550, i16* %MemBank_Out_addr_550, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3266 [1/2] (3.25ns)   --->   "%MemBank_B_load_551 = load i16* %MemBank_B_addr_551, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3266 'load' 'MemBank_B_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3267 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_551 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 551" [mnist_AXI_Stream.cpp:136]   --->   Operation 3267 'getelementptr' 'MemBank_Out_addr_551' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3268 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_551, i16* %MemBank_Out_addr_551, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3269 [1/1] (0.00ns)   --->   "%MemBank_B_addr_552 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 552" [mnist_AXI_Stream.cpp:136]   --->   Operation 3269 'getelementptr' 'MemBank_B_addr_552' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3270 [2/2] (3.25ns)   --->   "%MemBank_B_load_552 = load i16* %MemBank_B_addr_552, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3270 'load' 'MemBank_B_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3271 [1/1] (0.00ns)   --->   "%MemBank_B_addr_553 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 553" [mnist_AXI_Stream.cpp:136]   --->   Operation 3271 'getelementptr' 'MemBank_B_addr_553' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3272 [2/2] (3.25ns)   --->   "%MemBank_B_load_553 = load i16* %MemBank_B_addr_553, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3272 'load' 'MemBank_B_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 317 <SV = 316> <Delay = 6.50>
ST_317 : Operation 3273 [1/2] (3.25ns)   --->   "%MemBank_B_load_552 = load i16* %MemBank_B_addr_552, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3273 'load' 'MemBank_B_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3274 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_552 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 552" [mnist_AXI_Stream.cpp:136]   --->   Operation 3274 'getelementptr' 'MemBank_Out_addr_552' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3275 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_552, i16* %MemBank_Out_addr_552, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3275 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3276 [1/2] (3.25ns)   --->   "%MemBank_B_load_553 = load i16* %MemBank_B_addr_553, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3276 'load' 'MemBank_B_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3277 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_553 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 553" [mnist_AXI_Stream.cpp:136]   --->   Operation 3277 'getelementptr' 'MemBank_Out_addr_553' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3278 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_553, i16* %MemBank_Out_addr_553, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3279 [1/1] (0.00ns)   --->   "%MemBank_B_addr_554 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 554" [mnist_AXI_Stream.cpp:136]   --->   Operation 3279 'getelementptr' 'MemBank_B_addr_554' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3280 [2/2] (3.25ns)   --->   "%MemBank_B_load_554 = load i16* %MemBank_B_addr_554, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3280 'load' 'MemBank_B_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3281 [1/1] (0.00ns)   --->   "%MemBank_B_addr_555 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 555" [mnist_AXI_Stream.cpp:136]   --->   Operation 3281 'getelementptr' 'MemBank_B_addr_555' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3282 [2/2] (3.25ns)   --->   "%MemBank_B_load_555 = load i16* %MemBank_B_addr_555, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3282 'load' 'MemBank_B_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 318 <SV = 317> <Delay = 6.50>
ST_318 : Operation 3283 [1/2] (3.25ns)   --->   "%MemBank_B_load_554 = load i16* %MemBank_B_addr_554, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3283 'load' 'MemBank_B_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3284 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_554 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 554" [mnist_AXI_Stream.cpp:136]   --->   Operation 3284 'getelementptr' 'MemBank_Out_addr_554' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3285 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_554, i16* %MemBank_Out_addr_554, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3286 [1/2] (3.25ns)   --->   "%MemBank_B_load_555 = load i16* %MemBank_B_addr_555, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3286 'load' 'MemBank_B_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3287 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_555 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 555" [mnist_AXI_Stream.cpp:136]   --->   Operation 3287 'getelementptr' 'MemBank_Out_addr_555' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3288 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_555, i16* %MemBank_Out_addr_555, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3289 [1/1] (0.00ns)   --->   "%MemBank_B_addr_556 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 556" [mnist_AXI_Stream.cpp:136]   --->   Operation 3289 'getelementptr' 'MemBank_B_addr_556' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3290 [2/2] (3.25ns)   --->   "%MemBank_B_load_556 = load i16* %MemBank_B_addr_556, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3290 'load' 'MemBank_B_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3291 [1/1] (0.00ns)   --->   "%MemBank_B_addr_557 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 557" [mnist_AXI_Stream.cpp:136]   --->   Operation 3291 'getelementptr' 'MemBank_B_addr_557' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3292 [2/2] (3.25ns)   --->   "%MemBank_B_load_557 = load i16* %MemBank_B_addr_557, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3292 'load' 'MemBank_B_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 319 <SV = 318> <Delay = 6.50>
ST_319 : Operation 3293 [1/2] (3.25ns)   --->   "%MemBank_B_load_556 = load i16* %MemBank_B_addr_556, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3293 'load' 'MemBank_B_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3294 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_556 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 556" [mnist_AXI_Stream.cpp:136]   --->   Operation 3294 'getelementptr' 'MemBank_Out_addr_556' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3295 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_556, i16* %MemBank_Out_addr_556, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3295 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3296 [1/2] (3.25ns)   --->   "%MemBank_B_load_557 = load i16* %MemBank_B_addr_557, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3296 'load' 'MemBank_B_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3297 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_557 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 557" [mnist_AXI_Stream.cpp:136]   --->   Operation 3297 'getelementptr' 'MemBank_Out_addr_557' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3298 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_557, i16* %MemBank_Out_addr_557, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3299 [1/1] (0.00ns)   --->   "%MemBank_B_addr_558 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 558" [mnist_AXI_Stream.cpp:136]   --->   Operation 3299 'getelementptr' 'MemBank_B_addr_558' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3300 [2/2] (3.25ns)   --->   "%MemBank_B_load_558 = load i16* %MemBank_B_addr_558, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3300 'load' 'MemBank_B_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3301 [1/1] (0.00ns)   --->   "%MemBank_B_addr_559 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 559" [mnist_AXI_Stream.cpp:136]   --->   Operation 3301 'getelementptr' 'MemBank_B_addr_559' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3302 [2/2] (3.25ns)   --->   "%MemBank_B_load_559 = load i16* %MemBank_B_addr_559, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3302 'load' 'MemBank_B_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 320 <SV = 319> <Delay = 6.50>
ST_320 : Operation 3303 [1/2] (3.25ns)   --->   "%MemBank_B_load_558 = load i16* %MemBank_B_addr_558, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3303 'load' 'MemBank_B_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3304 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_558 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 558" [mnist_AXI_Stream.cpp:136]   --->   Operation 3304 'getelementptr' 'MemBank_Out_addr_558' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3305 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_558, i16* %MemBank_Out_addr_558, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3305 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3306 [1/2] (3.25ns)   --->   "%MemBank_B_load_559 = load i16* %MemBank_B_addr_559, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3306 'load' 'MemBank_B_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3307 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_559 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 559" [mnist_AXI_Stream.cpp:136]   --->   Operation 3307 'getelementptr' 'MemBank_Out_addr_559' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3308 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_559, i16* %MemBank_Out_addr_559, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3308 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3309 [1/1] (0.00ns)   --->   "%MemBank_B_addr_560 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 560" [mnist_AXI_Stream.cpp:136]   --->   Operation 3309 'getelementptr' 'MemBank_B_addr_560' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3310 [2/2] (3.25ns)   --->   "%MemBank_B_load_560 = load i16* %MemBank_B_addr_560, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3310 'load' 'MemBank_B_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3311 [1/1] (0.00ns)   --->   "%MemBank_B_addr_561 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 561" [mnist_AXI_Stream.cpp:136]   --->   Operation 3311 'getelementptr' 'MemBank_B_addr_561' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3312 [2/2] (3.25ns)   --->   "%MemBank_B_load_561 = load i16* %MemBank_B_addr_561, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3312 'load' 'MemBank_B_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 321 <SV = 320> <Delay = 6.50>
ST_321 : Operation 3313 [1/2] (3.25ns)   --->   "%MemBank_B_load_560 = load i16* %MemBank_B_addr_560, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3313 'load' 'MemBank_B_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3314 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_560 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 560" [mnist_AXI_Stream.cpp:136]   --->   Operation 3314 'getelementptr' 'MemBank_Out_addr_560' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3315 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_560, i16* %MemBank_Out_addr_560, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3316 [1/2] (3.25ns)   --->   "%MemBank_B_load_561 = load i16* %MemBank_B_addr_561, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3316 'load' 'MemBank_B_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3317 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_561 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 561" [mnist_AXI_Stream.cpp:136]   --->   Operation 3317 'getelementptr' 'MemBank_Out_addr_561' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3318 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_561, i16* %MemBank_Out_addr_561, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3319 [1/1] (0.00ns)   --->   "%MemBank_B_addr_562 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 562" [mnist_AXI_Stream.cpp:136]   --->   Operation 3319 'getelementptr' 'MemBank_B_addr_562' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3320 [2/2] (3.25ns)   --->   "%MemBank_B_load_562 = load i16* %MemBank_B_addr_562, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3320 'load' 'MemBank_B_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3321 [1/1] (0.00ns)   --->   "%MemBank_B_addr_563 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 563" [mnist_AXI_Stream.cpp:136]   --->   Operation 3321 'getelementptr' 'MemBank_B_addr_563' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3322 [2/2] (3.25ns)   --->   "%MemBank_B_load_563 = load i16* %MemBank_B_addr_563, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3322 'load' 'MemBank_B_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 322 <SV = 321> <Delay = 6.50>
ST_322 : Operation 3323 [1/2] (3.25ns)   --->   "%MemBank_B_load_562 = load i16* %MemBank_B_addr_562, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3323 'load' 'MemBank_B_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3324 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_562 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 562" [mnist_AXI_Stream.cpp:136]   --->   Operation 3324 'getelementptr' 'MemBank_Out_addr_562' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3325 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_562, i16* %MemBank_Out_addr_562, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3326 [1/2] (3.25ns)   --->   "%MemBank_B_load_563 = load i16* %MemBank_B_addr_563, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3326 'load' 'MemBank_B_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3327 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_563 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 563" [mnist_AXI_Stream.cpp:136]   --->   Operation 3327 'getelementptr' 'MemBank_Out_addr_563' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3328 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_563, i16* %MemBank_Out_addr_563, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3329 [1/1] (0.00ns)   --->   "%MemBank_B_addr_564 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 564" [mnist_AXI_Stream.cpp:136]   --->   Operation 3329 'getelementptr' 'MemBank_B_addr_564' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3330 [2/2] (3.25ns)   --->   "%MemBank_B_load_564 = load i16* %MemBank_B_addr_564, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3330 'load' 'MemBank_B_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3331 [1/1] (0.00ns)   --->   "%MemBank_B_addr_565 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 565" [mnist_AXI_Stream.cpp:136]   --->   Operation 3331 'getelementptr' 'MemBank_B_addr_565' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3332 [2/2] (3.25ns)   --->   "%MemBank_B_load_565 = load i16* %MemBank_B_addr_565, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3332 'load' 'MemBank_B_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 323 <SV = 322> <Delay = 6.50>
ST_323 : Operation 3333 [1/2] (3.25ns)   --->   "%MemBank_B_load_564 = load i16* %MemBank_B_addr_564, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3333 'load' 'MemBank_B_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3334 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_564 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 564" [mnist_AXI_Stream.cpp:136]   --->   Operation 3334 'getelementptr' 'MemBank_Out_addr_564' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3335 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_564, i16* %MemBank_Out_addr_564, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3336 [1/2] (3.25ns)   --->   "%MemBank_B_load_565 = load i16* %MemBank_B_addr_565, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3336 'load' 'MemBank_B_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3337 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_565 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 565" [mnist_AXI_Stream.cpp:136]   --->   Operation 3337 'getelementptr' 'MemBank_Out_addr_565' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3338 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_565, i16* %MemBank_Out_addr_565, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3339 [1/1] (0.00ns)   --->   "%MemBank_B_addr_566 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 566" [mnist_AXI_Stream.cpp:136]   --->   Operation 3339 'getelementptr' 'MemBank_B_addr_566' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3340 [2/2] (3.25ns)   --->   "%MemBank_B_load_566 = load i16* %MemBank_B_addr_566, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3340 'load' 'MemBank_B_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3341 [1/1] (0.00ns)   --->   "%MemBank_B_addr_567 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 567" [mnist_AXI_Stream.cpp:136]   --->   Operation 3341 'getelementptr' 'MemBank_B_addr_567' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3342 [2/2] (3.25ns)   --->   "%MemBank_B_load_567 = load i16* %MemBank_B_addr_567, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3342 'load' 'MemBank_B_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 324 <SV = 323> <Delay = 6.50>
ST_324 : Operation 3343 [1/2] (3.25ns)   --->   "%MemBank_B_load_566 = load i16* %MemBank_B_addr_566, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3343 'load' 'MemBank_B_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3344 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_566 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 566" [mnist_AXI_Stream.cpp:136]   --->   Operation 3344 'getelementptr' 'MemBank_Out_addr_566' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3345 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_566, i16* %MemBank_Out_addr_566, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3346 [1/2] (3.25ns)   --->   "%MemBank_B_load_567 = load i16* %MemBank_B_addr_567, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3346 'load' 'MemBank_B_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3347 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_567 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 567" [mnist_AXI_Stream.cpp:136]   --->   Operation 3347 'getelementptr' 'MemBank_Out_addr_567' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3348 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_567, i16* %MemBank_Out_addr_567, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3349 [1/1] (0.00ns)   --->   "%MemBank_B_addr_568 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 568" [mnist_AXI_Stream.cpp:136]   --->   Operation 3349 'getelementptr' 'MemBank_B_addr_568' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3350 [2/2] (3.25ns)   --->   "%MemBank_B_load_568 = load i16* %MemBank_B_addr_568, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3350 'load' 'MemBank_B_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3351 [1/1] (0.00ns)   --->   "%MemBank_B_addr_569 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 569" [mnist_AXI_Stream.cpp:136]   --->   Operation 3351 'getelementptr' 'MemBank_B_addr_569' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3352 [2/2] (3.25ns)   --->   "%MemBank_B_load_569 = load i16* %MemBank_B_addr_569, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3352 'load' 'MemBank_B_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 325 <SV = 324> <Delay = 6.50>
ST_325 : Operation 3353 [1/2] (3.25ns)   --->   "%MemBank_B_load_568 = load i16* %MemBank_B_addr_568, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3353 'load' 'MemBank_B_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3354 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_568 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 568" [mnist_AXI_Stream.cpp:136]   --->   Operation 3354 'getelementptr' 'MemBank_Out_addr_568' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3355 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_568, i16* %MemBank_Out_addr_568, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3355 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3356 [1/2] (3.25ns)   --->   "%MemBank_B_load_569 = load i16* %MemBank_B_addr_569, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3356 'load' 'MemBank_B_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3357 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_569 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 569" [mnist_AXI_Stream.cpp:136]   --->   Operation 3357 'getelementptr' 'MemBank_Out_addr_569' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3358 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_569, i16* %MemBank_Out_addr_569, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3359 [1/1] (0.00ns)   --->   "%MemBank_B_addr_570 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 570" [mnist_AXI_Stream.cpp:136]   --->   Operation 3359 'getelementptr' 'MemBank_B_addr_570' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3360 [2/2] (3.25ns)   --->   "%MemBank_B_load_570 = load i16* %MemBank_B_addr_570, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3360 'load' 'MemBank_B_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3361 [1/1] (0.00ns)   --->   "%MemBank_B_addr_571 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 571" [mnist_AXI_Stream.cpp:136]   --->   Operation 3361 'getelementptr' 'MemBank_B_addr_571' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3362 [2/2] (3.25ns)   --->   "%MemBank_B_load_571 = load i16* %MemBank_B_addr_571, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3362 'load' 'MemBank_B_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 326 <SV = 325> <Delay = 6.50>
ST_326 : Operation 3363 [1/2] (3.25ns)   --->   "%MemBank_B_load_570 = load i16* %MemBank_B_addr_570, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3363 'load' 'MemBank_B_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3364 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_570 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 570" [mnist_AXI_Stream.cpp:136]   --->   Operation 3364 'getelementptr' 'MemBank_Out_addr_570' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3365 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_570, i16* %MemBank_Out_addr_570, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3366 [1/2] (3.25ns)   --->   "%MemBank_B_load_571 = load i16* %MemBank_B_addr_571, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3366 'load' 'MemBank_B_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3367 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_571 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 571" [mnist_AXI_Stream.cpp:136]   --->   Operation 3367 'getelementptr' 'MemBank_Out_addr_571' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3368 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_571, i16* %MemBank_Out_addr_571, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3369 [1/1] (0.00ns)   --->   "%MemBank_B_addr_572 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 572" [mnist_AXI_Stream.cpp:136]   --->   Operation 3369 'getelementptr' 'MemBank_B_addr_572' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3370 [2/2] (3.25ns)   --->   "%MemBank_B_load_572 = load i16* %MemBank_B_addr_572, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3370 'load' 'MemBank_B_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3371 [1/1] (0.00ns)   --->   "%MemBank_B_addr_573 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 573" [mnist_AXI_Stream.cpp:136]   --->   Operation 3371 'getelementptr' 'MemBank_B_addr_573' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3372 [2/2] (3.25ns)   --->   "%MemBank_B_load_573 = load i16* %MemBank_B_addr_573, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3372 'load' 'MemBank_B_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 327 <SV = 326> <Delay = 6.50>
ST_327 : Operation 3373 [1/2] (3.25ns)   --->   "%MemBank_B_load_572 = load i16* %MemBank_B_addr_572, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3373 'load' 'MemBank_B_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3374 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_572 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 572" [mnist_AXI_Stream.cpp:136]   --->   Operation 3374 'getelementptr' 'MemBank_Out_addr_572' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3375 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_572, i16* %MemBank_Out_addr_572, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3375 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3376 [1/2] (3.25ns)   --->   "%MemBank_B_load_573 = load i16* %MemBank_B_addr_573, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3376 'load' 'MemBank_B_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3377 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_573 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 573" [mnist_AXI_Stream.cpp:136]   --->   Operation 3377 'getelementptr' 'MemBank_Out_addr_573' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3378 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_573, i16* %MemBank_Out_addr_573, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3379 [1/1] (0.00ns)   --->   "%MemBank_B_addr_574 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 574" [mnist_AXI_Stream.cpp:136]   --->   Operation 3379 'getelementptr' 'MemBank_B_addr_574' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3380 [2/2] (3.25ns)   --->   "%MemBank_B_load_574 = load i16* %MemBank_B_addr_574, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3380 'load' 'MemBank_B_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3381 [1/1] (0.00ns)   --->   "%MemBank_B_addr_575 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 575" [mnist_AXI_Stream.cpp:136]   --->   Operation 3381 'getelementptr' 'MemBank_B_addr_575' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3382 [2/2] (3.25ns)   --->   "%MemBank_B_load_575 = load i16* %MemBank_B_addr_575, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3382 'load' 'MemBank_B_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 328 <SV = 327> <Delay = 6.50>
ST_328 : Operation 3383 [1/2] (3.25ns)   --->   "%MemBank_B_load_574 = load i16* %MemBank_B_addr_574, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3383 'load' 'MemBank_B_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3384 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_574 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 574" [mnist_AXI_Stream.cpp:136]   --->   Operation 3384 'getelementptr' 'MemBank_Out_addr_574' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3385 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_574, i16* %MemBank_Out_addr_574, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3386 [1/2] (3.25ns)   --->   "%MemBank_B_load_575 = load i16* %MemBank_B_addr_575, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3386 'load' 'MemBank_B_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3387 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_575 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 575" [mnist_AXI_Stream.cpp:136]   --->   Operation 3387 'getelementptr' 'MemBank_Out_addr_575' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3388 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_575, i16* %MemBank_Out_addr_575, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3389 [1/1] (0.00ns)   --->   "%MemBank_B_addr_576 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 576" [mnist_AXI_Stream.cpp:136]   --->   Operation 3389 'getelementptr' 'MemBank_B_addr_576' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3390 [2/2] (3.25ns)   --->   "%MemBank_B_load_576 = load i16* %MemBank_B_addr_576, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3390 'load' 'MemBank_B_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3391 [1/1] (0.00ns)   --->   "%MemBank_B_addr_577 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 577" [mnist_AXI_Stream.cpp:136]   --->   Operation 3391 'getelementptr' 'MemBank_B_addr_577' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3392 [2/2] (3.25ns)   --->   "%MemBank_B_load_577 = load i16* %MemBank_B_addr_577, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3392 'load' 'MemBank_B_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 329 <SV = 328> <Delay = 6.50>
ST_329 : Operation 3393 [1/2] (3.25ns)   --->   "%MemBank_B_load_576 = load i16* %MemBank_B_addr_576, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3393 'load' 'MemBank_B_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3394 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_576 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 576" [mnist_AXI_Stream.cpp:136]   --->   Operation 3394 'getelementptr' 'MemBank_Out_addr_576' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3395 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_576, i16* %MemBank_Out_addr_576, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3396 [1/2] (3.25ns)   --->   "%MemBank_B_load_577 = load i16* %MemBank_B_addr_577, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3396 'load' 'MemBank_B_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3397 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_577 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 577" [mnist_AXI_Stream.cpp:136]   --->   Operation 3397 'getelementptr' 'MemBank_Out_addr_577' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3398 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_577, i16* %MemBank_Out_addr_577, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3399 [1/1] (0.00ns)   --->   "%MemBank_B_addr_578 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 578" [mnist_AXI_Stream.cpp:136]   --->   Operation 3399 'getelementptr' 'MemBank_B_addr_578' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3400 [2/2] (3.25ns)   --->   "%MemBank_B_load_578 = load i16* %MemBank_B_addr_578, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3400 'load' 'MemBank_B_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3401 [1/1] (0.00ns)   --->   "%MemBank_B_addr_579 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 579" [mnist_AXI_Stream.cpp:136]   --->   Operation 3401 'getelementptr' 'MemBank_B_addr_579' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3402 [2/2] (3.25ns)   --->   "%MemBank_B_load_579 = load i16* %MemBank_B_addr_579, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3402 'load' 'MemBank_B_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 330 <SV = 329> <Delay = 6.50>
ST_330 : Operation 3403 [1/2] (3.25ns)   --->   "%MemBank_B_load_578 = load i16* %MemBank_B_addr_578, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3403 'load' 'MemBank_B_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3404 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_578 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 578" [mnist_AXI_Stream.cpp:136]   --->   Operation 3404 'getelementptr' 'MemBank_Out_addr_578' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3405 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_578, i16* %MemBank_Out_addr_578, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3406 [1/2] (3.25ns)   --->   "%MemBank_B_load_579 = load i16* %MemBank_B_addr_579, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3406 'load' 'MemBank_B_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3407 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_579 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 579" [mnist_AXI_Stream.cpp:136]   --->   Operation 3407 'getelementptr' 'MemBank_Out_addr_579' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3408 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_579, i16* %MemBank_Out_addr_579, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3409 [1/1] (0.00ns)   --->   "%MemBank_B_addr_580 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 580" [mnist_AXI_Stream.cpp:136]   --->   Operation 3409 'getelementptr' 'MemBank_B_addr_580' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3410 [2/2] (3.25ns)   --->   "%MemBank_B_load_580 = load i16* %MemBank_B_addr_580, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3410 'load' 'MemBank_B_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3411 [1/1] (0.00ns)   --->   "%MemBank_B_addr_581 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 581" [mnist_AXI_Stream.cpp:136]   --->   Operation 3411 'getelementptr' 'MemBank_B_addr_581' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3412 [2/2] (3.25ns)   --->   "%MemBank_B_load_581 = load i16* %MemBank_B_addr_581, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3412 'load' 'MemBank_B_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 331 <SV = 330> <Delay = 6.50>
ST_331 : Operation 3413 [1/2] (3.25ns)   --->   "%MemBank_B_load_580 = load i16* %MemBank_B_addr_580, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3413 'load' 'MemBank_B_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3414 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_580 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 580" [mnist_AXI_Stream.cpp:136]   --->   Operation 3414 'getelementptr' 'MemBank_Out_addr_580' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3415 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_580, i16* %MemBank_Out_addr_580, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3416 [1/2] (3.25ns)   --->   "%MemBank_B_load_581 = load i16* %MemBank_B_addr_581, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3416 'load' 'MemBank_B_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3417 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_581 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 581" [mnist_AXI_Stream.cpp:136]   --->   Operation 3417 'getelementptr' 'MemBank_Out_addr_581' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3418 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_581, i16* %MemBank_Out_addr_581, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3419 [1/1] (0.00ns)   --->   "%MemBank_B_addr_582 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 582" [mnist_AXI_Stream.cpp:136]   --->   Operation 3419 'getelementptr' 'MemBank_B_addr_582' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3420 [2/2] (3.25ns)   --->   "%MemBank_B_load_582 = load i16* %MemBank_B_addr_582, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3420 'load' 'MemBank_B_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3421 [1/1] (0.00ns)   --->   "%MemBank_B_addr_583 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 583" [mnist_AXI_Stream.cpp:136]   --->   Operation 3421 'getelementptr' 'MemBank_B_addr_583' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3422 [2/2] (3.25ns)   --->   "%MemBank_B_load_583 = load i16* %MemBank_B_addr_583, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3422 'load' 'MemBank_B_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 332 <SV = 331> <Delay = 6.50>
ST_332 : Operation 3423 [1/2] (3.25ns)   --->   "%MemBank_B_load_582 = load i16* %MemBank_B_addr_582, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3423 'load' 'MemBank_B_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3424 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_582 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 582" [mnist_AXI_Stream.cpp:136]   --->   Operation 3424 'getelementptr' 'MemBank_Out_addr_582' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3425 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_582, i16* %MemBank_Out_addr_582, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3426 [1/2] (3.25ns)   --->   "%MemBank_B_load_583 = load i16* %MemBank_B_addr_583, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3426 'load' 'MemBank_B_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3427 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_583 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 583" [mnist_AXI_Stream.cpp:136]   --->   Operation 3427 'getelementptr' 'MemBank_Out_addr_583' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3428 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_583, i16* %MemBank_Out_addr_583, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3429 [1/1] (0.00ns)   --->   "%MemBank_B_addr_584 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 584" [mnist_AXI_Stream.cpp:136]   --->   Operation 3429 'getelementptr' 'MemBank_B_addr_584' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3430 [2/2] (3.25ns)   --->   "%MemBank_B_load_584 = load i16* %MemBank_B_addr_584, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3430 'load' 'MemBank_B_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3431 [1/1] (0.00ns)   --->   "%MemBank_B_addr_585 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 585" [mnist_AXI_Stream.cpp:136]   --->   Operation 3431 'getelementptr' 'MemBank_B_addr_585' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3432 [2/2] (3.25ns)   --->   "%MemBank_B_load_585 = load i16* %MemBank_B_addr_585, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3432 'load' 'MemBank_B_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 333 <SV = 332> <Delay = 6.50>
ST_333 : Operation 3433 [1/2] (3.25ns)   --->   "%MemBank_B_load_584 = load i16* %MemBank_B_addr_584, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3433 'load' 'MemBank_B_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3434 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_584 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 584" [mnist_AXI_Stream.cpp:136]   --->   Operation 3434 'getelementptr' 'MemBank_Out_addr_584' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3435 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_584, i16* %MemBank_Out_addr_584, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3436 [1/2] (3.25ns)   --->   "%MemBank_B_load_585 = load i16* %MemBank_B_addr_585, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3436 'load' 'MemBank_B_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3437 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_585 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 585" [mnist_AXI_Stream.cpp:136]   --->   Operation 3437 'getelementptr' 'MemBank_Out_addr_585' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3438 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_585, i16* %MemBank_Out_addr_585, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3439 [1/1] (0.00ns)   --->   "%MemBank_B_addr_586 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 586" [mnist_AXI_Stream.cpp:136]   --->   Operation 3439 'getelementptr' 'MemBank_B_addr_586' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3440 [2/2] (3.25ns)   --->   "%MemBank_B_load_586 = load i16* %MemBank_B_addr_586, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3440 'load' 'MemBank_B_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3441 [1/1] (0.00ns)   --->   "%MemBank_B_addr_587 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 587" [mnist_AXI_Stream.cpp:136]   --->   Operation 3441 'getelementptr' 'MemBank_B_addr_587' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3442 [2/2] (3.25ns)   --->   "%MemBank_B_load_587 = load i16* %MemBank_B_addr_587, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3442 'load' 'MemBank_B_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 334 <SV = 333> <Delay = 6.50>
ST_334 : Operation 3443 [1/2] (3.25ns)   --->   "%MemBank_B_load_586 = load i16* %MemBank_B_addr_586, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3443 'load' 'MemBank_B_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3444 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_586 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 586" [mnist_AXI_Stream.cpp:136]   --->   Operation 3444 'getelementptr' 'MemBank_Out_addr_586' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3445 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_586, i16* %MemBank_Out_addr_586, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3446 [1/2] (3.25ns)   --->   "%MemBank_B_load_587 = load i16* %MemBank_B_addr_587, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3446 'load' 'MemBank_B_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3447 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_587 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 587" [mnist_AXI_Stream.cpp:136]   --->   Operation 3447 'getelementptr' 'MemBank_Out_addr_587' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3448 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_587, i16* %MemBank_Out_addr_587, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3449 [1/1] (0.00ns)   --->   "%MemBank_B_addr_588 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 588" [mnist_AXI_Stream.cpp:136]   --->   Operation 3449 'getelementptr' 'MemBank_B_addr_588' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3450 [2/2] (3.25ns)   --->   "%MemBank_B_load_588 = load i16* %MemBank_B_addr_588, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3450 'load' 'MemBank_B_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3451 [1/1] (0.00ns)   --->   "%MemBank_B_addr_589 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 589" [mnist_AXI_Stream.cpp:136]   --->   Operation 3451 'getelementptr' 'MemBank_B_addr_589' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3452 [2/2] (3.25ns)   --->   "%MemBank_B_load_589 = load i16* %MemBank_B_addr_589, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3452 'load' 'MemBank_B_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 335 <SV = 334> <Delay = 6.50>
ST_335 : Operation 3453 [1/2] (3.25ns)   --->   "%MemBank_B_load_588 = load i16* %MemBank_B_addr_588, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3453 'load' 'MemBank_B_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3454 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_588 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 588" [mnist_AXI_Stream.cpp:136]   --->   Operation 3454 'getelementptr' 'MemBank_Out_addr_588' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3455 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_588, i16* %MemBank_Out_addr_588, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3455 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3456 [1/2] (3.25ns)   --->   "%MemBank_B_load_589 = load i16* %MemBank_B_addr_589, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3456 'load' 'MemBank_B_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3457 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_589 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 589" [mnist_AXI_Stream.cpp:136]   --->   Operation 3457 'getelementptr' 'MemBank_Out_addr_589' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3458 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_589, i16* %MemBank_Out_addr_589, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3459 [1/1] (0.00ns)   --->   "%MemBank_B_addr_590 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 590" [mnist_AXI_Stream.cpp:136]   --->   Operation 3459 'getelementptr' 'MemBank_B_addr_590' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3460 [2/2] (3.25ns)   --->   "%MemBank_B_load_590 = load i16* %MemBank_B_addr_590, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3460 'load' 'MemBank_B_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3461 [1/1] (0.00ns)   --->   "%MemBank_B_addr_591 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 591" [mnist_AXI_Stream.cpp:136]   --->   Operation 3461 'getelementptr' 'MemBank_B_addr_591' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3462 [2/2] (3.25ns)   --->   "%MemBank_B_load_591 = load i16* %MemBank_B_addr_591, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3462 'load' 'MemBank_B_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 336 <SV = 335> <Delay = 6.50>
ST_336 : Operation 3463 [1/2] (3.25ns)   --->   "%MemBank_B_load_590 = load i16* %MemBank_B_addr_590, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3463 'load' 'MemBank_B_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3464 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_590 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 590" [mnist_AXI_Stream.cpp:136]   --->   Operation 3464 'getelementptr' 'MemBank_Out_addr_590' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3465 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_590, i16* %MemBank_Out_addr_590, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3465 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3466 [1/2] (3.25ns)   --->   "%MemBank_B_load_591 = load i16* %MemBank_B_addr_591, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3466 'load' 'MemBank_B_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3467 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_591 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 591" [mnist_AXI_Stream.cpp:136]   --->   Operation 3467 'getelementptr' 'MemBank_Out_addr_591' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3468 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_591, i16* %MemBank_Out_addr_591, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3469 [1/1] (0.00ns)   --->   "%MemBank_B_addr_592 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 592" [mnist_AXI_Stream.cpp:136]   --->   Operation 3469 'getelementptr' 'MemBank_B_addr_592' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3470 [2/2] (3.25ns)   --->   "%MemBank_B_load_592 = load i16* %MemBank_B_addr_592, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3470 'load' 'MemBank_B_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3471 [1/1] (0.00ns)   --->   "%MemBank_B_addr_593 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 593" [mnist_AXI_Stream.cpp:136]   --->   Operation 3471 'getelementptr' 'MemBank_B_addr_593' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3472 [2/2] (3.25ns)   --->   "%MemBank_B_load_593 = load i16* %MemBank_B_addr_593, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3472 'load' 'MemBank_B_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 337 <SV = 336> <Delay = 6.50>
ST_337 : Operation 3473 [1/2] (3.25ns)   --->   "%MemBank_B_load_592 = load i16* %MemBank_B_addr_592, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3473 'load' 'MemBank_B_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3474 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_592 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 592" [mnist_AXI_Stream.cpp:136]   --->   Operation 3474 'getelementptr' 'MemBank_Out_addr_592' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3475 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_592, i16* %MemBank_Out_addr_592, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3476 [1/2] (3.25ns)   --->   "%MemBank_B_load_593 = load i16* %MemBank_B_addr_593, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3476 'load' 'MemBank_B_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3477 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_593 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 593" [mnist_AXI_Stream.cpp:136]   --->   Operation 3477 'getelementptr' 'MemBank_Out_addr_593' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3478 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_593, i16* %MemBank_Out_addr_593, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3479 [1/1] (0.00ns)   --->   "%MemBank_B_addr_594 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 594" [mnist_AXI_Stream.cpp:136]   --->   Operation 3479 'getelementptr' 'MemBank_B_addr_594' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3480 [2/2] (3.25ns)   --->   "%MemBank_B_load_594 = load i16* %MemBank_B_addr_594, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3480 'load' 'MemBank_B_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3481 [1/1] (0.00ns)   --->   "%MemBank_B_addr_595 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 595" [mnist_AXI_Stream.cpp:136]   --->   Operation 3481 'getelementptr' 'MemBank_B_addr_595' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3482 [2/2] (3.25ns)   --->   "%MemBank_B_load_595 = load i16* %MemBank_B_addr_595, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3482 'load' 'MemBank_B_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 338 <SV = 337> <Delay = 6.50>
ST_338 : Operation 3483 [1/2] (3.25ns)   --->   "%MemBank_B_load_594 = load i16* %MemBank_B_addr_594, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3483 'load' 'MemBank_B_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3484 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_594 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 594" [mnist_AXI_Stream.cpp:136]   --->   Operation 3484 'getelementptr' 'MemBank_Out_addr_594' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3485 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_594, i16* %MemBank_Out_addr_594, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3485 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3486 [1/2] (3.25ns)   --->   "%MemBank_B_load_595 = load i16* %MemBank_B_addr_595, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3486 'load' 'MemBank_B_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3487 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_595 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 595" [mnist_AXI_Stream.cpp:136]   --->   Operation 3487 'getelementptr' 'MemBank_Out_addr_595' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3488 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_595, i16* %MemBank_Out_addr_595, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3489 [1/1] (0.00ns)   --->   "%MemBank_B_addr_596 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 596" [mnist_AXI_Stream.cpp:136]   --->   Operation 3489 'getelementptr' 'MemBank_B_addr_596' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3490 [2/2] (3.25ns)   --->   "%MemBank_B_load_596 = load i16* %MemBank_B_addr_596, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3490 'load' 'MemBank_B_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3491 [1/1] (0.00ns)   --->   "%MemBank_B_addr_597 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 597" [mnist_AXI_Stream.cpp:136]   --->   Operation 3491 'getelementptr' 'MemBank_B_addr_597' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3492 [2/2] (3.25ns)   --->   "%MemBank_B_load_597 = load i16* %MemBank_B_addr_597, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3492 'load' 'MemBank_B_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 339 <SV = 338> <Delay = 6.50>
ST_339 : Operation 3493 [1/2] (3.25ns)   --->   "%MemBank_B_load_596 = load i16* %MemBank_B_addr_596, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3493 'load' 'MemBank_B_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3494 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_596 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 596" [mnist_AXI_Stream.cpp:136]   --->   Operation 3494 'getelementptr' 'MemBank_Out_addr_596' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3495 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_596, i16* %MemBank_Out_addr_596, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3496 [1/2] (3.25ns)   --->   "%MemBank_B_load_597 = load i16* %MemBank_B_addr_597, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3496 'load' 'MemBank_B_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3497 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_597 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 597" [mnist_AXI_Stream.cpp:136]   --->   Operation 3497 'getelementptr' 'MemBank_Out_addr_597' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3498 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_597, i16* %MemBank_Out_addr_597, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3499 [1/1] (0.00ns)   --->   "%MemBank_B_addr_598 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 598" [mnist_AXI_Stream.cpp:136]   --->   Operation 3499 'getelementptr' 'MemBank_B_addr_598' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3500 [2/2] (3.25ns)   --->   "%MemBank_B_load_598 = load i16* %MemBank_B_addr_598, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3500 'load' 'MemBank_B_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3501 [1/1] (0.00ns)   --->   "%MemBank_B_addr_599 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 599" [mnist_AXI_Stream.cpp:136]   --->   Operation 3501 'getelementptr' 'MemBank_B_addr_599' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3502 [2/2] (3.25ns)   --->   "%MemBank_B_load_599 = load i16* %MemBank_B_addr_599, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3502 'load' 'MemBank_B_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 340 <SV = 339> <Delay = 6.50>
ST_340 : Operation 3503 [1/2] (3.25ns)   --->   "%MemBank_B_load_598 = load i16* %MemBank_B_addr_598, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3503 'load' 'MemBank_B_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3504 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_598 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 598" [mnist_AXI_Stream.cpp:136]   --->   Operation 3504 'getelementptr' 'MemBank_Out_addr_598' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3505 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_598, i16* %MemBank_Out_addr_598, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3505 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3506 [1/2] (3.25ns)   --->   "%MemBank_B_load_599 = load i16* %MemBank_B_addr_599, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3506 'load' 'MemBank_B_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3507 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_599 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 599" [mnist_AXI_Stream.cpp:136]   --->   Operation 3507 'getelementptr' 'MemBank_Out_addr_599' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3508 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_599, i16* %MemBank_Out_addr_599, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3509 [1/1] (0.00ns)   --->   "%MemBank_B_addr_600 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 600" [mnist_AXI_Stream.cpp:136]   --->   Operation 3509 'getelementptr' 'MemBank_B_addr_600' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3510 [2/2] (3.25ns)   --->   "%MemBank_B_load_600 = load i16* %MemBank_B_addr_600, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3510 'load' 'MemBank_B_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3511 [1/1] (0.00ns)   --->   "%MemBank_B_addr_601 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 601" [mnist_AXI_Stream.cpp:136]   --->   Operation 3511 'getelementptr' 'MemBank_B_addr_601' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3512 [2/2] (3.25ns)   --->   "%MemBank_B_load_601 = load i16* %MemBank_B_addr_601, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3512 'load' 'MemBank_B_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 341 <SV = 340> <Delay = 6.50>
ST_341 : Operation 3513 [1/2] (3.25ns)   --->   "%MemBank_B_load_600 = load i16* %MemBank_B_addr_600, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3513 'load' 'MemBank_B_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3514 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_600 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 600" [mnist_AXI_Stream.cpp:136]   --->   Operation 3514 'getelementptr' 'MemBank_Out_addr_600' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3515 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_600, i16* %MemBank_Out_addr_600, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3516 [1/2] (3.25ns)   --->   "%MemBank_B_load_601 = load i16* %MemBank_B_addr_601, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3516 'load' 'MemBank_B_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3517 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_601 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 601" [mnist_AXI_Stream.cpp:136]   --->   Operation 3517 'getelementptr' 'MemBank_Out_addr_601' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3518 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_601, i16* %MemBank_Out_addr_601, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3519 [1/1] (0.00ns)   --->   "%MemBank_B_addr_602 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 602" [mnist_AXI_Stream.cpp:136]   --->   Operation 3519 'getelementptr' 'MemBank_B_addr_602' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3520 [2/2] (3.25ns)   --->   "%MemBank_B_load_602 = load i16* %MemBank_B_addr_602, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3520 'load' 'MemBank_B_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3521 [1/1] (0.00ns)   --->   "%MemBank_B_addr_603 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 603" [mnist_AXI_Stream.cpp:136]   --->   Operation 3521 'getelementptr' 'MemBank_B_addr_603' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3522 [2/2] (3.25ns)   --->   "%MemBank_B_load_603 = load i16* %MemBank_B_addr_603, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3522 'load' 'MemBank_B_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 342 <SV = 341> <Delay = 6.50>
ST_342 : Operation 3523 [1/2] (3.25ns)   --->   "%MemBank_B_load_602 = load i16* %MemBank_B_addr_602, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3523 'load' 'MemBank_B_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3524 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_602 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 602" [mnist_AXI_Stream.cpp:136]   --->   Operation 3524 'getelementptr' 'MemBank_Out_addr_602' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3525 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_602, i16* %MemBank_Out_addr_602, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3526 [1/2] (3.25ns)   --->   "%MemBank_B_load_603 = load i16* %MemBank_B_addr_603, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3526 'load' 'MemBank_B_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3527 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_603 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 603" [mnist_AXI_Stream.cpp:136]   --->   Operation 3527 'getelementptr' 'MemBank_Out_addr_603' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3528 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_603, i16* %MemBank_Out_addr_603, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3529 [1/1] (0.00ns)   --->   "%MemBank_B_addr_604 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 604" [mnist_AXI_Stream.cpp:136]   --->   Operation 3529 'getelementptr' 'MemBank_B_addr_604' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3530 [2/2] (3.25ns)   --->   "%MemBank_B_load_604 = load i16* %MemBank_B_addr_604, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3530 'load' 'MemBank_B_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3531 [1/1] (0.00ns)   --->   "%MemBank_B_addr_605 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 605" [mnist_AXI_Stream.cpp:136]   --->   Operation 3531 'getelementptr' 'MemBank_B_addr_605' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3532 [2/2] (3.25ns)   --->   "%MemBank_B_load_605 = load i16* %MemBank_B_addr_605, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3532 'load' 'MemBank_B_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 343 <SV = 342> <Delay = 6.50>
ST_343 : Operation 3533 [1/2] (3.25ns)   --->   "%MemBank_B_load_604 = load i16* %MemBank_B_addr_604, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3533 'load' 'MemBank_B_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3534 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_604 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 604" [mnist_AXI_Stream.cpp:136]   --->   Operation 3534 'getelementptr' 'MemBank_Out_addr_604' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3535 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_604, i16* %MemBank_Out_addr_604, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3535 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3536 [1/2] (3.25ns)   --->   "%MemBank_B_load_605 = load i16* %MemBank_B_addr_605, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3536 'load' 'MemBank_B_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3537 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_605 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 605" [mnist_AXI_Stream.cpp:136]   --->   Operation 3537 'getelementptr' 'MemBank_Out_addr_605' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3538 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_605, i16* %MemBank_Out_addr_605, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3539 [1/1] (0.00ns)   --->   "%MemBank_B_addr_606 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 606" [mnist_AXI_Stream.cpp:136]   --->   Operation 3539 'getelementptr' 'MemBank_B_addr_606' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3540 [2/2] (3.25ns)   --->   "%MemBank_B_load_606 = load i16* %MemBank_B_addr_606, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3540 'load' 'MemBank_B_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3541 [1/1] (0.00ns)   --->   "%MemBank_B_addr_607 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 607" [mnist_AXI_Stream.cpp:136]   --->   Operation 3541 'getelementptr' 'MemBank_B_addr_607' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3542 [2/2] (3.25ns)   --->   "%MemBank_B_load_607 = load i16* %MemBank_B_addr_607, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3542 'load' 'MemBank_B_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 344 <SV = 343> <Delay = 6.50>
ST_344 : Operation 3543 [1/2] (3.25ns)   --->   "%MemBank_B_load_606 = load i16* %MemBank_B_addr_606, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3543 'load' 'MemBank_B_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3544 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_606 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 606" [mnist_AXI_Stream.cpp:136]   --->   Operation 3544 'getelementptr' 'MemBank_Out_addr_606' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3545 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_606, i16* %MemBank_Out_addr_606, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3546 [1/2] (3.25ns)   --->   "%MemBank_B_load_607 = load i16* %MemBank_B_addr_607, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3546 'load' 'MemBank_B_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3547 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_607 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 607" [mnist_AXI_Stream.cpp:136]   --->   Operation 3547 'getelementptr' 'MemBank_Out_addr_607' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3548 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_607, i16* %MemBank_Out_addr_607, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3549 [1/1] (0.00ns)   --->   "%MemBank_B_addr_608 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 608" [mnist_AXI_Stream.cpp:136]   --->   Operation 3549 'getelementptr' 'MemBank_B_addr_608' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3550 [2/2] (3.25ns)   --->   "%MemBank_B_load_608 = load i16* %MemBank_B_addr_608, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3550 'load' 'MemBank_B_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3551 [1/1] (0.00ns)   --->   "%MemBank_B_addr_609 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 609" [mnist_AXI_Stream.cpp:136]   --->   Operation 3551 'getelementptr' 'MemBank_B_addr_609' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3552 [2/2] (3.25ns)   --->   "%MemBank_B_load_609 = load i16* %MemBank_B_addr_609, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3552 'load' 'MemBank_B_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 345 <SV = 344> <Delay = 6.50>
ST_345 : Operation 3553 [1/2] (3.25ns)   --->   "%MemBank_B_load_608 = load i16* %MemBank_B_addr_608, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3553 'load' 'MemBank_B_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3554 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_608 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 608" [mnist_AXI_Stream.cpp:136]   --->   Operation 3554 'getelementptr' 'MemBank_Out_addr_608' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3555 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_608, i16* %MemBank_Out_addr_608, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3555 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3556 [1/2] (3.25ns)   --->   "%MemBank_B_load_609 = load i16* %MemBank_B_addr_609, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3556 'load' 'MemBank_B_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3557 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_609 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 609" [mnist_AXI_Stream.cpp:136]   --->   Operation 3557 'getelementptr' 'MemBank_Out_addr_609' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3558 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_609, i16* %MemBank_Out_addr_609, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3559 [1/1] (0.00ns)   --->   "%MemBank_B_addr_610 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 610" [mnist_AXI_Stream.cpp:136]   --->   Operation 3559 'getelementptr' 'MemBank_B_addr_610' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3560 [2/2] (3.25ns)   --->   "%MemBank_B_load_610 = load i16* %MemBank_B_addr_610, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3560 'load' 'MemBank_B_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3561 [1/1] (0.00ns)   --->   "%MemBank_B_addr_611 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 611" [mnist_AXI_Stream.cpp:136]   --->   Operation 3561 'getelementptr' 'MemBank_B_addr_611' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3562 [2/2] (3.25ns)   --->   "%MemBank_B_load_611 = load i16* %MemBank_B_addr_611, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3562 'load' 'MemBank_B_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 346 <SV = 345> <Delay = 6.50>
ST_346 : Operation 3563 [1/2] (3.25ns)   --->   "%MemBank_B_load_610 = load i16* %MemBank_B_addr_610, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3563 'load' 'MemBank_B_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3564 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_610 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 610" [mnist_AXI_Stream.cpp:136]   --->   Operation 3564 'getelementptr' 'MemBank_Out_addr_610' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3565 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_610, i16* %MemBank_Out_addr_610, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3566 [1/2] (3.25ns)   --->   "%MemBank_B_load_611 = load i16* %MemBank_B_addr_611, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3566 'load' 'MemBank_B_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3567 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_611 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 611" [mnist_AXI_Stream.cpp:136]   --->   Operation 3567 'getelementptr' 'MemBank_Out_addr_611' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3568 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_611, i16* %MemBank_Out_addr_611, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3569 [1/1] (0.00ns)   --->   "%MemBank_B_addr_612 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 612" [mnist_AXI_Stream.cpp:136]   --->   Operation 3569 'getelementptr' 'MemBank_B_addr_612' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3570 [2/2] (3.25ns)   --->   "%MemBank_B_load_612 = load i16* %MemBank_B_addr_612, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3570 'load' 'MemBank_B_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3571 [1/1] (0.00ns)   --->   "%MemBank_B_addr_613 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 613" [mnist_AXI_Stream.cpp:136]   --->   Operation 3571 'getelementptr' 'MemBank_B_addr_613' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3572 [2/2] (3.25ns)   --->   "%MemBank_B_load_613 = load i16* %MemBank_B_addr_613, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3572 'load' 'MemBank_B_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 347 <SV = 346> <Delay = 6.50>
ST_347 : Operation 3573 [1/2] (3.25ns)   --->   "%MemBank_B_load_612 = load i16* %MemBank_B_addr_612, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3573 'load' 'MemBank_B_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3574 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_612 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 612" [mnist_AXI_Stream.cpp:136]   --->   Operation 3574 'getelementptr' 'MemBank_Out_addr_612' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3575 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_612, i16* %MemBank_Out_addr_612, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3575 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3576 [1/2] (3.25ns)   --->   "%MemBank_B_load_613 = load i16* %MemBank_B_addr_613, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3576 'load' 'MemBank_B_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3577 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_613 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 613" [mnist_AXI_Stream.cpp:136]   --->   Operation 3577 'getelementptr' 'MemBank_Out_addr_613' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3578 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_613, i16* %MemBank_Out_addr_613, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3579 [1/1] (0.00ns)   --->   "%MemBank_B_addr_614 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 614" [mnist_AXI_Stream.cpp:136]   --->   Operation 3579 'getelementptr' 'MemBank_B_addr_614' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3580 [2/2] (3.25ns)   --->   "%MemBank_B_load_614 = load i16* %MemBank_B_addr_614, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3580 'load' 'MemBank_B_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3581 [1/1] (0.00ns)   --->   "%MemBank_B_addr_615 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 615" [mnist_AXI_Stream.cpp:136]   --->   Operation 3581 'getelementptr' 'MemBank_B_addr_615' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3582 [2/2] (3.25ns)   --->   "%MemBank_B_load_615 = load i16* %MemBank_B_addr_615, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3582 'load' 'MemBank_B_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 348 <SV = 347> <Delay = 6.50>
ST_348 : Operation 3583 [1/2] (3.25ns)   --->   "%MemBank_B_load_614 = load i16* %MemBank_B_addr_614, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3583 'load' 'MemBank_B_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3584 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_614 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 614" [mnist_AXI_Stream.cpp:136]   --->   Operation 3584 'getelementptr' 'MemBank_Out_addr_614' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3585 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_614, i16* %MemBank_Out_addr_614, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3585 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3586 [1/2] (3.25ns)   --->   "%MemBank_B_load_615 = load i16* %MemBank_B_addr_615, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3586 'load' 'MemBank_B_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3587 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_615 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 615" [mnist_AXI_Stream.cpp:136]   --->   Operation 3587 'getelementptr' 'MemBank_Out_addr_615' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3588 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_615, i16* %MemBank_Out_addr_615, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3589 [1/1] (0.00ns)   --->   "%MemBank_B_addr_616 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 616" [mnist_AXI_Stream.cpp:136]   --->   Operation 3589 'getelementptr' 'MemBank_B_addr_616' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3590 [2/2] (3.25ns)   --->   "%MemBank_B_load_616 = load i16* %MemBank_B_addr_616, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3590 'load' 'MemBank_B_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3591 [1/1] (0.00ns)   --->   "%MemBank_B_addr_617 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 617" [mnist_AXI_Stream.cpp:136]   --->   Operation 3591 'getelementptr' 'MemBank_B_addr_617' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3592 [2/2] (3.25ns)   --->   "%MemBank_B_load_617 = load i16* %MemBank_B_addr_617, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3592 'load' 'MemBank_B_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 349 <SV = 348> <Delay = 6.50>
ST_349 : Operation 3593 [1/2] (3.25ns)   --->   "%MemBank_B_load_616 = load i16* %MemBank_B_addr_616, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3593 'load' 'MemBank_B_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3594 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_616 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 616" [mnist_AXI_Stream.cpp:136]   --->   Operation 3594 'getelementptr' 'MemBank_Out_addr_616' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3595 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_616, i16* %MemBank_Out_addr_616, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3595 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3596 [1/2] (3.25ns)   --->   "%MemBank_B_load_617 = load i16* %MemBank_B_addr_617, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3596 'load' 'MemBank_B_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3597 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_617 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 617" [mnist_AXI_Stream.cpp:136]   --->   Operation 3597 'getelementptr' 'MemBank_Out_addr_617' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3598 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_617, i16* %MemBank_Out_addr_617, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3599 [1/1] (0.00ns)   --->   "%MemBank_B_addr_618 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 618" [mnist_AXI_Stream.cpp:136]   --->   Operation 3599 'getelementptr' 'MemBank_B_addr_618' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3600 [2/2] (3.25ns)   --->   "%MemBank_B_load_618 = load i16* %MemBank_B_addr_618, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3600 'load' 'MemBank_B_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3601 [1/1] (0.00ns)   --->   "%MemBank_B_addr_619 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 619" [mnist_AXI_Stream.cpp:136]   --->   Operation 3601 'getelementptr' 'MemBank_B_addr_619' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3602 [2/2] (3.25ns)   --->   "%MemBank_B_load_619 = load i16* %MemBank_B_addr_619, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3602 'load' 'MemBank_B_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 350 <SV = 349> <Delay = 6.50>
ST_350 : Operation 3603 [1/2] (3.25ns)   --->   "%MemBank_B_load_618 = load i16* %MemBank_B_addr_618, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3603 'load' 'MemBank_B_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3604 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_618 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 618" [mnist_AXI_Stream.cpp:136]   --->   Operation 3604 'getelementptr' 'MemBank_Out_addr_618' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3605 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_618, i16* %MemBank_Out_addr_618, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3605 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3606 [1/2] (3.25ns)   --->   "%MemBank_B_load_619 = load i16* %MemBank_B_addr_619, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3606 'load' 'MemBank_B_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3607 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_619 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 619" [mnist_AXI_Stream.cpp:136]   --->   Operation 3607 'getelementptr' 'MemBank_Out_addr_619' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3608 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_619, i16* %MemBank_Out_addr_619, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3609 [1/1] (0.00ns)   --->   "%MemBank_B_addr_620 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 620" [mnist_AXI_Stream.cpp:136]   --->   Operation 3609 'getelementptr' 'MemBank_B_addr_620' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3610 [2/2] (3.25ns)   --->   "%MemBank_B_load_620 = load i16* %MemBank_B_addr_620, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3610 'load' 'MemBank_B_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3611 [1/1] (0.00ns)   --->   "%MemBank_B_addr_621 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 621" [mnist_AXI_Stream.cpp:136]   --->   Operation 3611 'getelementptr' 'MemBank_B_addr_621' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3612 [2/2] (3.25ns)   --->   "%MemBank_B_load_621 = load i16* %MemBank_B_addr_621, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3612 'load' 'MemBank_B_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 351 <SV = 350> <Delay = 6.50>
ST_351 : Operation 3613 [1/2] (3.25ns)   --->   "%MemBank_B_load_620 = load i16* %MemBank_B_addr_620, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3613 'load' 'MemBank_B_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3614 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_620 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 620" [mnist_AXI_Stream.cpp:136]   --->   Operation 3614 'getelementptr' 'MemBank_Out_addr_620' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3615 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_620, i16* %MemBank_Out_addr_620, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3616 [1/2] (3.25ns)   --->   "%MemBank_B_load_621 = load i16* %MemBank_B_addr_621, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3616 'load' 'MemBank_B_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3617 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_621 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 621" [mnist_AXI_Stream.cpp:136]   --->   Operation 3617 'getelementptr' 'MemBank_Out_addr_621' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3618 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_621, i16* %MemBank_Out_addr_621, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3619 [1/1] (0.00ns)   --->   "%MemBank_B_addr_622 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 622" [mnist_AXI_Stream.cpp:136]   --->   Operation 3619 'getelementptr' 'MemBank_B_addr_622' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3620 [2/2] (3.25ns)   --->   "%MemBank_B_load_622 = load i16* %MemBank_B_addr_622, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3620 'load' 'MemBank_B_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3621 [1/1] (0.00ns)   --->   "%MemBank_B_addr_623 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 623" [mnist_AXI_Stream.cpp:136]   --->   Operation 3621 'getelementptr' 'MemBank_B_addr_623' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3622 [2/2] (3.25ns)   --->   "%MemBank_B_load_623 = load i16* %MemBank_B_addr_623, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3622 'load' 'MemBank_B_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 352 <SV = 351> <Delay = 6.50>
ST_352 : Operation 3623 [1/2] (3.25ns)   --->   "%MemBank_B_load_622 = load i16* %MemBank_B_addr_622, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3623 'load' 'MemBank_B_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3624 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_622 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 622" [mnist_AXI_Stream.cpp:136]   --->   Operation 3624 'getelementptr' 'MemBank_Out_addr_622' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3625 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_622, i16* %MemBank_Out_addr_622, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3626 [1/2] (3.25ns)   --->   "%MemBank_B_load_623 = load i16* %MemBank_B_addr_623, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3626 'load' 'MemBank_B_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3627 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_623 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 623" [mnist_AXI_Stream.cpp:136]   --->   Operation 3627 'getelementptr' 'MemBank_Out_addr_623' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3628 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_623, i16* %MemBank_Out_addr_623, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3629 [1/1] (0.00ns)   --->   "%MemBank_B_addr_624 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 624" [mnist_AXI_Stream.cpp:136]   --->   Operation 3629 'getelementptr' 'MemBank_B_addr_624' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3630 [2/2] (3.25ns)   --->   "%MemBank_B_load_624 = load i16* %MemBank_B_addr_624, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3630 'load' 'MemBank_B_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3631 [1/1] (0.00ns)   --->   "%MemBank_B_addr_625 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 625" [mnist_AXI_Stream.cpp:136]   --->   Operation 3631 'getelementptr' 'MemBank_B_addr_625' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3632 [2/2] (3.25ns)   --->   "%MemBank_B_load_625 = load i16* %MemBank_B_addr_625, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3632 'load' 'MemBank_B_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 353 <SV = 352> <Delay = 6.50>
ST_353 : Operation 3633 [1/2] (3.25ns)   --->   "%MemBank_B_load_624 = load i16* %MemBank_B_addr_624, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3633 'load' 'MemBank_B_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3634 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_624 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 624" [mnist_AXI_Stream.cpp:136]   --->   Operation 3634 'getelementptr' 'MemBank_Out_addr_624' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3635 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_624, i16* %MemBank_Out_addr_624, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3636 [1/2] (3.25ns)   --->   "%MemBank_B_load_625 = load i16* %MemBank_B_addr_625, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3636 'load' 'MemBank_B_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3637 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_625 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 625" [mnist_AXI_Stream.cpp:136]   --->   Operation 3637 'getelementptr' 'MemBank_Out_addr_625' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3638 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_625, i16* %MemBank_Out_addr_625, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3639 [1/1] (0.00ns)   --->   "%MemBank_B_addr_626 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 626" [mnist_AXI_Stream.cpp:136]   --->   Operation 3639 'getelementptr' 'MemBank_B_addr_626' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3640 [2/2] (3.25ns)   --->   "%MemBank_B_load_626 = load i16* %MemBank_B_addr_626, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3640 'load' 'MemBank_B_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3641 [1/1] (0.00ns)   --->   "%MemBank_B_addr_627 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 627" [mnist_AXI_Stream.cpp:136]   --->   Operation 3641 'getelementptr' 'MemBank_B_addr_627' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3642 [2/2] (3.25ns)   --->   "%MemBank_B_load_627 = load i16* %MemBank_B_addr_627, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3642 'load' 'MemBank_B_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 354 <SV = 353> <Delay = 6.50>
ST_354 : Operation 3643 [1/2] (3.25ns)   --->   "%MemBank_B_load_626 = load i16* %MemBank_B_addr_626, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3643 'load' 'MemBank_B_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3644 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_626 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 626" [mnist_AXI_Stream.cpp:136]   --->   Operation 3644 'getelementptr' 'MemBank_Out_addr_626' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3645 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_626, i16* %MemBank_Out_addr_626, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3645 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3646 [1/2] (3.25ns)   --->   "%MemBank_B_load_627 = load i16* %MemBank_B_addr_627, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3646 'load' 'MemBank_B_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3647 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_627 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 627" [mnist_AXI_Stream.cpp:136]   --->   Operation 3647 'getelementptr' 'MemBank_Out_addr_627' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3648 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_627, i16* %MemBank_Out_addr_627, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3649 [1/1] (0.00ns)   --->   "%MemBank_B_addr_628 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 628" [mnist_AXI_Stream.cpp:136]   --->   Operation 3649 'getelementptr' 'MemBank_B_addr_628' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3650 [2/2] (3.25ns)   --->   "%MemBank_B_load_628 = load i16* %MemBank_B_addr_628, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3650 'load' 'MemBank_B_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3651 [1/1] (0.00ns)   --->   "%MemBank_B_addr_629 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 629" [mnist_AXI_Stream.cpp:136]   --->   Operation 3651 'getelementptr' 'MemBank_B_addr_629' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3652 [2/2] (3.25ns)   --->   "%MemBank_B_load_629 = load i16* %MemBank_B_addr_629, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3652 'load' 'MemBank_B_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 355 <SV = 354> <Delay = 6.50>
ST_355 : Operation 3653 [1/2] (3.25ns)   --->   "%MemBank_B_load_628 = load i16* %MemBank_B_addr_628, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3653 'load' 'MemBank_B_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3654 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_628 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 628" [mnist_AXI_Stream.cpp:136]   --->   Operation 3654 'getelementptr' 'MemBank_Out_addr_628' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3655 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_628, i16* %MemBank_Out_addr_628, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3656 [1/2] (3.25ns)   --->   "%MemBank_B_load_629 = load i16* %MemBank_B_addr_629, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3656 'load' 'MemBank_B_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3657 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_629 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 629" [mnist_AXI_Stream.cpp:136]   --->   Operation 3657 'getelementptr' 'MemBank_Out_addr_629' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3658 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_629, i16* %MemBank_Out_addr_629, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3659 [1/1] (0.00ns)   --->   "%MemBank_B_addr_630 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 630" [mnist_AXI_Stream.cpp:136]   --->   Operation 3659 'getelementptr' 'MemBank_B_addr_630' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3660 [2/2] (3.25ns)   --->   "%MemBank_B_load_630 = load i16* %MemBank_B_addr_630, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3660 'load' 'MemBank_B_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3661 [1/1] (0.00ns)   --->   "%MemBank_B_addr_631 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 631" [mnist_AXI_Stream.cpp:136]   --->   Operation 3661 'getelementptr' 'MemBank_B_addr_631' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3662 [2/2] (3.25ns)   --->   "%MemBank_B_load_631 = load i16* %MemBank_B_addr_631, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3662 'load' 'MemBank_B_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 356 <SV = 355> <Delay = 6.50>
ST_356 : Operation 3663 [1/2] (3.25ns)   --->   "%MemBank_B_load_630 = load i16* %MemBank_B_addr_630, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3663 'load' 'MemBank_B_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3664 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_630 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 630" [mnist_AXI_Stream.cpp:136]   --->   Operation 3664 'getelementptr' 'MemBank_Out_addr_630' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3665 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_630, i16* %MemBank_Out_addr_630, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3665 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3666 [1/2] (3.25ns)   --->   "%MemBank_B_load_631 = load i16* %MemBank_B_addr_631, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3666 'load' 'MemBank_B_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3667 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_631 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 631" [mnist_AXI_Stream.cpp:136]   --->   Operation 3667 'getelementptr' 'MemBank_Out_addr_631' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3668 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_631, i16* %MemBank_Out_addr_631, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3669 [1/1] (0.00ns)   --->   "%MemBank_B_addr_632 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 632" [mnist_AXI_Stream.cpp:136]   --->   Operation 3669 'getelementptr' 'MemBank_B_addr_632' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3670 [2/2] (3.25ns)   --->   "%MemBank_B_load_632 = load i16* %MemBank_B_addr_632, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3670 'load' 'MemBank_B_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3671 [1/1] (0.00ns)   --->   "%MemBank_B_addr_633 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 633" [mnist_AXI_Stream.cpp:136]   --->   Operation 3671 'getelementptr' 'MemBank_B_addr_633' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3672 [2/2] (3.25ns)   --->   "%MemBank_B_load_633 = load i16* %MemBank_B_addr_633, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3672 'load' 'MemBank_B_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 357 <SV = 356> <Delay = 6.50>
ST_357 : Operation 3673 [1/2] (3.25ns)   --->   "%MemBank_B_load_632 = load i16* %MemBank_B_addr_632, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3673 'load' 'MemBank_B_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3674 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_632 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 632" [mnist_AXI_Stream.cpp:136]   --->   Operation 3674 'getelementptr' 'MemBank_Out_addr_632' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3675 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_632, i16* %MemBank_Out_addr_632, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3675 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3676 [1/2] (3.25ns)   --->   "%MemBank_B_load_633 = load i16* %MemBank_B_addr_633, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3676 'load' 'MemBank_B_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3677 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_633 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 633" [mnist_AXI_Stream.cpp:136]   --->   Operation 3677 'getelementptr' 'MemBank_Out_addr_633' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3678 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_633, i16* %MemBank_Out_addr_633, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3679 [1/1] (0.00ns)   --->   "%MemBank_B_addr_634 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 634" [mnist_AXI_Stream.cpp:136]   --->   Operation 3679 'getelementptr' 'MemBank_B_addr_634' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3680 [2/2] (3.25ns)   --->   "%MemBank_B_load_634 = load i16* %MemBank_B_addr_634, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3680 'load' 'MemBank_B_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3681 [1/1] (0.00ns)   --->   "%MemBank_B_addr_635 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 635" [mnist_AXI_Stream.cpp:136]   --->   Operation 3681 'getelementptr' 'MemBank_B_addr_635' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3682 [2/2] (3.25ns)   --->   "%MemBank_B_load_635 = load i16* %MemBank_B_addr_635, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3682 'load' 'MemBank_B_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 358 <SV = 357> <Delay = 6.50>
ST_358 : Operation 3683 [1/2] (3.25ns)   --->   "%MemBank_B_load_634 = load i16* %MemBank_B_addr_634, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3683 'load' 'MemBank_B_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3684 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_634 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 634" [mnist_AXI_Stream.cpp:136]   --->   Operation 3684 'getelementptr' 'MemBank_Out_addr_634' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3685 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_634, i16* %MemBank_Out_addr_634, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3686 [1/2] (3.25ns)   --->   "%MemBank_B_load_635 = load i16* %MemBank_B_addr_635, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3686 'load' 'MemBank_B_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3687 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_635 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 635" [mnist_AXI_Stream.cpp:136]   --->   Operation 3687 'getelementptr' 'MemBank_Out_addr_635' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3688 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_635, i16* %MemBank_Out_addr_635, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3689 [1/1] (0.00ns)   --->   "%MemBank_B_addr_636 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 636" [mnist_AXI_Stream.cpp:136]   --->   Operation 3689 'getelementptr' 'MemBank_B_addr_636' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3690 [2/2] (3.25ns)   --->   "%MemBank_B_load_636 = load i16* %MemBank_B_addr_636, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3690 'load' 'MemBank_B_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3691 [1/1] (0.00ns)   --->   "%MemBank_B_addr_637 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 637" [mnist_AXI_Stream.cpp:136]   --->   Operation 3691 'getelementptr' 'MemBank_B_addr_637' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3692 [2/2] (3.25ns)   --->   "%MemBank_B_load_637 = load i16* %MemBank_B_addr_637, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3692 'load' 'MemBank_B_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 359 <SV = 358> <Delay = 6.50>
ST_359 : Operation 3693 [1/2] (3.25ns)   --->   "%MemBank_B_load_636 = load i16* %MemBank_B_addr_636, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3693 'load' 'MemBank_B_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3694 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_636 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 636" [mnist_AXI_Stream.cpp:136]   --->   Operation 3694 'getelementptr' 'MemBank_Out_addr_636' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3695 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_636, i16* %MemBank_Out_addr_636, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3695 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3696 [1/2] (3.25ns)   --->   "%MemBank_B_load_637 = load i16* %MemBank_B_addr_637, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3696 'load' 'MemBank_B_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3697 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_637 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 637" [mnist_AXI_Stream.cpp:136]   --->   Operation 3697 'getelementptr' 'MemBank_Out_addr_637' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3698 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_637, i16* %MemBank_Out_addr_637, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3699 [1/1] (0.00ns)   --->   "%MemBank_B_addr_638 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 638" [mnist_AXI_Stream.cpp:136]   --->   Operation 3699 'getelementptr' 'MemBank_B_addr_638' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3700 [2/2] (3.25ns)   --->   "%MemBank_B_load_638 = load i16* %MemBank_B_addr_638, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3700 'load' 'MemBank_B_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3701 [1/1] (0.00ns)   --->   "%MemBank_B_addr_639 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 639" [mnist_AXI_Stream.cpp:136]   --->   Operation 3701 'getelementptr' 'MemBank_B_addr_639' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3702 [2/2] (3.25ns)   --->   "%MemBank_B_load_639 = load i16* %MemBank_B_addr_639, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3702 'load' 'MemBank_B_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 360 <SV = 359> <Delay = 6.50>
ST_360 : Operation 3703 [1/2] (3.25ns)   --->   "%MemBank_B_load_638 = load i16* %MemBank_B_addr_638, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3703 'load' 'MemBank_B_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3704 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_638 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 638" [mnist_AXI_Stream.cpp:136]   --->   Operation 3704 'getelementptr' 'MemBank_Out_addr_638' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3705 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_638, i16* %MemBank_Out_addr_638, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3706 [1/2] (3.25ns)   --->   "%MemBank_B_load_639 = load i16* %MemBank_B_addr_639, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3706 'load' 'MemBank_B_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3707 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_639 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 639" [mnist_AXI_Stream.cpp:136]   --->   Operation 3707 'getelementptr' 'MemBank_Out_addr_639' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3708 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_639, i16* %MemBank_Out_addr_639, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3709 [1/1] (0.00ns)   --->   "%MemBank_B_addr_640 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 640" [mnist_AXI_Stream.cpp:136]   --->   Operation 3709 'getelementptr' 'MemBank_B_addr_640' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3710 [2/2] (3.25ns)   --->   "%MemBank_B_load_640 = load i16* %MemBank_B_addr_640, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3710 'load' 'MemBank_B_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3711 [1/1] (0.00ns)   --->   "%MemBank_B_addr_641 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 641" [mnist_AXI_Stream.cpp:136]   --->   Operation 3711 'getelementptr' 'MemBank_B_addr_641' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3712 [2/2] (3.25ns)   --->   "%MemBank_B_load_641 = load i16* %MemBank_B_addr_641, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3712 'load' 'MemBank_B_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 361 <SV = 360> <Delay = 6.50>
ST_361 : Operation 3713 [1/2] (3.25ns)   --->   "%MemBank_B_load_640 = load i16* %MemBank_B_addr_640, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3713 'load' 'MemBank_B_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3714 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_640 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 640" [mnist_AXI_Stream.cpp:136]   --->   Operation 3714 'getelementptr' 'MemBank_Out_addr_640' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3715 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_640, i16* %MemBank_Out_addr_640, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3715 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3716 [1/2] (3.25ns)   --->   "%MemBank_B_load_641 = load i16* %MemBank_B_addr_641, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3716 'load' 'MemBank_B_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3717 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_641 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 641" [mnist_AXI_Stream.cpp:136]   --->   Operation 3717 'getelementptr' 'MemBank_Out_addr_641' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3718 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_641, i16* %MemBank_Out_addr_641, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3719 [1/1] (0.00ns)   --->   "%MemBank_B_addr_642 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 642" [mnist_AXI_Stream.cpp:136]   --->   Operation 3719 'getelementptr' 'MemBank_B_addr_642' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3720 [2/2] (3.25ns)   --->   "%MemBank_B_load_642 = load i16* %MemBank_B_addr_642, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3720 'load' 'MemBank_B_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3721 [1/1] (0.00ns)   --->   "%MemBank_B_addr_643 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 643" [mnist_AXI_Stream.cpp:136]   --->   Operation 3721 'getelementptr' 'MemBank_B_addr_643' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3722 [2/2] (3.25ns)   --->   "%MemBank_B_load_643 = load i16* %MemBank_B_addr_643, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3722 'load' 'MemBank_B_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 362 <SV = 361> <Delay = 6.50>
ST_362 : Operation 3723 [1/2] (3.25ns)   --->   "%MemBank_B_load_642 = load i16* %MemBank_B_addr_642, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3723 'load' 'MemBank_B_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3724 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_642 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 642" [mnist_AXI_Stream.cpp:136]   --->   Operation 3724 'getelementptr' 'MemBank_Out_addr_642' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3725 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_642, i16* %MemBank_Out_addr_642, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3726 [1/2] (3.25ns)   --->   "%MemBank_B_load_643 = load i16* %MemBank_B_addr_643, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3726 'load' 'MemBank_B_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3727 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_643 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 643" [mnist_AXI_Stream.cpp:136]   --->   Operation 3727 'getelementptr' 'MemBank_Out_addr_643' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3728 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_643, i16* %MemBank_Out_addr_643, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3729 [1/1] (0.00ns)   --->   "%MemBank_B_addr_644 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 644" [mnist_AXI_Stream.cpp:136]   --->   Operation 3729 'getelementptr' 'MemBank_B_addr_644' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3730 [2/2] (3.25ns)   --->   "%MemBank_B_load_644 = load i16* %MemBank_B_addr_644, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3730 'load' 'MemBank_B_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3731 [1/1] (0.00ns)   --->   "%MemBank_B_addr_645 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 645" [mnist_AXI_Stream.cpp:136]   --->   Operation 3731 'getelementptr' 'MemBank_B_addr_645' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3732 [2/2] (3.25ns)   --->   "%MemBank_B_load_645 = load i16* %MemBank_B_addr_645, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3732 'load' 'MemBank_B_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 363 <SV = 362> <Delay = 6.50>
ST_363 : Operation 3733 [1/2] (3.25ns)   --->   "%MemBank_B_load_644 = load i16* %MemBank_B_addr_644, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3733 'load' 'MemBank_B_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3734 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_644 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 644" [mnist_AXI_Stream.cpp:136]   --->   Operation 3734 'getelementptr' 'MemBank_Out_addr_644' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3735 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_644, i16* %MemBank_Out_addr_644, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3736 [1/2] (3.25ns)   --->   "%MemBank_B_load_645 = load i16* %MemBank_B_addr_645, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3736 'load' 'MemBank_B_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3737 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_645 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 645" [mnist_AXI_Stream.cpp:136]   --->   Operation 3737 'getelementptr' 'MemBank_Out_addr_645' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3738 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_645, i16* %MemBank_Out_addr_645, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3739 [1/1] (0.00ns)   --->   "%MemBank_B_addr_646 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 646" [mnist_AXI_Stream.cpp:136]   --->   Operation 3739 'getelementptr' 'MemBank_B_addr_646' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3740 [2/2] (3.25ns)   --->   "%MemBank_B_load_646 = load i16* %MemBank_B_addr_646, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3740 'load' 'MemBank_B_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3741 [1/1] (0.00ns)   --->   "%MemBank_B_addr_647 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 647" [mnist_AXI_Stream.cpp:136]   --->   Operation 3741 'getelementptr' 'MemBank_B_addr_647' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3742 [2/2] (3.25ns)   --->   "%MemBank_B_load_647 = load i16* %MemBank_B_addr_647, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3742 'load' 'MemBank_B_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 364 <SV = 363> <Delay = 6.50>
ST_364 : Operation 3743 [1/2] (3.25ns)   --->   "%MemBank_B_load_646 = load i16* %MemBank_B_addr_646, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3743 'load' 'MemBank_B_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3744 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_646 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 646" [mnist_AXI_Stream.cpp:136]   --->   Operation 3744 'getelementptr' 'MemBank_Out_addr_646' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3745 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_646, i16* %MemBank_Out_addr_646, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3746 [1/2] (3.25ns)   --->   "%MemBank_B_load_647 = load i16* %MemBank_B_addr_647, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3746 'load' 'MemBank_B_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3747 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_647 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 647" [mnist_AXI_Stream.cpp:136]   --->   Operation 3747 'getelementptr' 'MemBank_Out_addr_647' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3748 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_647, i16* %MemBank_Out_addr_647, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3749 [1/1] (0.00ns)   --->   "%MemBank_B_addr_648 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 648" [mnist_AXI_Stream.cpp:136]   --->   Operation 3749 'getelementptr' 'MemBank_B_addr_648' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3750 [2/2] (3.25ns)   --->   "%MemBank_B_load_648 = load i16* %MemBank_B_addr_648, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3750 'load' 'MemBank_B_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3751 [1/1] (0.00ns)   --->   "%MemBank_B_addr_649 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 649" [mnist_AXI_Stream.cpp:136]   --->   Operation 3751 'getelementptr' 'MemBank_B_addr_649' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3752 [2/2] (3.25ns)   --->   "%MemBank_B_load_649 = load i16* %MemBank_B_addr_649, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3752 'load' 'MemBank_B_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 365 <SV = 364> <Delay = 6.50>
ST_365 : Operation 3753 [1/2] (3.25ns)   --->   "%MemBank_B_load_648 = load i16* %MemBank_B_addr_648, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3753 'load' 'MemBank_B_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3754 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_648 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 648" [mnist_AXI_Stream.cpp:136]   --->   Operation 3754 'getelementptr' 'MemBank_Out_addr_648' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3755 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_648, i16* %MemBank_Out_addr_648, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3756 [1/2] (3.25ns)   --->   "%MemBank_B_load_649 = load i16* %MemBank_B_addr_649, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3756 'load' 'MemBank_B_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3757 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_649 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 649" [mnist_AXI_Stream.cpp:136]   --->   Operation 3757 'getelementptr' 'MemBank_Out_addr_649' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3758 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_649, i16* %MemBank_Out_addr_649, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3759 [1/1] (0.00ns)   --->   "%MemBank_B_addr_650 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 650" [mnist_AXI_Stream.cpp:136]   --->   Operation 3759 'getelementptr' 'MemBank_B_addr_650' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3760 [2/2] (3.25ns)   --->   "%MemBank_B_load_650 = load i16* %MemBank_B_addr_650, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3760 'load' 'MemBank_B_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3761 [1/1] (0.00ns)   --->   "%MemBank_B_addr_651 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 651" [mnist_AXI_Stream.cpp:136]   --->   Operation 3761 'getelementptr' 'MemBank_B_addr_651' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3762 [2/2] (3.25ns)   --->   "%MemBank_B_load_651 = load i16* %MemBank_B_addr_651, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3762 'load' 'MemBank_B_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 366 <SV = 365> <Delay = 6.50>
ST_366 : Operation 3763 [1/2] (3.25ns)   --->   "%MemBank_B_load_650 = load i16* %MemBank_B_addr_650, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3763 'load' 'MemBank_B_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3764 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_650 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 650" [mnist_AXI_Stream.cpp:136]   --->   Operation 3764 'getelementptr' 'MemBank_Out_addr_650' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3765 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_650, i16* %MemBank_Out_addr_650, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3765 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3766 [1/2] (3.25ns)   --->   "%MemBank_B_load_651 = load i16* %MemBank_B_addr_651, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3766 'load' 'MemBank_B_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3767 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_651 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 651" [mnist_AXI_Stream.cpp:136]   --->   Operation 3767 'getelementptr' 'MemBank_Out_addr_651' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3768 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_651, i16* %MemBank_Out_addr_651, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3769 [1/1] (0.00ns)   --->   "%MemBank_B_addr_652 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 652" [mnist_AXI_Stream.cpp:136]   --->   Operation 3769 'getelementptr' 'MemBank_B_addr_652' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3770 [2/2] (3.25ns)   --->   "%MemBank_B_load_652 = load i16* %MemBank_B_addr_652, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3770 'load' 'MemBank_B_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3771 [1/1] (0.00ns)   --->   "%MemBank_B_addr_653 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 653" [mnist_AXI_Stream.cpp:136]   --->   Operation 3771 'getelementptr' 'MemBank_B_addr_653' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3772 [2/2] (3.25ns)   --->   "%MemBank_B_load_653 = load i16* %MemBank_B_addr_653, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3772 'load' 'MemBank_B_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 367 <SV = 366> <Delay = 6.50>
ST_367 : Operation 3773 [1/2] (3.25ns)   --->   "%MemBank_B_load_652 = load i16* %MemBank_B_addr_652, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3773 'load' 'MemBank_B_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3774 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_652 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 652" [mnist_AXI_Stream.cpp:136]   --->   Operation 3774 'getelementptr' 'MemBank_Out_addr_652' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3775 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_652, i16* %MemBank_Out_addr_652, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3775 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3776 [1/2] (3.25ns)   --->   "%MemBank_B_load_653 = load i16* %MemBank_B_addr_653, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3776 'load' 'MemBank_B_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3777 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_653 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 653" [mnist_AXI_Stream.cpp:136]   --->   Operation 3777 'getelementptr' 'MemBank_Out_addr_653' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3778 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_653, i16* %MemBank_Out_addr_653, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3779 [1/1] (0.00ns)   --->   "%MemBank_B_addr_654 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 654" [mnist_AXI_Stream.cpp:136]   --->   Operation 3779 'getelementptr' 'MemBank_B_addr_654' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3780 [2/2] (3.25ns)   --->   "%MemBank_B_load_654 = load i16* %MemBank_B_addr_654, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3780 'load' 'MemBank_B_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3781 [1/1] (0.00ns)   --->   "%MemBank_B_addr_655 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 655" [mnist_AXI_Stream.cpp:136]   --->   Operation 3781 'getelementptr' 'MemBank_B_addr_655' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3782 [2/2] (3.25ns)   --->   "%MemBank_B_load_655 = load i16* %MemBank_B_addr_655, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3782 'load' 'MemBank_B_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 368 <SV = 367> <Delay = 6.50>
ST_368 : Operation 3783 [1/2] (3.25ns)   --->   "%MemBank_B_load_654 = load i16* %MemBank_B_addr_654, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3783 'load' 'MemBank_B_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3784 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_654 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 654" [mnist_AXI_Stream.cpp:136]   --->   Operation 3784 'getelementptr' 'MemBank_Out_addr_654' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3785 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_654, i16* %MemBank_Out_addr_654, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3785 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3786 [1/2] (3.25ns)   --->   "%MemBank_B_load_655 = load i16* %MemBank_B_addr_655, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3786 'load' 'MemBank_B_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3787 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_655 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 655" [mnist_AXI_Stream.cpp:136]   --->   Operation 3787 'getelementptr' 'MemBank_Out_addr_655' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3788 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_655, i16* %MemBank_Out_addr_655, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3789 [1/1] (0.00ns)   --->   "%MemBank_B_addr_656 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 656" [mnist_AXI_Stream.cpp:136]   --->   Operation 3789 'getelementptr' 'MemBank_B_addr_656' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3790 [2/2] (3.25ns)   --->   "%MemBank_B_load_656 = load i16* %MemBank_B_addr_656, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3790 'load' 'MemBank_B_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3791 [1/1] (0.00ns)   --->   "%MemBank_B_addr_657 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 657" [mnist_AXI_Stream.cpp:136]   --->   Operation 3791 'getelementptr' 'MemBank_B_addr_657' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3792 [2/2] (3.25ns)   --->   "%MemBank_B_load_657 = load i16* %MemBank_B_addr_657, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3792 'load' 'MemBank_B_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 369 <SV = 368> <Delay = 6.50>
ST_369 : Operation 3793 [1/2] (3.25ns)   --->   "%MemBank_B_load_656 = load i16* %MemBank_B_addr_656, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3793 'load' 'MemBank_B_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3794 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_656 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 656" [mnist_AXI_Stream.cpp:136]   --->   Operation 3794 'getelementptr' 'MemBank_Out_addr_656' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3795 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_656, i16* %MemBank_Out_addr_656, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3796 [1/2] (3.25ns)   --->   "%MemBank_B_load_657 = load i16* %MemBank_B_addr_657, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3796 'load' 'MemBank_B_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3797 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_657 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 657" [mnist_AXI_Stream.cpp:136]   --->   Operation 3797 'getelementptr' 'MemBank_Out_addr_657' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3798 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_657, i16* %MemBank_Out_addr_657, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3799 [1/1] (0.00ns)   --->   "%MemBank_B_addr_658 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 658" [mnist_AXI_Stream.cpp:136]   --->   Operation 3799 'getelementptr' 'MemBank_B_addr_658' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3800 [2/2] (3.25ns)   --->   "%MemBank_B_load_658 = load i16* %MemBank_B_addr_658, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3800 'load' 'MemBank_B_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3801 [1/1] (0.00ns)   --->   "%MemBank_B_addr_659 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 659" [mnist_AXI_Stream.cpp:136]   --->   Operation 3801 'getelementptr' 'MemBank_B_addr_659' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3802 [2/2] (3.25ns)   --->   "%MemBank_B_load_659 = load i16* %MemBank_B_addr_659, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3802 'load' 'MemBank_B_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 370 <SV = 369> <Delay = 6.50>
ST_370 : Operation 3803 [1/2] (3.25ns)   --->   "%MemBank_B_load_658 = load i16* %MemBank_B_addr_658, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3803 'load' 'MemBank_B_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3804 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_658 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 658" [mnist_AXI_Stream.cpp:136]   --->   Operation 3804 'getelementptr' 'MemBank_Out_addr_658' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3805 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_658, i16* %MemBank_Out_addr_658, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3806 [1/2] (3.25ns)   --->   "%MemBank_B_load_659 = load i16* %MemBank_B_addr_659, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3806 'load' 'MemBank_B_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3807 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_659 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 659" [mnist_AXI_Stream.cpp:136]   --->   Operation 3807 'getelementptr' 'MemBank_Out_addr_659' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3808 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_659, i16* %MemBank_Out_addr_659, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3809 [1/1] (0.00ns)   --->   "%MemBank_B_addr_660 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 660" [mnist_AXI_Stream.cpp:136]   --->   Operation 3809 'getelementptr' 'MemBank_B_addr_660' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3810 [2/2] (3.25ns)   --->   "%MemBank_B_load_660 = load i16* %MemBank_B_addr_660, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3810 'load' 'MemBank_B_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3811 [1/1] (0.00ns)   --->   "%MemBank_B_addr_661 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 661" [mnist_AXI_Stream.cpp:136]   --->   Operation 3811 'getelementptr' 'MemBank_B_addr_661' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3812 [2/2] (3.25ns)   --->   "%MemBank_B_load_661 = load i16* %MemBank_B_addr_661, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3812 'load' 'MemBank_B_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 371 <SV = 370> <Delay = 6.50>
ST_371 : Operation 3813 [1/2] (3.25ns)   --->   "%MemBank_B_load_660 = load i16* %MemBank_B_addr_660, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3813 'load' 'MemBank_B_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3814 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_660 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 660" [mnist_AXI_Stream.cpp:136]   --->   Operation 3814 'getelementptr' 'MemBank_Out_addr_660' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3815 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_660, i16* %MemBank_Out_addr_660, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3816 [1/2] (3.25ns)   --->   "%MemBank_B_load_661 = load i16* %MemBank_B_addr_661, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3816 'load' 'MemBank_B_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3817 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_661 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 661" [mnist_AXI_Stream.cpp:136]   --->   Operation 3817 'getelementptr' 'MemBank_Out_addr_661' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3818 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_661, i16* %MemBank_Out_addr_661, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3819 [1/1] (0.00ns)   --->   "%MemBank_B_addr_662 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 662" [mnist_AXI_Stream.cpp:136]   --->   Operation 3819 'getelementptr' 'MemBank_B_addr_662' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3820 [2/2] (3.25ns)   --->   "%MemBank_B_load_662 = load i16* %MemBank_B_addr_662, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3820 'load' 'MemBank_B_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3821 [1/1] (0.00ns)   --->   "%MemBank_B_addr_663 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 663" [mnist_AXI_Stream.cpp:136]   --->   Operation 3821 'getelementptr' 'MemBank_B_addr_663' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3822 [2/2] (3.25ns)   --->   "%MemBank_B_load_663 = load i16* %MemBank_B_addr_663, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3822 'load' 'MemBank_B_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 372 <SV = 371> <Delay = 6.50>
ST_372 : Operation 3823 [1/2] (3.25ns)   --->   "%MemBank_B_load_662 = load i16* %MemBank_B_addr_662, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3823 'load' 'MemBank_B_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3824 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_662 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 662" [mnist_AXI_Stream.cpp:136]   --->   Operation 3824 'getelementptr' 'MemBank_Out_addr_662' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3825 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_662, i16* %MemBank_Out_addr_662, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3825 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3826 [1/2] (3.25ns)   --->   "%MemBank_B_load_663 = load i16* %MemBank_B_addr_663, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3826 'load' 'MemBank_B_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3827 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_663 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 663" [mnist_AXI_Stream.cpp:136]   --->   Operation 3827 'getelementptr' 'MemBank_Out_addr_663' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3828 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_663, i16* %MemBank_Out_addr_663, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3829 [1/1] (0.00ns)   --->   "%MemBank_B_addr_664 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 664" [mnist_AXI_Stream.cpp:136]   --->   Operation 3829 'getelementptr' 'MemBank_B_addr_664' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3830 [2/2] (3.25ns)   --->   "%MemBank_B_load_664 = load i16* %MemBank_B_addr_664, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3830 'load' 'MemBank_B_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3831 [1/1] (0.00ns)   --->   "%MemBank_B_addr_665 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 665" [mnist_AXI_Stream.cpp:136]   --->   Operation 3831 'getelementptr' 'MemBank_B_addr_665' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3832 [2/2] (3.25ns)   --->   "%MemBank_B_load_665 = load i16* %MemBank_B_addr_665, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3832 'load' 'MemBank_B_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 373 <SV = 372> <Delay = 6.50>
ST_373 : Operation 3833 [1/2] (3.25ns)   --->   "%MemBank_B_load_664 = load i16* %MemBank_B_addr_664, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3833 'load' 'MemBank_B_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3834 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_664 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 664" [mnist_AXI_Stream.cpp:136]   --->   Operation 3834 'getelementptr' 'MemBank_Out_addr_664' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3835 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_664, i16* %MemBank_Out_addr_664, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3836 [1/2] (3.25ns)   --->   "%MemBank_B_load_665 = load i16* %MemBank_B_addr_665, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3836 'load' 'MemBank_B_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3837 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_665 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 665" [mnist_AXI_Stream.cpp:136]   --->   Operation 3837 'getelementptr' 'MemBank_Out_addr_665' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3838 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_665, i16* %MemBank_Out_addr_665, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3839 [1/1] (0.00ns)   --->   "%MemBank_B_addr_666 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 666" [mnist_AXI_Stream.cpp:136]   --->   Operation 3839 'getelementptr' 'MemBank_B_addr_666' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3840 [2/2] (3.25ns)   --->   "%MemBank_B_load_666 = load i16* %MemBank_B_addr_666, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3840 'load' 'MemBank_B_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3841 [1/1] (0.00ns)   --->   "%MemBank_B_addr_667 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 667" [mnist_AXI_Stream.cpp:136]   --->   Operation 3841 'getelementptr' 'MemBank_B_addr_667' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3842 [2/2] (3.25ns)   --->   "%MemBank_B_load_667 = load i16* %MemBank_B_addr_667, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3842 'load' 'MemBank_B_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 374 <SV = 373> <Delay = 6.50>
ST_374 : Operation 3843 [1/2] (3.25ns)   --->   "%MemBank_B_load_666 = load i16* %MemBank_B_addr_666, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3843 'load' 'MemBank_B_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3844 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_666 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 666" [mnist_AXI_Stream.cpp:136]   --->   Operation 3844 'getelementptr' 'MemBank_Out_addr_666' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3845 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_666, i16* %MemBank_Out_addr_666, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3845 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3846 [1/2] (3.25ns)   --->   "%MemBank_B_load_667 = load i16* %MemBank_B_addr_667, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3846 'load' 'MemBank_B_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3847 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_667 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 667" [mnist_AXI_Stream.cpp:136]   --->   Operation 3847 'getelementptr' 'MemBank_Out_addr_667' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3848 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_667, i16* %MemBank_Out_addr_667, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3849 [1/1] (0.00ns)   --->   "%MemBank_B_addr_668 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 668" [mnist_AXI_Stream.cpp:136]   --->   Operation 3849 'getelementptr' 'MemBank_B_addr_668' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3850 [2/2] (3.25ns)   --->   "%MemBank_B_load_668 = load i16* %MemBank_B_addr_668, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3850 'load' 'MemBank_B_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3851 [1/1] (0.00ns)   --->   "%MemBank_B_addr_669 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 669" [mnist_AXI_Stream.cpp:136]   --->   Operation 3851 'getelementptr' 'MemBank_B_addr_669' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3852 [2/2] (3.25ns)   --->   "%MemBank_B_load_669 = load i16* %MemBank_B_addr_669, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3852 'load' 'MemBank_B_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 375 <SV = 374> <Delay = 6.50>
ST_375 : Operation 3853 [1/2] (3.25ns)   --->   "%MemBank_B_load_668 = load i16* %MemBank_B_addr_668, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3853 'load' 'MemBank_B_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3854 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_668 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 668" [mnist_AXI_Stream.cpp:136]   --->   Operation 3854 'getelementptr' 'MemBank_Out_addr_668' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3855 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_668, i16* %MemBank_Out_addr_668, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3855 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3856 [1/2] (3.25ns)   --->   "%MemBank_B_load_669 = load i16* %MemBank_B_addr_669, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3856 'load' 'MemBank_B_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3857 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_669 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 669" [mnist_AXI_Stream.cpp:136]   --->   Operation 3857 'getelementptr' 'MemBank_Out_addr_669' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3858 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_669, i16* %MemBank_Out_addr_669, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3859 [1/1] (0.00ns)   --->   "%MemBank_B_addr_670 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 670" [mnist_AXI_Stream.cpp:136]   --->   Operation 3859 'getelementptr' 'MemBank_B_addr_670' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3860 [2/2] (3.25ns)   --->   "%MemBank_B_load_670 = load i16* %MemBank_B_addr_670, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3860 'load' 'MemBank_B_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3861 [1/1] (0.00ns)   --->   "%MemBank_B_addr_671 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 671" [mnist_AXI_Stream.cpp:136]   --->   Operation 3861 'getelementptr' 'MemBank_B_addr_671' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3862 [2/2] (3.25ns)   --->   "%MemBank_B_load_671 = load i16* %MemBank_B_addr_671, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3862 'load' 'MemBank_B_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 376 <SV = 375> <Delay = 6.50>
ST_376 : Operation 3863 [1/2] (3.25ns)   --->   "%MemBank_B_load_670 = load i16* %MemBank_B_addr_670, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3863 'load' 'MemBank_B_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3864 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_670 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 670" [mnist_AXI_Stream.cpp:136]   --->   Operation 3864 'getelementptr' 'MemBank_Out_addr_670' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3865 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_670, i16* %MemBank_Out_addr_670, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3865 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3866 [1/2] (3.25ns)   --->   "%MemBank_B_load_671 = load i16* %MemBank_B_addr_671, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3866 'load' 'MemBank_B_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3867 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_671 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 671" [mnist_AXI_Stream.cpp:136]   --->   Operation 3867 'getelementptr' 'MemBank_Out_addr_671' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3868 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_671, i16* %MemBank_Out_addr_671, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3868 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3869 [1/1] (0.00ns)   --->   "%MemBank_B_addr_672 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 672" [mnist_AXI_Stream.cpp:136]   --->   Operation 3869 'getelementptr' 'MemBank_B_addr_672' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3870 [2/2] (3.25ns)   --->   "%MemBank_B_load_672 = load i16* %MemBank_B_addr_672, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3870 'load' 'MemBank_B_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3871 [1/1] (0.00ns)   --->   "%MemBank_B_addr_673 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 673" [mnist_AXI_Stream.cpp:136]   --->   Operation 3871 'getelementptr' 'MemBank_B_addr_673' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3872 [2/2] (3.25ns)   --->   "%MemBank_B_load_673 = load i16* %MemBank_B_addr_673, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3872 'load' 'MemBank_B_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 377 <SV = 376> <Delay = 6.50>
ST_377 : Operation 3873 [1/2] (3.25ns)   --->   "%MemBank_B_load_672 = load i16* %MemBank_B_addr_672, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3873 'load' 'MemBank_B_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3874 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_672 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 672" [mnist_AXI_Stream.cpp:136]   --->   Operation 3874 'getelementptr' 'MemBank_Out_addr_672' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3875 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_672, i16* %MemBank_Out_addr_672, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3875 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3876 [1/2] (3.25ns)   --->   "%MemBank_B_load_673 = load i16* %MemBank_B_addr_673, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3876 'load' 'MemBank_B_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3877 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_673 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 673" [mnist_AXI_Stream.cpp:136]   --->   Operation 3877 'getelementptr' 'MemBank_Out_addr_673' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3878 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_673, i16* %MemBank_Out_addr_673, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3879 [1/1] (0.00ns)   --->   "%MemBank_B_addr_674 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 674" [mnist_AXI_Stream.cpp:136]   --->   Operation 3879 'getelementptr' 'MemBank_B_addr_674' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3880 [2/2] (3.25ns)   --->   "%MemBank_B_load_674 = load i16* %MemBank_B_addr_674, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3880 'load' 'MemBank_B_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3881 [1/1] (0.00ns)   --->   "%MemBank_B_addr_675 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 675" [mnist_AXI_Stream.cpp:136]   --->   Operation 3881 'getelementptr' 'MemBank_B_addr_675' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3882 [2/2] (3.25ns)   --->   "%MemBank_B_load_675 = load i16* %MemBank_B_addr_675, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3882 'load' 'MemBank_B_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 378 <SV = 377> <Delay = 6.50>
ST_378 : Operation 3883 [1/2] (3.25ns)   --->   "%MemBank_B_load_674 = load i16* %MemBank_B_addr_674, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3883 'load' 'MemBank_B_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3884 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_674 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 674" [mnist_AXI_Stream.cpp:136]   --->   Operation 3884 'getelementptr' 'MemBank_Out_addr_674' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3885 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_674, i16* %MemBank_Out_addr_674, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3885 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3886 [1/2] (3.25ns)   --->   "%MemBank_B_load_675 = load i16* %MemBank_B_addr_675, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3886 'load' 'MemBank_B_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3887 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_675 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 675" [mnist_AXI_Stream.cpp:136]   --->   Operation 3887 'getelementptr' 'MemBank_Out_addr_675' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3888 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_675, i16* %MemBank_Out_addr_675, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3889 [1/1] (0.00ns)   --->   "%MemBank_B_addr_676 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 676" [mnist_AXI_Stream.cpp:136]   --->   Operation 3889 'getelementptr' 'MemBank_B_addr_676' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3890 [2/2] (3.25ns)   --->   "%MemBank_B_load_676 = load i16* %MemBank_B_addr_676, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3890 'load' 'MemBank_B_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3891 [1/1] (0.00ns)   --->   "%MemBank_B_addr_677 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 677" [mnist_AXI_Stream.cpp:136]   --->   Operation 3891 'getelementptr' 'MemBank_B_addr_677' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3892 [2/2] (3.25ns)   --->   "%MemBank_B_load_677 = load i16* %MemBank_B_addr_677, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3892 'load' 'MemBank_B_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 379 <SV = 378> <Delay = 6.50>
ST_379 : Operation 3893 [1/2] (3.25ns)   --->   "%MemBank_B_load_676 = load i16* %MemBank_B_addr_676, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3893 'load' 'MemBank_B_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3894 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_676 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 676" [mnist_AXI_Stream.cpp:136]   --->   Operation 3894 'getelementptr' 'MemBank_Out_addr_676' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3895 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_676, i16* %MemBank_Out_addr_676, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3895 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3896 [1/2] (3.25ns)   --->   "%MemBank_B_load_677 = load i16* %MemBank_B_addr_677, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3896 'load' 'MemBank_B_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3897 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_677 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 677" [mnist_AXI_Stream.cpp:136]   --->   Operation 3897 'getelementptr' 'MemBank_Out_addr_677' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3898 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_677, i16* %MemBank_Out_addr_677, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3898 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3899 [1/1] (0.00ns)   --->   "%MemBank_B_addr_678 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 678" [mnist_AXI_Stream.cpp:136]   --->   Operation 3899 'getelementptr' 'MemBank_B_addr_678' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3900 [2/2] (3.25ns)   --->   "%MemBank_B_load_678 = load i16* %MemBank_B_addr_678, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3900 'load' 'MemBank_B_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3901 [1/1] (0.00ns)   --->   "%MemBank_B_addr_679 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 679" [mnist_AXI_Stream.cpp:136]   --->   Operation 3901 'getelementptr' 'MemBank_B_addr_679' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3902 [2/2] (3.25ns)   --->   "%MemBank_B_load_679 = load i16* %MemBank_B_addr_679, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3902 'load' 'MemBank_B_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 380 <SV = 379> <Delay = 6.50>
ST_380 : Operation 3903 [1/2] (3.25ns)   --->   "%MemBank_B_load_678 = load i16* %MemBank_B_addr_678, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3903 'load' 'MemBank_B_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3904 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_678 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 678" [mnist_AXI_Stream.cpp:136]   --->   Operation 3904 'getelementptr' 'MemBank_Out_addr_678' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3905 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_678, i16* %MemBank_Out_addr_678, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3906 [1/2] (3.25ns)   --->   "%MemBank_B_load_679 = load i16* %MemBank_B_addr_679, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3906 'load' 'MemBank_B_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3907 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_679 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 679" [mnist_AXI_Stream.cpp:136]   --->   Operation 3907 'getelementptr' 'MemBank_Out_addr_679' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3908 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_679, i16* %MemBank_Out_addr_679, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3909 [1/1] (0.00ns)   --->   "%MemBank_B_addr_680 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 680" [mnist_AXI_Stream.cpp:136]   --->   Operation 3909 'getelementptr' 'MemBank_B_addr_680' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3910 [2/2] (3.25ns)   --->   "%MemBank_B_load_680 = load i16* %MemBank_B_addr_680, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3910 'load' 'MemBank_B_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3911 [1/1] (0.00ns)   --->   "%MemBank_B_addr_681 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 681" [mnist_AXI_Stream.cpp:136]   --->   Operation 3911 'getelementptr' 'MemBank_B_addr_681' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3912 [2/2] (3.25ns)   --->   "%MemBank_B_load_681 = load i16* %MemBank_B_addr_681, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3912 'load' 'MemBank_B_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 381 <SV = 380> <Delay = 6.50>
ST_381 : Operation 3913 [1/2] (3.25ns)   --->   "%MemBank_B_load_680 = load i16* %MemBank_B_addr_680, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3913 'load' 'MemBank_B_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3914 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_680 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 680" [mnist_AXI_Stream.cpp:136]   --->   Operation 3914 'getelementptr' 'MemBank_Out_addr_680' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3915 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_680, i16* %MemBank_Out_addr_680, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3916 [1/2] (3.25ns)   --->   "%MemBank_B_load_681 = load i16* %MemBank_B_addr_681, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3916 'load' 'MemBank_B_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3917 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_681 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 681" [mnist_AXI_Stream.cpp:136]   --->   Operation 3917 'getelementptr' 'MemBank_Out_addr_681' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3918 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_681, i16* %MemBank_Out_addr_681, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3919 [1/1] (0.00ns)   --->   "%MemBank_B_addr_682 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 682" [mnist_AXI_Stream.cpp:136]   --->   Operation 3919 'getelementptr' 'MemBank_B_addr_682' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3920 [2/2] (3.25ns)   --->   "%MemBank_B_load_682 = load i16* %MemBank_B_addr_682, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3920 'load' 'MemBank_B_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3921 [1/1] (0.00ns)   --->   "%MemBank_B_addr_683 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 683" [mnist_AXI_Stream.cpp:136]   --->   Operation 3921 'getelementptr' 'MemBank_B_addr_683' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3922 [2/2] (3.25ns)   --->   "%MemBank_B_load_683 = load i16* %MemBank_B_addr_683, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3922 'load' 'MemBank_B_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 382 <SV = 381> <Delay = 6.50>
ST_382 : Operation 3923 [1/2] (3.25ns)   --->   "%MemBank_B_load_682 = load i16* %MemBank_B_addr_682, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3923 'load' 'MemBank_B_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3924 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_682 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 682" [mnist_AXI_Stream.cpp:136]   --->   Operation 3924 'getelementptr' 'MemBank_Out_addr_682' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3925 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_682, i16* %MemBank_Out_addr_682, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3926 [1/2] (3.25ns)   --->   "%MemBank_B_load_683 = load i16* %MemBank_B_addr_683, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3926 'load' 'MemBank_B_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3927 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_683 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 683" [mnist_AXI_Stream.cpp:136]   --->   Operation 3927 'getelementptr' 'MemBank_Out_addr_683' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3928 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_683, i16* %MemBank_Out_addr_683, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3929 [1/1] (0.00ns)   --->   "%MemBank_B_addr_684 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 684" [mnist_AXI_Stream.cpp:136]   --->   Operation 3929 'getelementptr' 'MemBank_B_addr_684' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3930 [2/2] (3.25ns)   --->   "%MemBank_B_load_684 = load i16* %MemBank_B_addr_684, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3930 'load' 'MemBank_B_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3931 [1/1] (0.00ns)   --->   "%MemBank_B_addr_685 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 685" [mnist_AXI_Stream.cpp:136]   --->   Operation 3931 'getelementptr' 'MemBank_B_addr_685' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3932 [2/2] (3.25ns)   --->   "%MemBank_B_load_685 = load i16* %MemBank_B_addr_685, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3932 'load' 'MemBank_B_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 383 <SV = 382> <Delay = 6.50>
ST_383 : Operation 3933 [1/2] (3.25ns)   --->   "%MemBank_B_load_684 = load i16* %MemBank_B_addr_684, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3933 'load' 'MemBank_B_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3934 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_684 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 684" [mnist_AXI_Stream.cpp:136]   --->   Operation 3934 'getelementptr' 'MemBank_Out_addr_684' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3935 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_684, i16* %MemBank_Out_addr_684, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3935 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3936 [1/2] (3.25ns)   --->   "%MemBank_B_load_685 = load i16* %MemBank_B_addr_685, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3936 'load' 'MemBank_B_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3937 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_685 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 685" [mnist_AXI_Stream.cpp:136]   --->   Operation 3937 'getelementptr' 'MemBank_Out_addr_685' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3938 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_685, i16* %MemBank_Out_addr_685, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3939 [1/1] (0.00ns)   --->   "%MemBank_B_addr_686 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 686" [mnist_AXI_Stream.cpp:136]   --->   Operation 3939 'getelementptr' 'MemBank_B_addr_686' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3940 [2/2] (3.25ns)   --->   "%MemBank_B_load_686 = load i16* %MemBank_B_addr_686, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3940 'load' 'MemBank_B_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3941 [1/1] (0.00ns)   --->   "%MemBank_B_addr_687 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 687" [mnist_AXI_Stream.cpp:136]   --->   Operation 3941 'getelementptr' 'MemBank_B_addr_687' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3942 [2/2] (3.25ns)   --->   "%MemBank_B_load_687 = load i16* %MemBank_B_addr_687, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3942 'load' 'MemBank_B_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 384 <SV = 383> <Delay = 6.50>
ST_384 : Operation 3943 [1/2] (3.25ns)   --->   "%MemBank_B_load_686 = load i16* %MemBank_B_addr_686, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3943 'load' 'MemBank_B_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3944 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_686 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 686" [mnist_AXI_Stream.cpp:136]   --->   Operation 3944 'getelementptr' 'MemBank_Out_addr_686' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3945 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_686, i16* %MemBank_Out_addr_686, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3945 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3946 [1/2] (3.25ns)   --->   "%MemBank_B_load_687 = load i16* %MemBank_B_addr_687, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3946 'load' 'MemBank_B_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3947 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_687 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 687" [mnist_AXI_Stream.cpp:136]   --->   Operation 3947 'getelementptr' 'MemBank_Out_addr_687' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3948 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_687, i16* %MemBank_Out_addr_687, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3949 [1/1] (0.00ns)   --->   "%MemBank_B_addr_688 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 688" [mnist_AXI_Stream.cpp:136]   --->   Operation 3949 'getelementptr' 'MemBank_B_addr_688' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3950 [2/2] (3.25ns)   --->   "%MemBank_B_load_688 = load i16* %MemBank_B_addr_688, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3950 'load' 'MemBank_B_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3951 [1/1] (0.00ns)   --->   "%MemBank_B_addr_689 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 689" [mnist_AXI_Stream.cpp:136]   --->   Operation 3951 'getelementptr' 'MemBank_B_addr_689' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3952 [2/2] (3.25ns)   --->   "%MemBank_B_load_689 = load i16* %MemBank_B_addr_689, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3952 'load' 'MemBank_B_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 385 <SV = 384> <Delay = 6.50>
ST_385 : Operation 3953 [1/2] (3.25ns)   --->   "%MemBank_B_load_688 = load i16* %MemBank_B_addr_688, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3953 'load' 'MemBank_B_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3954 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_688 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 688" [mnist_AXI_Stream.cpp:136]   --->   Operation 3954 'getelementptr' 'MemBank_Out_addr_688' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3955 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_688, i16* %MemBank_Out_addr_688, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3955 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3956 [1/2] (3.25ns)   --->   "%MemBank_B_load_689 = load i16* %MemBank_B_addr_689, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3956 'load' 'MemBank_B_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3957 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_689 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 689" [mnist_AXI_Stream.cpp:136]   --->   Operation 3957 'getelementptr' 'MemBank_Out_addr_689' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3958 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_689, i16* %MemBank_Out_addr_689, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3959 [1/1] (0.00ns)   --->   "%MemBank_B_addr_690 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 690" [mnist_AXI_Stream.cpp:136]   --->   Operation 3959 'getelementptr' 'MemBank_B_addr_690' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3960 [2/2] (3.25ns)   --->   "%MemBank_B_load_690 = load i16* %MemBank_B_addr_690, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3960 'load' 'MemBank_B_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3961 [1/1] (0.00ns)   --->   "%MemBank_B_addr_691 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 691" [mnist_AXI_Stream.cpp:136]   --->   Operation 3961 'getelementptr' 'MemBank_B_addr_691' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3962 [2/2] (3.25ns)   --->   "%MemBank_B_load_691 = load i16* %MemBank_B_addr_691, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3962 'load' 'MemBank_B_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 386 <SV = 385> <Delay = 6.50>
ST_386 : Operation 3963 [1/2] (3.25ns)   --->   "%MemBank_B_load_690 = load i16* %MemBank_B_addr_690, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3963 'load' 'MemBank_B_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3964 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_690 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 690" [mnist_AXI_Stream.cpp:136]   --->   Operation 3964 'getelementptr' 'MemBank_Out_addr_690' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3965 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_690, i16* %MemBank_Out_addr_690, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3965 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3966 [1/2] (3.25ns)   --->   "%MemBank_B_load_691 = load i16* %MemBank_B_addr_691, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3966 'load' 'MemBank_B_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3967 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_691 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 691" [mnist_AXI_Stream.cpp:136]   --->   Operation 3967 'getelementptr' 'MemBank_Out_addr_691' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3968 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_691, i16* %MemBank_Out_addr_691, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3969 [1/1] (0.00ns)   --->   "%MemBank_B_addr_692 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 692" [mnist_AXI_Stream.cpp:136]   --->   Operation 3969 'getelementptr' 'MemBank_B_addr_692' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3970 [2/2] (3.25ns)   --->   "%MemBank_B_load_692 = load i16* %MemBank_B_addr_692, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3970 'load' 'MemBank_B_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3971 [1/1] (0.00ns)   --->   "%MemBank_B_addr_693 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 693" [mnist_AXI_Stream.cpp:136]   --->   Operation 3971 'getelementptr' 'MemBank_B_addr_693' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3972 [2/2] (3.25ns)   --->   "%MemBank_B_load_693 = load i16* %MemBank_B_addr_693, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3972 'load' 'MemBank_B_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 387 <SV = 386> <Delay = 6.50>
ST_387 : Operation 3973 [1/2] (3.25ns)   --->   "%MemBank_B_load_692 = load i16* %MemBank_B_addr_692, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3973 'load' 'MemBank_B_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3974 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_692 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 692" [mnist_AXI_Stream.cpp:136]   --->   Operation 3974 'getelementptr' 'MemBank_Out_addr_692' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3975 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_692, i16* %MemBank_Out_addr_692, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3975 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3976 [1/2] (3.25ns)   --->   "%MemBank_B_load_693 = load i16* %MemBank_B_addr_693, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3976 'load' 'MemBank_B_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3977 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_693 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 693" [mnist_AXI_Stream.cpp:136]   --->   Operation 3977 'getelementptr' 'MemBank_Out_addr_693' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3978 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_693, i16* %MemBank_Out_addr_693, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3979 [1/1] (0.00ns)   --->   "%MemBank_B_addr_694 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 694" [mnist_AXI_Stream.cpp:136]   --->   Operation 3979 'getelementptr' 'MemBank_B_addr_694' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3980 [2/2] (3.25ns)   --->   "%MemBank_B_load_694 = load i16* %MemBank_B_addr_694, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3980 'load' 'MemBank_B_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3981 [1/1] (0.00ns)   --->   "%MemBank_B_addr_695 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 695" [mnist_AXI_Stream.cpp:136]   --->   Operation 3981 'getelementptr' 'MemBank_B_addr_695' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3982 [2/2] (3.25ns)   --->   "%MemBank_B_load_695 = load i16* %MemBank_B_addr_695, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3982 'load' 'MemBank_B_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 388 <SV = 387> <Delay = 6.50>
ST_388 : Operation 3983 [1/2] (3.25ns)   --->   "%MemBank_B_load_694 = load i16* %MemBank_B_addr_694, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3983 'load' 'MemBank_B_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3984 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_694 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 694" [mnist_AXI_Stream.cpp:136]   --->   Operation 3984 'getelementptr' 'MemBank_Out_addr_694' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3985 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_694, i16* %MemBank_Out_addr_694, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3985 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3986 [1/2] (3.25ns)   --->   "%MemBank_B_load_695 = load i16* %MemBank_B_addr_695, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3986 'load' 'MemBank_B_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3987 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_695 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 695" [mnist_AXI_Stream.cpp:136]   --->   Operation 3987 'getelementptr' 'MemBank_Out_addr_695' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3988 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_695, i16* %MemBank_Out_addr_695, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3989 [1/1] (0.00ns)   --->   "%MemBank_B_addr_696 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 696" [mnist_AXI_Stream.cpp:136]   --->   Operation 3989 'getelementptr' 'MemBank_B_addr_696' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3990 [2/2] (3.25ns)   --->   "%MemBank_B_load_696 = load i16* %MemBank_B_addr_696, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3990 'load' 'MemBank_B_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3991 [1/1] (0.00ns)   --->   "%MemBank_B_addr_697 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 697" [mnist_AXI_Stream.cpp:136]   --->   Operation 3991 'getelementptr' 'MemBank_B_addr_697' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3992 [2/2] (3.25ns)   --->   "%MemBank_B_load_697 = load i16* %MemBank_B_addr_697, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3992 'load' 'MemBank_B_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 389 <SV = 388> <Delay = 6.50>
ST_389 : Operation 3993 [1/2] (3.25ns)   --->   "%MemBank_B_load_696 = load i16* %MemBank_B_addr_696, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3993 'load' 'MemBank_B_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3994 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_696 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 696" [mnist_AXI_Stream.cpp:136]   --->   Operation 3994 'getelementptr' 'MemBank_Out_addr_696' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3995 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_696, i16* %MemBank_Out_addr_696, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3995 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3996 [1/2] (3.25ns)   --->   "%MemBank_B_load_697 = load i16* %MemBank_B_addr_697, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3996 'load' 'MemBank_B_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3997 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_697 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 697" [mnist_AXI_Stream.cpp:136]   --->   Operation 3997 'getelementptr' 'MemBank_Out_addr_697' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3998 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_697, i16* %MemBank_Out_addr_697, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3998 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3999 [1/1] (0.00ns)   --->   "%MemBank_B_addr_698 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 698" [mnist_AXI_Stream.cpp:136]   --->   Operation 3999 'getelementptr' 'MemBank_B_addr_698' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 4000 [2/2] (3.25ns)   --->   "%MemBank_B_load_698 = load i16* %MemBank_B_addr_698, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4000 'load' 'MemBank_B_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 4001 [1/1] (0.00ns)   --->   "%MemBank_B_addr_699 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 699" [mnist_AXI_Stream.cpp:136]   --->   Operation 4001 'getelementptr' 'MemBank_B_addr_699' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 4002 [2/2] (3.25ns)   --->   "%MemBank_B_load_699 = load i16* %MemBank_B_addr_699, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4002 'load' 'MemBank_B_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 390 <SV = 389> <Delay = 6.50>
ST_390 : Operation 4003 [1/2] (3.25ns)   --->   "%MemBank_B_load_698 = load i16* %MemBank_B_addr_698, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4003 'load' 'MemBank_B_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4004 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_698 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 698" [mnist_AXI_Stream.cpp:136]   --->   Operation 4004 'getelementptr' 'MemBank_Out_addr_698' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4005 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_698, i16* %MemBank_Out_addr_698, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4006 [1/2] (3.25ns)   --->   "%MemBank_B_load_699 = load i16* %MemBank_B_addr_699, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4006 'load' 'MemBank_B_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4007 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_699 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 699" [mnist_AXI_Stream.cpp:136]   --->   Operation 4007 'getelementptr' 'MemBank_Out_addr_699' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4008 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_699, i16* %MemBank_Out_addr_699, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4009 [1/1] (0.00ns)   --->   "%MemBank_B_addr_700 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 700" [mnist_AXI_Stream.cpp:136]   --->   Operation 4009 'getelementptr' 'MemBank_B_addr_700' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4010 [2/2] (3.25ns)   --->   "%MemBank_B_load_700 = load i16* %MemBank_B_addr_700, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4010 'load' 'MemBank_B_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4011 [1/1] (0.00ns)   --->   "%MemBank_B_addr_701 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 701" [mnist_AXI_Stream.cpp:136]   --->   Operation 4011 'getelementptr' 'MemBank_B_addr_701' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4012 [2/2] (3.25ns)   --->   "%MemBank_B_load_701 = load i16* %MemBank_B_addr_701, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4012 'load' 'MemBank_B_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 391 <SV = 390> <Delay = 6.50>
ST_391 : Operation 4013 [1/2] (3.25ns)   --->   "%MemBank_B_load_700 = load i16* %MemBank_B_addr_700, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4013 'load' 'MemBank_B_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4014 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_700 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 700" [mnist_AXI_Stream.cpp:136]   --->   Operation 4014 'getelementptr' 'MemBank_Out_addr_700' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4015 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_700, i16* %MemBank_Out_addr_700, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4015 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4016 [1/2] (3.25ns)   --->   "%MemBank_B_load_701 = load i16* %MemBank_B_addr_701, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4016 'load' 'MemBank_B_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4017 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_701 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 701" [mnist_AXI_Stream.cpp:136]   --->   Operation 4017 'getelementptr' 'MemBank_Out_addr_701' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4018 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_701, i16* %MemBank_Out_addr_701, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4019 [1/1] (0.00ns)   --->   "%MemBank_B_addr_702 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 702" [mnist_AXI_Stream.cpp:136]   --->   Operation 4019 'getelementptr' 'MemBank_B_addr_702' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4020 [2/2] (3.25ns)   --->   "%MemBank_B_load_702 = load i16* %MemBank_B_addr_702, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4020 'load' 'MemBank_B_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4021 [1/1] (0.00ns)   --->   "%MemBank_B_addr_703 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 703" [mnist_AXI_Stream.cpp:136]   --->   Operation 4021 'getelementptr' 'MemBank_B_addr_703' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4022 [2/2] (3.25ns)   --->   "%MemBank_B_load_703 = load i16* %MemBank_B_addr_703, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4022 'load' 'MemBank_B_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 392 <SV = 391> <Delay = 6.50>
ST_392 : Operation 4023 [1/2] (3.25ns)   --->   "%MemBank_B_load_702 = load i16* %MemBank_B_addr_702, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4023 'load' 'MemBank_B_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4024 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_702 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 702" [mnist_AXI_Stream.cpp:136]   --->   Operation 4024 'getelementptr' 'MemBank_Out_addr_702' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4025 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_702, i16* %MemBank_Out_addr_702, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4025 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4026 [1/2] (3.25ns)   --->   "%MemBank_B_load_703 = load i16* %MemBank_B_addr_703, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4026 'load' 'MemBank_B_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4027 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_703 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 703" [mnist_AXI_Stream.cpp:136]   --->   Operation 4027 'getelementptr' 'MemBank_Out_addr_703' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4028 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_703, i16* %MemBank_Out_addr_703, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4028 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4029 [1/1] (0.00ns)   --->   "%MemBank_B_addr_704 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 704" [mnist_AXI_Stream.cpp:136]   --->   Operation 4029 'getelementptr' 'MemBank_B_addr_704' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4030 [2/2] (3.25ns)   --->   "%MemBank_B_load_704 = load i16* %MemBank_B_addr_704, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4030 'load' 'MemBank_B_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4031 [1/1] (0.00ns)   --->   "%MemBank_B_addr_705 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 705" [mnist_AXI_Stream.cpp:136]   --->   Operation 4031 'getelementptr' 'MemBank_B_addr_705' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4032 [2/2] (3.25ns)   --->   "%MemBank_B_load_705 = load i16* %MemBank_B_addr_705, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4032 'load' 'MemBank_B_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 393 <SV = 392> <Delay = 6.50>
ST_393 : Operation 4033 [1/2] (3.25ns)   --->   "%MemBank_B_load_704 = load i16* %MemBank_B_addr_704, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4033 'load' 'MemBank_B_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4034 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_704 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 704" [mnist_AXI_Stream.cpp:136]   --->   Operation 4034 'getelementptr' 'MemBank_Out_addr_704' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4035 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_704, i16* %MemBank_Out_addr_704, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4035 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4036 [1/2] (3.25ns)   --->   "%MemBank_B_load_705 = load i16* %MemBank_B_addr_705, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4036 'load' 'MemBank_B_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4037 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_705 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 705" [mnist_AXI_Stream.cpp:136]   --->   Operation 4037 'getelementptr' 'MemBank_Out_addr_705' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4038 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_705, i16* %MemBank_Out_addr_705, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4038 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4039 [1/1] (0.00ns)   --->   "%MemBank_B_addr_706 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 706" [mnist_AXI_Stream.cpp:136]   --->   Operation 4039 'getelementptr' 'MemBank_B_addr_706' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4040 [2/2] (3.25ns)   --->   "%MemBank_B_load_706 = load i16* %MemBank_B_addr_706, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4040 'load' 'MemBank_B_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4041 [1/1] (0.00ns)   --->   "%MemBank_B_addr_707 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 707" [mnist_AXI_Stream.cpp:136]   --->   Operation 4041 'getelementptr' 'MemBank_B_addr_707' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4042 [2/2] (3.25ns)   --->   "%MemBank_B_load_707 = load i16* %MemBank_B_addr_707, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4042 'load' 'MemBank_B_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 394 <SV = 393> <Delay = 6.50>
ST_394 : Operation 4043 [1/2] (3.25ns)   --->   "%MemBank_B_load_706 = load i16* %MemBank_B_addr_706, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4043 'load' 'MemBank_B_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4044 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_706 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 706" [mnist_AXI_Stream.cpp:136]   --->   Operation 4044 'getelementptr' 'MemBank_Out_addr_706' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4045 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_706, i16* %MemBank_Out_addr_706, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4045 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4046 [1/2] (3.25ns)   --->   "%MemBank_B_load_707 = load i16* %MemBank_B_addr_707, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4046 'load' 'MemBank_B_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4047 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_707 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 707" [mnist_AXI_Stream.cpp:136]   --->   Operation 4047 'getelementptr' 'MemBank_Out_addr_707' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4048 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_707, i16* %MemBank_Out_addr_707, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4049 [1/1] (0.00ns)   --->   "%MemBank_B_addr_708 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 708" [mnist_AXI_Stream.cpp:136]   --->   Operation 4049 'getelementptr' 'MemBank_B_addr_708' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4050 [2/2] (3.25ns)   --->   "%MemBank_B_load_708 = load i16* %MemBank_B_addr_708, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4050 'load' 'MemBank_B_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4051 [1/1] (0.00ns)   --->   "%MemBank_B_addr_709 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 709" [mnist_AXI_Stream.cpp:136]   --->   Operation 4051 'getelementptr' 'MemBank_B_addr_709' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4052 [2/2] (3.25ns)   --->   "%MemBank_B_load_709 = load i16* %MemBank_B_addr_709, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4052 'load' 'MemBank_B_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 395 <SV = 394> <Delay = 6.50>
ST_395 : Operation 4053 [1/2] (3.25ns)   --->   "%MemBank_B_load_708 = load i16* %MemBank_B_addr_708, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4053 'load' 'MemBank_B_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4054 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_708 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 708" [mnist_AXI_Stream.cpp:136]   --->   Operation 4054 'getelementptr' 'MemBank_Out_addr_708' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4055 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_708, i16* %MemBank_Out_addr_708, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4055 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4056 [1/2] (3.25ns)   --->   "%MemBank_B_load_709 = load i16* %MemBank_B_addr_709, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4056 'load' 'MemBank_B_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4057 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_709 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 709" [mnist_AXI_Stream.cpp:136]   --->   Operation 4057 'getelementptr' 'MemBank_Out_addr_709' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4058 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_709, i16* %MemBank_Out_addr_709, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4059 [1/1] (0.00ns)   --->   "%MemBank_B_addr_710 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 710" [mnist_AXI_Stream.cpp:136]   --->   Operation 4059 'getelementptr' 'MemBank_B_addr_710' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4060 [2/2] (3.25ns)   --->   "%MemBank_B_load_710 = load i16* %MemBank_B_addr_710, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4060 'load' 'MemBank_B_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4061 [1/1] (0.00ns)   --->   "%MemBank_B_addr_711 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 711" [mnist_AXI_Stream.cpp:136]   --->   Operation 4061 'getelementptr' 'MemBank_B_addr_711' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4062 [2/2] (3.25ns)   --->   "%MemBank_B_load_711 = load i16* %MemBank_B_addr_711, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4062 'load' 'MemBank_B_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 396 <SV = 395> <Delay = 6.50>
ST_396 : Operation 4063 [1/2] (3.25ns)   --->   "%MemBank_B_load_710 = load i16* %MemBank_B_addr_710, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4063 'load' 'MemBank_B_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4064 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_710 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 710" [mnist_AXI_Stream.cpp:136]   --->   Operation 4064 'getelementptr' 'MemBank_Out_addr_710' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4065 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_710, i16* %MemBank_Out_addr_710, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4065 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4066 [1/2] (3.25ns)   --->   "%MemBank_B_load_711 = load i16* %MemBank_B_addr_711, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4066 'load' 'MemBank_B_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4067 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_711 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 711" [mnist_AXI_Stream.cpp:136]   --->   Operation 4067 'getelementptr' 'MemBank_Out_addr_711' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4068 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_711, i16* %MemBank_Out_addr_711, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4069 [1/1] (0.00ns)   --->   "%MemBank_B_addr_712 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 712" [mnist_AXI_Stream.cpp:136]   --->   Operation 4069 'getelementptr' 'MemBank_B_addr_712' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4070 [2/2] (3.25ns)   --->   "%MemBank_B_load_712 = load i16* %MemBank_B_addr_712, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4070 'load' 'MemBank_B_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4071 [1/1] (0.00ns)   --->   "%MemBank_B_addr_713 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 713" [mnist_AXI_Stream.cpp:136]   --->   Operation 4071 'getelementptr' 'MemBank_B_addr_713' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4072 [2/2] (3.25ns)   --->   "%MemBank_B_load_713 = load i16* %MemBank_B_addr_713, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4072 'load' 'MemBank_B_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 397 <SV = 396> <Delay = 6.50>
ST_397 : Operation 4073 [1/2] (3.25ns)   --->   "%MemBank_B_load_712 = load i16* %MemBank_B_addr_712, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4073 'load' 'MemBank_B_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4074 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_712 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 712" [mnist_AXI_Stream.cpp:136]   --->   Operation 4074 'getelementptr' 'MemBank_Out_addr_712' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4075 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_712, i16* %MemBank_Out_addr_712, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4075 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4076 [1/2] (3.25ns)   --->   "%MemBank_B_load_713 = load i16* %MemBank_B_addr_713, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4076 'load' 'MemBank_B_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4077 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_713 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 713" [mnist_AXI_Stream.cpp:136]   --->   Operation 4077 'getelementptr' 'MemBank_Out_addr_713' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4078 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_713, i16* %MemBank_Out_addr_713, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4078 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4079 [1/1] (0.00ns)   --->   "%MemBank_B_addr_714 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 714" [mnist_AXI_Stream.cpp:136]   --->   Operation 4079 'getelementptr' 'MemBank_B_addr_714' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4080 [2/2] (3.25ns)   --->   "%MemBank_B_load_714 = load i16* %MemBank_B_addr_714, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4080 'load' 'MemBank_B_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4081 [1/1] (0.00ns)   --->   "%MemBank_B_addr_715 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 715" [mnist_AXI_Stream.cpp:136]   --->   Operation 4081 'getelementptr' 'MemBank_B_addr_715' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4082 [2/2] (3.25ns)   --->   "%MemBank_B_load_715 = load i16* %MemBank_B_addr_715, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4082 'load' 'MemBank_B_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 398 <SV = 397> <Delay = 6.50>
ST_398 : Operation 4083 [1/2] (3.25ns)   --->   "%MemBank_B_load_714 = load i16* %MemBank_B_addr_714, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4083 'load' 'MemBank_B_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4084 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_714 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 714" [mnist_AXI_Stream.cpp:136]   --->   Operation 4084 'getelementptr' 'MemBank_Out_addr_714' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4085 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_714, i16* %MemBank_Out_addr_714, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4085 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4086 [1/2] (3.25ns)   --->   "%MemBank_B_load_715 = load i16* %MemBank_B_addr_715, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4086 'load' 'MemBank_B_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4087 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_715 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 715" [mnist_AXI_Stream.cpp:136]   --->   Operation 4087 'getelementptr' 'MemBank_Out_addr_715' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4088 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_715, i16* %MemBank_Out_addr_715, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4089 [1/1] (0.00ns)   --->   "%MemBank_B_addr_716 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 716" [mnist_AXI_Stream.cpp:136]   --->   Operation 4089 'getelementptr' 'MemBank_B_addr_716' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4090 [2/2] (3.25ns)   --->   "%MemBank_B_load_716 = load i16* %MemBank_B_addr_716, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4090 'load' 'MemBank_B_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4091 [1/1] (0.00ns)   --->   "%MemBank_B_addr_717 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 717" [mnist_AXI_Stream.cpp:136]   --->   Operation 4091 'getelementptr' 'MemBank_B_addr_717' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4092 [2/2] (3.25ns)   --->   "%MemBank_B_load_717 = load i16* %MemBank_B_addr_717, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4092 'load' 'MemBank_B_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 399 <SV = 398> <Delay = 6.50>
ST_399 : Operation 4093 [1/2] (3.25ns)   --->   "%MemBank_B_load_716 = load i16* %MemBank_B_addr_716, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4093 'load' 'MemBank_B_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4094 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_716 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 716" [mnist_AXI_Stream.cpp:136]   --->   Operation 4094 'getelementptr' 'MemBank_Out_addr_716' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4095 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_716, i16* %MemBank_Out_addr_716, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4095 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4096 [1/2] (3.25ns)   --->   "%MemBank_B_load_717 = load i16* %MemBank_B_addr_717, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4096 'load' 'MemBank_B_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4097 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_717 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 717" [mnist_AXI_Stream.cpp:136]   --->   Operation 4097 'getelementptr' 'MemBank_Out_addr_717' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4098 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_717, i16* %MemBank_Out_addr_717, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4099 [1/1] (0.00ns)   --->   "%MemBank_B_addr_718 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 718" [mnist_AXI_Stream.cpp:136]   --->   Operation 4099 'getelementptr' 'MemBank_B_addr_718' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4100 [2/2] (3.25ns)   --->   "%MemBank_B_load_718 = load i16* %MemBank_B_addr_718, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4100 'load' 'MemBank_B_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4101 [1/1] (0.00ns)   --->   "%MemBank_B_addr_719 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 719" [mnist_AXI_Stream.cpp:136]   --->   Operation 4101 'getelementptr' 'MemBank_B_addr_719' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4102 [2/2] (3.25ns)   --->   "%MemBank_B_load_719 = load i16* %MemBank_B_addr_719, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4102 'load' 'MemBank_B_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 400 <SV = 399> <Delay = 6.50>
ST_400 : Operation 4103 [1/2] (3.25ns)   --->   "%MemBank_B_load_718 = load i16* %MemBank_B_addr_718, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4103 'load' 'MemBank_B_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4104 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_718 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 718" [mnist_AXI_Stream.cpp:136]   --->   Operation 4104 'getelementptr' 'MemBank_Out_addr_718' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4105 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_718, i16* %MemBank_Out_addr_718, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4106 [1/2] (3.25ns)   --->   "%MemBank_B_load_719 = load i16* %MemBank_B_addr_719, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4106 'load' 'MemBank_B_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4107 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_719 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 719" [mnist_AXI_Stream.cpp:136]   --->   Operation 4107 'getelementptr' 'MemBank_Out_addr_719' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4108 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_719, i16* %MemBank_Out_addr_719, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4109 [1/1] (0.00ns)   --->   "%MemBank_B_addr_720 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 720" [mnist_AXI_Stream.cpp:136]   --->   Operation 4109 'getelementptr' 'MemBank_B_addr_720' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4110 [2/2] (3.25ns)   --->   "%MemBank_B_load_720 = load i16* %MemBank_B_addr_720, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4110 'load' 'MemBank_B_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4111 [1/1] (0.00ns)   --->   "%MemBank_B_addr_721 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 721" [mnist_AXI_Stream.cpp:136]   --->   Operation 4111 'getelementptr' 'MemBank_B_addr_721' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4112 [2/2] (3.25ns)   --->   "%MemBank_B_load_721 = load i16* %MemBank_B_addr_721, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4112 'load' 'MemBank_B_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 401 <SV = 400> <Delay = 6.50>
ST_401 : Operation 4113 [1/2] (3.25ns)   --->   "%MemBank_B_load_720 = load i16* %MemBank_B_addr_720, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4113 'load' 'MemBank_B_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4114 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_720 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 720" [mnist_AXI_Stream.cpp:136]   --->   Operation 4114 'getelementptr' 'MemBank_Out_addr_720' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4115 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_720, i16* %MemBank_Out_addr_720, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4116 [1/2] (3.25ns)   --->   "%MemBank_B_load_721 = load i16* %MemBank_B_addr_721, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4116 'load' 'MemBank_B_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4117 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_721 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 721" [mnist_AXI_Stream.cpp:136]   --->   Operation 4117 'getelementptr' 'MemBank_Out_addr_721' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4118 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_721, i16* %MemBank_Out_addr_721, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4119 [1/1] (0.00ns)   --->   "%MemBank_B_addr_722 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 722" [mnist_AXI_Stream.cpp:136]   --->   Operation 4119 'getelementptr' 'MemBank_B_addr_722' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4120 [2/2] (3.25ns)   --->   "%MemBank_B_load_722 = load i16* %MemBank_B_addr_722, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4120 'load' 'MemBank_B_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4121 [1/1] (0.00ns)   --->   "%MemBank_B_addr_723 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 723" [mnist_AXI_Stream.cpp:136]   --->   Operation 4121 'getelementptr' 'MemBank_B_addr_723' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4122 [2/2] (3.25ns)   --->   "%MemBank_B_load_723 = load i16* %MemBank_B_addr_723, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4122 'load' 'MemBank_B_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 402 <SV = 401> <Delay = 6.50>
ST_402 : Operation 4123 [1/2] (3.25ns)   --->   "%MemBank_B_load_722 = load i16* %MemBank_B_addr_722, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4123 'load' 'MemBank_B_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4124 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_722 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 722" [mnist_AXI_Stream.cpp:136]   --->   Operation 4124 'getelementptr' 'MemBank_Out_addr_722' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4125 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_722, i16* %MemBank_Out_addr_722, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4126 [1/2] (3.25ns)   --->   "%MemBank_B_load_723 = load i16* %MemBank_B_addr_723, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4126 'load' 'MemBank_B_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4127 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_723 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 723" [mnist_AXI_Stream.cpp:136]   --->   Operation 4127 'getelementptr' 'MemBank_Out_addr_723' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4128 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_723, i16* %MemBank_Out_addr_723, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4129 [1/1] (0.00ns)   --->   "%MemBank_B_addr_724 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 724" [mnist_AXI_Stream.cpp:136]   --->   Operation 4129 'getelementptr' 'MemBank_B_addr_724' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4130 [2/2] (3.25ns)   --->   "%MemBank_B_load_724 = load i16* %MemBank_B_addr_724, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4130 'load' 'MemBank_B_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4131 [1/1] (0.00ns)   --->   "%MemBank_B_addr_725 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 725" [mnist_AXI_Stream.cpp:136]   --->   Operation 4131 'getelementptr' 'MemBank_B_addr_725' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4132 [2/2] (3.25ns)   --->   "%MemBank_B_load_725 = load i16* %MemBank_B_addr_725, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4132 'load' 'MemBank_B_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 403 <SV = 402> <Delay = 6.50>
ST_403 : Operation 4133 [1/2] (3.25ns)   --->   "%MemBank_B_load_724 = load i16* %MemBank_B_addr_724, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4133 'load' 'MemBank_B_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4134 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_724 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 724" [mnist_AXI_Stream.cpp:136]   --->   Operation 4134 'getelementptr' 'MemBank_Out_addr_724' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4135 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_724, i16* %MemBank_Out_addr_724, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4136 [1/2] (3.25ns)   --->   "%MemBank_B_load_725 = load i16* %MemBank_B_addr_725, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4136 'load' 'MemBank_B_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4137 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_725 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 725" [mnist_AXI_Stream.cpp:136]   --->   Operation 4137 'getelementptr' 'MemBank_Out_addr_725' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4138 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_725, i16* %MemBank_Out_addr_725, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4139 [1/1] (0.00ns)   --->   "%MemBank_B_addr_726 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 726" [mnist_AXI_Stream.cpp:136]   --->   Operation 4139 'getelementptr' 'MemBank_B_addr_726' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4140 [2/2] (3.25ns)   --->   "%MemBank_B_load_726 = load i16* %MemBank_B_addr_726, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4140 'load' 'MemBank_B_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4141 [1/1] (0.00ns)   --->   "%MemBank_B_addr_727 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 727" [mnist_AXI_Stream.cpp:136]   --->   Operation 4141 'getelementptr' 'MemBank_B_addr_727' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4142 [2/2] (3.25ns)   --->   "%MemBank_B_load_727 = load i16* %MemBank_B_addr_727, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4142 'load' 'MemBank_B_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 404 <SV = 403> <Delay = 6.50>
ST_404 : Operation 4143 [1/2] (3.25ns)   --->   "%MemBank_B_load_726 = load i16* %MemBank_B_addr_726, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4143 'load' 'MemBank_B_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4144 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_726 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 726" [mnist_AXI_Stream.cpp:136]   --->   Operation 4144 'getelementptr' 'MemBank_Out_addr_726' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4145 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_726, i16* %MemBank_Out_addr_726, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4146 [1/2] (3.25ns)   --->   "%MemBank_B_load_727 = load i16* %MemBank_B_addr_727, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4146 'load' 'MemBank_B_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4147 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_727 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 727" [mnist_AXI_Stream.cpp:136]   --->   Operation 4147 'getelementptr' 'MemBank_Out_addr_727' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4148 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_727, i16* %MemBank_Out_addr_727, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4149 [1/1] (0.00ns)   --->   "%MemBank_B_addr_728 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 728" [mnist_AXI_Stream.cpp:136]   --->   Operation 4149 'getelementptr' 'MemBank_B_addr_728' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4150 [2/2] (3.25ns)   --->   "%MemBank_B_load_728 = load i16* %MemBank_B_addr_728, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4150 'load' 'MemBank_B_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4151 [1/1] (0.00ns)   --->   "%MemBank_B_addr_729 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 729" [mnist_AXI_Stream.cpp:136]   --->   Operation 4151 'getelementptr' 'MemBank_B_addr_729' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4152 [2/2] (3.25ns)   --->   "%MemBank_B_load_729 = load i16* %MemBank_B_addr_729, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4152 'load' 'MemBank_B_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 405 <SV = 404> <Delay = 6.50>
ST_405 : Operation 4153 [1/2] (3.25ns)   --->   "%MemBank_B_load_728 = load i16* %MemBank_B_addr_728, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4153 'load' 'MemBank_B_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4154 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_728 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 728" [mnist_AXI_Stream.cpp:136]   --->   Operation 4154 'getelementptr' 'MemBank_Out_addr_728' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4155 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_728, i16* %MemBank_Out_addr_728, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4156 [1/2] (3.25ns)   --->   "%MemBank_B_load_729 = load i16* %MemBank_B_addr_729, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4156 'load' 'MemBank_B_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4157 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_729 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 729" [mnist_AXI_Stream.cpp:136]   --->   Operation 4157 'getelementptr' 'MemBank_Out_addr_729' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4158 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_729, i16* %MemBank_Out_addr_729, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4159 [1/1] (0.00ns)   --->   "%MemBank_B_addr_730 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 730" [mnist_AXI_Stream.cpp:136]   --->   Operation 4159 'getelementptr' 'MemBank_B_addr_730' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4160 [2/2] (3.25ns)   --->   "%MemBank_B_load_730 = load i16* %MemBank_B_addr_730, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4160 'load' 'MemBank_B_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4161 [1/1] (0.00ns)   --->   "%MemBank_B_addr_731 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 731" [mnist_AXI_Stream.cpp:136]   --->   Operation 4161 'getelementptr' 'MemBank_B_addr_731' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4162 [2/2] (3.25ns)   --->   "%MemBank_B_load_731 = load i16* %MemBank_B_addr_731, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4162 'load' 'MemBank_B_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 406 <SV = 405> <Delay = 6.50>
ST_406 : Operation 4163 [1/2] (3.25ns)   --->   "%MemBank_B_load_730 = load i16* %MemBank_B_addr_730, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4163 'load' 'MemBank_B_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4164 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_730 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 730" [mnist_AXI_Stream.cpp:136]   --->   Operation 4164 'getelementptr' 'MemBank_Out_addr_730' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4165 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_730, i16* %MemBank_Out_addr_730, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4166 [1/2] (3.25ns)   --->   "%MemBank_B_load_731 = load i16* %MemBank_B_addr_731, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4166 'load' 'MemBank_B_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4167 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_731 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 731" [mnist_AXI_Stream.cpp:136]   --->   Operation 4167 'getelementptr' 'MemBank_Out_addr_731' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4168 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_731, i16* %MemBank_Out_addr_731, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4169 [1/1] (0.00ns)   --->   "%MemBank_B_addr_732 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 732" [mnist_AXI_Stream.cpp:136]   --->   Operation 4169 'getelementptr' 'MemBank_B_addr_732' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4170 [2/2] (3.25ns)   --->   "%MemBank_B_load_732 = load i16* %MemBank_B_addr_732, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4170 'load' 'MemBank_B_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4171 [1/1] (0.00ns)   --->   "%MemBank_B_addr_733 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 733" [mnist_AXI_Stream.cpp:136]   --->   Operation 4171 'getelementptr' 'MemBank_B_addr_733' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4172 [2/2] (3.25ns)   --->   "%MemBank_B_load_733 = load i16* %MemBank_B_addr_733, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4172 'load' 'MemBank_B_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 407 <SV = 406> <Delay = 6.50>
ST_407 : Operation 4173 [1/2] (3.25ns)   --->   "%MemBank_B_load_732 = load i16* %MemBank_B_addr_732, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4173 'load' 'MemBank_B_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4174 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_732 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 732" [mnist_AXI_Stream.cpp:136]   --->   Operation 4174 'getelementptr' 'MemBank_Out_addr_732' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4175 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_732, i16* %MemBank_Out_addr_732, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4175 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4176 [1/2] (3.25ns)   --->   "%MemBank_B_load_733 = load i16* %MemBank_B_addr_733, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4176 'load' 'MemBank_B_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4177 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_733 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 733" [mnist_AXI_Stream.cpp:136]   --->   Operation 4177 'getelementptr' 'MemBank_Out_addr_733' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4178 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_733, i16* %MemBank_Out_addr_733, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4179 [1/1] (0.00ns)   --->   "%MemBank_B_addr_734 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 734" [mnist_AXI_Stream.cpp:136]   --->   Operation 4179 'getelementptr' 'MemBank_B_addr_734' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4180 [2/2] (3.25ns)   --->   "%MemBank_B_load_734 = load i16* %MemBank_B_addr_734, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4180 'load' 'MemBank_B_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4181 [1/1] (0.00ns)   --->   "%MemBank_B_addr_735 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 735" [mnist_AXI_Stream.cpp:136]   --->   Operation 4181 'getelementptr' 'MemBank_B_addr_735' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4182 [2/2] (3.25ns)   --->   "%MemBank_B_load_735 = load i16* %MemBank_B_addr_735, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4182 'load' 'MemBank_B_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 408 <SV = 407> <Delay = 6.50>
ST_408 : Operation 4183 [1/2] (3.25ns)   --->   "%MemBank_B_load_734 = load i16* %MemBank_B_addr_734, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4183 'load' 'MemBank_B_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4184 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_734 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 734" [mnist_AXI_Stream.cpp:136]   --->   Operation 4184 'getelementptr' 'MemBank_Out_addr_734' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4185 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_734, i16* %MemBank_Out_addr_734, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4186 [1/2] (3.25ns)   --->   "%MemBank_B_load_735 = load i16* %MemBank_B_addr_735, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4186 'load' 'MemBank_B_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4187 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_735 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 735" [mnist_AXI_Stream.cpp:136]   --->   Operation 4187 'getelementptr' 'MemBank_Out_addr_735' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4188 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_735, i16* %MemBank_Out_addr_735, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4189 [1/1] (0.00ns)   --->   "%MemBank_B_addr_736 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 736" [mnist_AXI_Stream.cpp:136]   --->   Operation 4189 'getelementptr' 'MemBank_B_addr_736' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4190 [2/2] (3.25ns)   --->   "%MemBank_B_load_736 = load i16* %MemBank_B_addr_736, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4190 'load' 'MemBank_B_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4191 [1/1] (0.00ns)   --->   "%MemBank_B_addr_737 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 737" [mnist_AXI_Stream.cpp:136]   --->   Operation 4191 'getelementptr' 'MemBank_B_addr_737' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4192 [2/2] (3.25ns)   --->   "%MemBank_B_load_737 = load i16* %MemBank_B_addr_737, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4192 'load' 'MemBank_B_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 409 <SV = 408> <Delay = 6.50>
ST_409 : Operation 4193 [1/2] (3.25ns)   --->   "%MemBank_B_load_736 = load i16* %MemBank_B_addr_736, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4193 'load' 'MemBank_B_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4194 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_736 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 736" [mnist_AXI_Stream.cpp:136]   --->   Operation 4194 'getelementptr' 'MemBank_Out_addr_736' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4195 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_736, i16* %MemBank_Out_addr_736, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4196 [1/2] (3.25ns)   --->   "%MemBank_B_load_737 = load i16* %MemBank_B_addr_737, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4196 'load' 'MemBank_B_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4197 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_737 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 737" [mnist_AXI_Stream.cpp:136]   --->   Operation 4197 'getelementptr' 'MemBank_Out_addr_737' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4198 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_737, i16* %MemBank_Out_addr_737, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4199 [1/1] (0.00ns)   --->   "%MemBank_B_addr_738 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 738" [mnist_AXI_Stream.cpp:136]   --->   Operation 4199 'getelementptr' 'MemBank_B_addr_738' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4200 [2/2] (3.25ns)   --->   "%MemBank_B_load_738 = load i16* %MemBank_B_addr_738, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4200 'load' 'MemBank_B_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4201 [1/1] (0.00ns)   --->   "%MemBank_B_addr_739 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 739" [mnist_AXI_Stream.cpp:136]   --->   Operation 4201 'getelementptr' 'MemBank_B_addr_739' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4202 [2/2] (3.25ns)   --->   "%MemBank_B_load_739 = load i16* %MemBank_B_addr_739, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4202 'load' 'MemBank_B_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 410 <SV = 409> <Delay = 6.50>
ST_410 : Operation 4203 [1/2] (3.25ns)   --->   "%MemBank_B_load_738 = load i16* %MemBank_B_addr_738, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4203 'load' 'MemBank_B_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4204 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_738 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 738" [mnist_AXI_Stream.cpp:136]   --->   Operation 4204 'getelementptr' 'MemBank_Out_addr_738' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4205 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_738, i16* %MemBank_Out_addr_738, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4206 [1/2] (3.25ns)   --->   "%MemBank_B_load_739 = load i16* %MemBank_B_addr_739, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4206 'load' 'MemBank_B_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4207 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_739 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 739" [mnist_AXI_Stream.cpp:136]   --->   Operation 4207 'getelementptr' 'MemBank_Out_addr_739' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4208 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_739, i16* %MemBank_Out_addr_739, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4209 [1/1] (0.00ns)   --->   "%MemBank_B_addr_740 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 740" [mnist_AXI_Stream.cpp:136]   --->   Operation 4209 'getelementptr' 'MemBank_B_addr_740' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4210 [2/2] (3.25ns)   --->   "%MemBank_B_load_740 = load i16* %MemBank_B_addr_740, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4210 'load' 'MemBank_B_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4211 [1/1] (0.00ns)   --->   "%MemBank_B_addr_741 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 741" [mnist_AXI_Stream.cpp:136]   --->   Operation 4211 'getelementptr' 'MemBank_B_addr_741' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4212 [2/2] (3.25ns)   --->   "%MemBank_B_load_741 = load i16* %MemBank_B_addr_741, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4212 'load' 'MemBank_B_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 411 <SV = 410> <Delay = 6.50>
ST_411 : Operation 4213 [1/2] (3.25ns)   --->   "%MemBank_B_load_740 = load i16* %MemBank_B_addr_740, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4213 'load' 'MemBank_B_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4214 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_740 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 740" [mnist_AXI_Stream.cpp:136]   --->   Operation 4214 'getelementptr' 'MemBank_Out_addr_740' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4215 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_740, i16* %MemBank_Out_addr_740, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4216 [1/2] (3.25ns)   --->   "%MemBank_B_load_741 = load i16* %MemBank_B_addr_741, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4216 'load' 'MemBank_B_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4217 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_741 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 741" [mnist_AXI_Stream.cpp:136]   --->   Operation 4217 'getelementptr' 'MemBank_Out_addr_741' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4218 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_741, i16* %MemBank_Out_addr_741, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4219 [1/1] (0.00ns)   --->   "%MemBank_B_addr_742 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 742" [mnist_AXI_Stream.cpp:136]   --->   Operation 4219 'getelementptr' 'MemBank_B_addr_742' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4220 [2/2] (3.25ns)   --->   "%MemBank_B_load_742 = load i16* %MemBank_B_addr_742, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4220 'load' 'MemBank_B_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4221 [1/1] (0.00ns)   --->   "%MemBank_B_addr_743 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 743" [mnist_AXI_Stream.cpp:136]   --->   Operation 4221 'getelementptr' 'MemBank_B_addr_743' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4222 [2/2] (3.25ns)   --->   "%MemBank_B_load_743 = load i16* %MemBank_B_addr_743, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4222 'load' 'MemBank_B_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 412 <SV = 411> <Delay = 6.50>
ST_412 : Operation 4223 [1/2] (3.25ns)   --->   "%MemBank_B_load_742 = load i16* %MemBank_B_addr_742, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4223 'load' 'MemBank_B_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4224 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_742 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 742" [mnist_AXI_Stream.cpp:136]   --->   Operation 4224 'getelementptr' 'MemBank_Out_addr_742' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4225 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_742, i16* %MemBank_Out_addr_742, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4226 [1/2] (3.25ns)   --->   "%MemBank_B_load_743 = load i16* %MemBank_B_addr_743, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4226 'load' 'MemBank_B_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4227 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_743 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 743" [mnist_AXI_Stream.cpp:136]   --->   Operation 4227 'getelementptr' 'MemBank_Out_addr_743' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4228 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_743, i16* %MemBank_Out_addr_743, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4229 [1/1] (0.00ns)   --->   "%MemBank_B_addr_744 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 744" [mnist_AXI_Stream.cpp:136]   --->   Operation 4229 'getelementptr' 'MemBank_B_addr_744' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4230 [2/2] (3.25ns)   --->   "%MemBank_B_load_744 = load i16* %MemBank_B_addr_744, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4230 'load' 'MemBank_B_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4231 [1/1] (0.00ns)   --->   "%MemBank_B_addr_745 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 745" [mnist_AXI_Stream.cpp:136]   --->   Operation 4231 'getelementptr' 'MemBank_B_addr_745' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4232 [2/2] (3.25ns)   --->   "%MemBank_B_load_745 = load i16* %MemBank_B_addr_745, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4232 'load' 'MemBank_B_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 413 <SV = 412> <Delay = 6.50>
ST_413 : Operation 4233 [1/2] (3.25ns)   --->   "%MemBank_B_load_744 = load i16* %MemBank_B_addr_744, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4233 'load' 'MemBank_B_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4234 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_744 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 744" [mnist_AXI_Stream.cpp:136]   --->   Operation 4234 'getelementptr' 'MemBank_Out_addr_744' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4235 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_744, i16* %MemBank_Out_addr_744, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4236 [1/2] (3.25ns)   --->   "%MemBank_B_load_745 = load i16* %MemBank_B_addr_745, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4236 'load' 'MemBank_B_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4237 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_745 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 745" [mnist_AXI_Stream.cpp:136]   --->   Operation 4237 'getelementptr' 'MemBank_Out_addr_745' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4238 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_745, i16* %MemBank_Out_addr_745, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4239 [1/1] (0.00ns)   --->   "%MemBank_B_addr_746 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 746" [mnist_AXI_Stream.cpp:136]   --->   Operation 4239 'getelementptr' 'MemBank_B_addr_746' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4240 [2/2] (3.25ns)   --->   "%MemBank_B_load_746 = load i16* %MemBank_B_addr_746, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4240 'load' 'MemBank_B_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4241 [1/1] (0.00ns)   --->   "%MemBank_B_addr_747 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 747" [mnist_AXI_Stream.cpp:136]   --->   Operation 4241 'getelementptr' 'MemBank_B_addr_747' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4242 [2/2] (3.25ns)   --->   "%MemBank_B_load_747 = load i16* %MemBank_B_addr_747, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4242 'load' 'MemBank_B_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 414 <SV = 413> <Delay = 6.50>
ST_414 : Operation 4243 [1/2] (3.25ns)   --->   "%MemBank_B_load_746 = load i16* %MemBank_B_addr_746, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4243 'load' 'MemBank_B_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4244 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_746 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 746" [mnist_AXI_Stream.cpp:136]   --->   Operation 4244 'getelementptr' 'MemBank_Out_addr_746' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4245 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_746, i16* %MemBank_Out_addr_746, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4246 [1/2] (3.25ns)   --->   "%MemBank_B_load_747 = load i16* %MemBank_B_addr_747, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4246 'load' 'MemBank_B_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4247 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_747 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 747" [mnist_AXI_Stream.cpp:136]   --->   Operation 4247 'getelementptr' 'MemBank_Out_addr_747' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4248 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_747, i16* %MemBank_Out_addr_747, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4249 [1/1] (0.00ns)   --->   "%MemBank_B_addr_748 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 748" [mnist_AXI_Stream.cpp:136]   --->   Operation 4249 'getelementptr' 'MemBank_B_addr_748' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4250 [2/2] (3.25ns)   --->   "%MemBank_B_load_748 = load i16* %MemBank_B_addr_748, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4250 'load' 'MemBank_B_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4251 [1/1] (0.00ns)   --->   "%MemBank_B_addr_749 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 749" [mnist_AXI_Stream.cpp:136]   --->   Operation 4251 'getelementptr' 'MemBank_B_addr_749' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4252 [2/2] (3.25ns)   --->   "%MemBank_B_load_749 = load i16* %MemBank_B_addr_749, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4252 'load' 'MemBank_B_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 415 <SV = 414> <Delay = 6.50>
ST_415 : Operation 4253 [1/2] (3.25ns)   --->   "%MemBank_B_load_748 = load i16* %MemBank_B_addr_748, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4253 'load' 'MemBank_B_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4254 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_748 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 748" [mnist_AXI_Stream.cpp:136]   --->   Operation 4254 'getelementptr' 'MemBank_Out_addr_748' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4255 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_748, i16* %MemBank_Out_addr_748, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4255 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4256 [1/2] (3.25ns)   --->   "%MemBank_B_load_749 = load i16* %MemBank_B_addr_749, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4256 'load' 'MemBank_B_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4257 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_749 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 749" [mnist_AXI_Stream.cpp:136]   --->   Operation 4257 'getelementptr' 'MemBank_Out_addr_749' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4258 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_749, i16* %MemBank_Out_addr_749, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4259 [1/1] (0.00ns)   --->   "%MemBank_B_addr_750 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 750" [mnist_AXI_Stream.cpp:136]   --->   Operation 4259 'getelementptr' 'MemBank_B_addr_750' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4260 [2/2] (3.25ns)   --->   "%MemBank_B_load_750 = load i16* %MemBank_B_addr_750, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4260 'load' 'MemBank_B_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4261 [1/1] (0.00ns)   --->   "%MemBank_B_addr_751 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 751" [mnist_AXI_Stream.cpp:136]   --->   Operation 4261 'getelementptr' 'MemBank_B_addr_751' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4262 [2/2] (3.25ns)   --->   "%MemBank_B_load_751 = load i16* %MemBank_B_addr_751, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4262 'load' 'MemBank_B_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 416 <SV = 415> <Delay = 6.50>
ST_416 : Operation 4263 [1/2] (3.25ns)   --->   "%MemBank_B_load_750 = load i16* %MemBank_B_addr_750, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4263 'load' 'MemBank_B_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4264 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_750 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 750" [mnist_AXI_Stream.cpp:136]   --->   Operation 4264 'getelementptr' 'MemBank_Out_addr_750' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4265 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_750, i16* %MemBank_Out_addr_750, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4266 [1/2] (3.25ns)   --->   "%MemBank_B_load_751 = load i16* %MemBank_B_addr_751, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4266 'load' 'MemBank_B_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4267 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_751 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 751" [mnist_AXI_Stream.cpp:136]   --->   Operation 4267 'getelementptr' 'MemBank_Out_addr_751' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4268 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_751, i16* %MemBank_Out_addr_751, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4269 [1/1] (0.00ns)   --->   "%MemBank_B_addr_752 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 752" [mnist_AXI_Stream.cpp:136]   --->   Operation 4269 'getelementptr' 'MemBank_B_addr_752' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4270 [2/2] (3.25ns)   --->   "%MemBank_B_load_752 = load i16* %MemBank_B_addr_752, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4270 'load' 'MemBank_B_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4271 [1/1] (0.00ns)   --->   "%MemBank_B_addr_753 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 753" [mnist_AXI_Stream.cpp:136]   --->   Operation 4271 'getelementptr' 'MemBank_B_addr_753' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4272 [2/2] (3.25ns)   --->   "%MemBank_B_load_753 = load i16* %MemBank_B_addr_753, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4272 'load' 'MemBank_B_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 417 <SV = 416> <Delay = 6.50>
ST_417 : Operation 4273 [1/2] (3.25ns)   --->   "%MemBank_B_load_752 = load i16* %MemBank_B_addr_752, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4273 'load' 'MemBank_B_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4274 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_752 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 752" [mnist_AXI_Stream.cpp:136]   --->   Operation 4274 'getelementptr' 'MemBank_Out_addr_752' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4275 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_752, i16* %MemBank_Out_addr_752, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4275 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4276 [1/2] (3.25ns)   --->   "%MemBank_B_load_753 = load i16* %MemBank_B_addr_753, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4276 'load' 'MemBank_B_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4277 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_753 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 753" [mnist_AXI_Stream.cpp:136]   --->   Operation 4277 'getelementptr' 'MemBank_Out_addr_753' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4278 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_753, i16* %MemBank_Out_addr_753, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4279 [1/1] (0.00ns)   --->   "%MemBank_B_addr_754 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 754" [mnist_AXI_Stream.cpp:136]   --->   Operation 4279 'getelementptr' 'MemBank_B_addr_754' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4280 [2/2] (3.25ns)   --->   "%MemBank_B_load_754 = load i16* %MemBank_B_addr_754, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4280 'load' 'MemBank_B_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4281 [1/1] (0.00ns)   --->   "%MemBank_B_addr_755 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 755" [mnist_AXI_Stream.cpp:136]   --->   Operation 4281 'getelementptr' 'MemBank_B_addr_755' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4282 [2/2] (3.25ns)   --->   "%MemBank_B_load_755 = load i16* %MemBank_B_addr_755, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4282 'load' 'MemBank_B_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 418 <SV = 417> <Delay = 6.50>
ST_418 : Operation 4283 [1/2] (3.25ns)   --->   "%MemBank_B_load_754 = load i16* %MemBank_B_addr_754, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4283 'load' 'MemBank_B_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4284 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_754 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 754" [mnist_AXI_Stream.cpp:136]   --->   Operation 4284 'getelementptr' 'MemBank_Out_addr_754' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4285 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_754, i16* %MemBank_Out_addr_754, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4286 [1/2] (3.25ns)   --->   "%MemBank_B_load_755 = load i16* %MemBank_B_addr_755, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4286 'load' 'MemBank_B_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4287 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_755 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 755" [mnist_AXI_Stream.cpp:136]   --->   Operation 4287 'getelementptr' 'MemBank_Out_addr_755' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4288 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_755, i16* %MemBank_Out_addr_755, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4289 [1/1] (0.00ns)   --->   "%MemBank_B_addr_756 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 756" [mnist_AXI_Stream.cpp:136]   --->   Operation 4289 'getelementptr' 'MemBank_B_addr_756' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4290 [2/2] (3.25ns)   --->   "%MemBank_B_load_756 = load i16* %MemBank_B_addr_756, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4290 'load' 'MemBank_B_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4291 [1/1] (0.00ns)   --->   "%MemBank_B_addr_757 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 757" [mnist_AXI_Stream.cpp:136]   --->   Operation 4291 'getelementptr' 'MemBank_B_addr_757' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4292 [2/2] (3.25ns)   --->   "%MemBank_B_load_757 = load i16* %MemBank_B_addr_757, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4292 'load' 'MemBank_B_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 419 <SV = 418> <Delay = 6.50>
ST_419 : Operation 4293 [1/2] (3.25ns)   --->   "%MemBank_B_load_756 = load i16* %MemBank_B_addr_756, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4293 'load' 'MemBank_B_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4294 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_756 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 756" [mnist_AXI_Stream.cpp:136]   --->   Operation 4294 'getelementptr' 'MemBank_Out_addr_756' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4295 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_756, i16* %MemBank_Out_addr_756, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4295 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4296 [1/2] (3.25ns)   --->   "%MemBank_B_load_757 = load i16* %MemBank_B_addr_757, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4296 'load' 'MemBank_B_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4297 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_757 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 757" [mnist_AXI_Stream.cpp:136]   --->   Operation 4297 'getelementptr' 'MemBank_Out_addr_757' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4298 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_757, i16* %MemBank_Out_addr_757, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4299 [1/1] (0.00ns)   --->   "%MemBank_B_addr_758 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 758" [mnist_AXI_Stream.cpp:136]   --->   Operation 4299 'getelementptr' 'MemBank_B_addr_758' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4300 [2/2] (3.25ns)   --->   "%MemBank_B_load_758 = load i16* %MemBank_B_addr_758, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4300 'load' 'MemBank_B_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4301 [1/1] (0.00ns)   --->   "%MemBank_B_addr_759 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 759" [mnist_AXI_Stream.cpp:136]   --->   Operation 4301 'getelementptr' 'MemBank_B_addr_759' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4302 [2/2] (3.25ns)   --->   "%MemBank_B_load_759 = load i16* %MemBank_B_addr_759, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4302 'load' 'MemBank_B_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 420 <SV = 419> <Delay = 6.50>
ST_420 : Operation 4303 [1/2] (3.25ns)   --->   "%MemBank_B_load_758 = load i16* %MemBank_B_addr_758, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4303 'load' 'MemBank_B_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4304 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_758 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 758" [mnist_AXI_Stream.cpp:136]   --->   Operation 4304 'getelementptr' 'MemBank_Out_addr_758' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4305 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_758, i16* %MemBank_Out_addr_758, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4305 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4306 [1/2] (3.25ns)   --->   "%MemBank_B_load_759 = load i16* %MemBank_B_addr_759, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4306 'load' 'MemBank_B_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4307 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_759 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 759" [mnist_AXI_Stream.cpp:136]   --->   Operation 4307 'getelementptr' 'MemBank_Out_addr_759' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4308 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_759, i16* %MemBank_Out_addr_759, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4308 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4309 [1/1] (0.00ns)   --->   "%MemBank_B_addr_760 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 760" [mnist_AXI_Stream.cpp:136]   --->   Operation 4309 'getelementptr' 'MemBank_B_addr_760' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4310 [2/2] (3.25ns)   --->   "%MemBank_B_load_760 = load i16* %MemBank_B_addr_760, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4310 'load' 'MemBank_B_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4311 [1/1] (0.00ns)   --->   "%MemBank_B_addr_761 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 761" [mnist_AXI_Stream.cpp:136]   --->   Operation 4311 'getelementptr' 'MemBank_B_addr_761' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4312 [2/2] (3.25ns)   --->   "%MemBank_B_load_761 = load i16* %MemBank_B_addr_761, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4312 'load' 'MemBank_B_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 421 <SV = 420> <Delay = 6.50>
ST_421 : Operation 4313 [1/2] (3.25ns)   --->   "%MemBank_B_load_760 = load i16* %MemBank_B_addr_760, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4313 'load' 'MemBank_B_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4314 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_760 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 760" [mnist_AXI_Stream.cpp:136]   --->   Operation 4314 'getelementptr' 'MemBank_Out_addr_760' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4315 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_760, i16* %MemBank_Out_addr_760, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4316 [1/2] (3.25ns)   --->   "%MemBank_B_load_761 = load i16* %MemBank_B_addr_761, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4316 'load' 'MemBank_B_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4317 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_761 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 761" [mnist_AXI_Stream.cpp:136]   --->   Operation 4317 'getelementptr' 'MemBank_Out_addr_761' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4318 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_761, i16* %MemBank_Out_addr_761, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4319 [1/1] (0.00ns)   --->   "%MemBank_B_addr_762 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 762" [mnist_AXI_Stream.cpp:136]   --->   Operation 4319 'getelementptr' 'MemBank_B_addr_762' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4320 [2/2] (3.25ns)   --->   "%MemBank_B_load_762 = load i16* %MemBank_B_addr_762, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4320 'load' 'MemBank_B_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4321 [1/1] (0.00ns)   --->   "%MemBank_B_addr_763 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 763" [mnist_AXI_Stream.cpp:136]   --->   Operation 4321 'getelementptr' 'MemBank_B_addr_763' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4322 [2/2] (3.25ns)   --->   "%MemBank_B_load_763 = load i16* %MemBank_B_addr_763, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4322 'load' 'MemBank_B_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 422 <SV = 421> <Delay = 6.50>
ST_422 : Operation 4323 [1/2] (3.25ns)   --->   "%MemBank_B_load_762 = load i16* %MemBank_B_addr_762, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4323 'load' 'MemBank_B_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4324 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_762 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 762" [mnist_AXI_Stream.cpp:136]   --->   Operation 4324 'getelementptr' 'MemBank_Out_addr_762' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4325 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_762, i16* %MemBank_Out_addr_762, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4326 [1/2] (3.25ns)   --->   "%MemBank_B_load_763 = load i16* %MemBank_B_addr_763, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4326 'load' 'MemBank_B_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4327 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_763 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 763" [mnist_AXI_Stream.cpp:136]   --->   Operation 4327 'getelementptr' 'MemBank_Out_addr_763' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4328 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_763, i16* %MemBank_Out_addr_763, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4329 [1/1] (0.00ns)   --->   "%MemBank_B_addr_764 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 764" [mnist_AXI_Stream.cpp:136]   --->   Operation 4329 'getelementptr' 'MemBank_B_addr_764' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4330 [2/2] (3.25ns)   --->   "%MemBank_B_load_764 = load i16* %MemBank_B_addr_764, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4330 'load' 'MemBank_B_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4331 [1/1] (0.00ns)   --->   "%MemBank_B_addr_765 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 765" [mnist_AXI_Stream.cpp:136]   --->   Operation 4331 'getelementptr' 'MemBank_B_addr_765' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4332 [2/2] (3.25ns)   --->   "%MemBank_B_load_765 = load i16* %MemBank_B_addr_765, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4332 'load' 'MemBank_B_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 423 <SV = 422> <Delay = 6.50>
ST_423 : Operation 4333 [1/2] (3.25ns)   --->   "%MemBank_B_load_764 = load i16* %MemBank_B_addr_764, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4333 'load' 'MemBank_B_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4334 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_764 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 764" [mnist_AXI_Stream.cpp:136]   --->   Operation 4334 'getelementptr' 'MemBank_Out_addr_764' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4335 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_764, i16* %MemBank_Out_addr_764, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4336 [1/2] (3.25ns)   --->   "%MemBank_B_load_765 = load i16* %MemBank_B_addr_765, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4336 'load' 'MemBank_B_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4337 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_765 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 765" [mnist_AXI_Stream.cpp:136]   --->   Operation 4337 'getelementptr' 'MemBank_Out_addr_765' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4338 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_765, i16* %MemBank_Out_addr_765, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4339 [1/1] (0.00ns)   --->   "%MemBank_B_addr_766 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 766" [mnist_AXI_Stream.cpp:136]   --->   Operation 4339 'getelementptr' 'MemBank_B_addr_766' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4340 [2/2] (3.25ns)   --->   "%MemBank_B_load_766 = load i16* %MemBank_B_addr_766, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4340 'load' 'MemBank_B_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4341 [1/1] (0.00ns)   --->   "%MemBank_B_addr_767 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 767" [mnist_AXI_Stream.cpp:136]   --->   Operation 4341 'getelementptr' 'MemBank_B_addr_767' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4342 [2/2] (3.25ns)   --->   "%MemBank_B_load_767 = load i16* %MemBank_B_addr_767, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4342 'load' 'MemBank_B_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 424 <SV = 423> <Delay = 6.50>
ST_424 : Operation 4343 [1/2] (3.25ns)   --->   "%MemBank_B_load_766 = load i16* %MemBank_B_addr_766, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4343 'load' 'MemBank_B_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4344 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_766 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 766" [mnist_AXI_Stream.cpp:136]   --->   Operation 4344 'getelementptr' 'MemBank_Out_addr_766' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4345 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_766, i16* %MemBank_Out_addr_766, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4346 [1/2] (3.25ns)   --->   "%MemBank_B_load_767 = load i16* %MemBank_B_addr_767, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4346 'load' 'MemBank_B_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4347 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_767 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 767" [mnist_AXI_Stream.cpp:136]   --->   Operation 4347 'getelementptr' 'MemBank_Out_addr_767' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4348 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_767, i16* %MemBank_Out_addr_767, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4349 [1/1] (0.00ns)   --->   "%MemBank_B_addr_768 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 768" [mnist_AXI_Stream.cpp:136]   --->   Operation 4349 'getelementptr' 'MemBank_B_addr_768' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4350 [2/2] (3.25ns)   --->   "%MemBank_B_load_768 = load i16* %MemBank_B_addr_768, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4350 'load' 'MemBank_B_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4351 [1/1] (0.00ns)   --->   "%MemBank_B_addr_769 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 769" [mnist_AXI_Stream.cpp:136]   --->   Operation 4351 'getelementptr' 'MemBank_B_addr_769' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4352 [2/2] (3.25ns)   --->   "%MemBank_B_load_769 = load i16* %MemBank_B_addr_769, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4352 'load' 'MemBank_B_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 425 <SV = 424> <Delay = 6.50>
ST_425 : Operation 4353 [1/2] (3.25ns)   --->   "%MemBank_B_load_768 = load i16* %MemBank_B_addr_768, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4353 'load' 'MemBank_B_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4354 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_768 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 768" [mnist_AXI_Stream.cpp:136]   --->   Operation 4354 'getelementptr' 'MemBank_Out_addr_768' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4355 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_768, i16* %MemBank_Out_addr_768, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4355 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4356 [1/2] (3.25ns)   --->   "%MemBank_B_load_769 = load i16* %MemBank_B_addr_769, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4356 'load' 'MemBank_B_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4357 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_769 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 769" [mnist_AXI_Stream.cpp:136]   --->   Operation 4357 'getelementptr' 'MemBank_Out_addr_769' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4358 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_769, i16* %MemBank_Out_addr_769, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4359 [1/1] (0.00ns)   --->   "%MemBank_B_addr_770 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 770" [mnist_AXI_Stream.cpp:136]   --->   Operation 4359 'getelementptr' 'MemBank_B_addr_770' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4360 [2/2] (3.25ns)   --->   "%MemBank_B_load_770 = load i16* %MemBank_B_addr_770, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4360 'load' 'MemBank_B_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4361 [1/1] (0.00ns)   --->   "%MemBank_B_addr_771 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 771" [mnist_AXI_Stream.cpp:136]   --->   Operation 4361 'getelementptr' 'MemBank_B_addr_771' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4362 [2/2] (3.25ns)   --->   "%MemBank_B_load_771 = load i16* %MemBank_B_addr_771, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4362 'load' 'MemBank_B_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 426 <SV = 425> <Delay = 6.50>
ST_426 : Operation 4363 [1/2] (3.25ns)   --->   "%MemBank_B_load_770 = load i16* %MemBank_B_addr_770, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4363 'load' 'MemBank_B_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4364 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_770 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 770" [mnist_AXI_Stream.cpp:136]   --->   Operation 4364 'getelementptr' 'MemBank_Out_addr_770' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4365 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_770, i16* %MemBank_Out_addr_770, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4366 [1/2] (3.25ns)   --->   "%MemBank_B_load_771 = load i16* %MemBank_B_addr_771, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4366 'load' 'MemBank_B_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4367 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_771 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 771" [mnist_AXI_Stream.cpp:136]   --->   Operation 4367 'getelementptr' 'MemBank_Out_addr_771' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4368 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_771, i16* %MemBank_Out_addr_771, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4369 [1/1] (0.00ns)   --->   "%MemBank_B_addr_772 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 772" [mnist_AXI_Stream.cpp:136]   --->   Operation 4369 'getelementptr' 'MemBank_B_addr_772' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4370 [2/2] (3.25ns)   --->   "%MemBank_B_load_772 = load i16* %MemBank_B_addr_772, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4370 'load' 'MemBank_B_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4371 [1/1] (0.00ns)   --->   "%MemBank_B_addr_773 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 773" [mnist_AXI_Stream.cpp:136]   --->   Operation 4371 'getelementptr' 'MemBank_B_addr_773' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4372 [2/2] (3.25ns)   --->   "%MemBank_B_load_773 = load i16* %MemBank_B_addr_773, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4372 'load' 'MemBank_B_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 427 <SV = 426> <Delay = 6.50>
ST_427 : Operation 4373 [1/2] (3.25ns)   --->   "%MemBank_B_load_772 = load i16* %MemBank_B_addr_772, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4373 'load' 'MemBank_B_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4374 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_772 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 772" [mnist_AXI_Stream.cpp:136]   --->   Operation 4374 'getelementptr' 'MemBank_Out_addr_772' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4375 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_772, i16* %MemBank_Out_addr_772, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4375 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4376 [1/2] (3.25ns)   --->   "%MemBank_B_load_773 = load i16* %MemBank_B_addr_773, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4376 'load' 'MemBank_B_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4377 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_773 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 773" [mnist_AXI_Stream.cpp:136]   --->   Operation 4377 'getelementptr' 'MemBank_Out_addr_773' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4378 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_773, i16* %MemBank_Out_addr_773, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4379 [1/1] (0.00ns)   --->   "%MemBank_B_addr_774 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 774" [mnist_AXI_Stream.cpp:136]   --->   Operation 4379 'getelementptr' 'MemBank_B_addr_774' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4380 [2/2] (3.25ns)   --->   "%MemBank_B_load_774 = load i16* %MemBank_B_addr_774, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4380 'load' 'MemBank_B_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4381 [1/1] (0.00ns)   --->   "%MemBank_B_addr_775 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 775" [mnist_AXI_Stream.cpp:136]   --->   Operation 4381 'getelementptr' 'MemBank_B_addr_775' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4382 [2/2] (3.25ns)   --->   "%MemBank_B_load_775 = load i16* %MemBank_B_addr_775, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4382 'load' 'MemBank_B_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 428 <SV = 427> <Delay = 6.50>
ST_428 : Operation 4383 [1/2] (3.25ns)   --->   "%MemBank_B_load_774 = load i16* %MemBank_B_addr_774, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4383 'load' 'MemBank_B_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4384 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_774 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 774" [mnist_AXI_Stream.cpp:136]   --->   Operation 4384 'getelementptr' 'MemBank_Out_addr_774' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4385 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_774, i16* %MemBank_Out_addr_774, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4386 [1/2] (3.25ns)   --->   "%MemBank_B_load_775 = load i16* %MemBank_B_addr_775, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4386 'load' 'MemBank_B_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4387 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_775 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 775" [mnist_AXI_Stream.cpp:136]   --->   Operation 4387 'getelementptr' 'MemBank_Out_addr_775' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4388 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_775, i16* %MemBank_Out_addr_775, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4389 [1/1] (0.00ns)   --->   "%MemBank_B_addr_776 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 776" [mnist_AXI_Stream.cpp:136]   --->   Operation 4389 'getelementptr' 'MemBank_B_addr_776' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4390 [2/2] (3.25ns)   --->   "%MemBank_B_load_776 = load i16* %MemBank_B_addr_776, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4390 'load' 'MemBank_B_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4391 [1/1] (0.00ns)   --->   "%MemBank_B_addr_777 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 777" [mnist_AXI_Stream.cpp:136]   --->   Operation 4391 'getelementptr' 'MemBank_B_addr_777' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4392 [2/2] (3.25ns)   --->   "%MemBank_B_load_777 = load i16* %MemBank_B_addr_777, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4392 'load' 'MemBank_B_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 429 <SV = 428> <Delay = 6.50>
ST_429 : Operation 4393 [1/2] (3.25ns)   --->   "%MemBank_B_load_776 = load i16* %MemBank_B_addr_776, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4393 'load' 'MemBank_B_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4394 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_776 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 776" [mnist_AXI_Stream.cpp:136]   --->   Operation 4394 'getelementptr' 'MemBank_Out_addr_776' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4395 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_776, i16* %MemBank_Out_addr_776, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4396 [1/2] (3.25ns)   --->   "%MemBank_B_load_777 = load i16* %MemBank_B_addr_777, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4396 'load' 'MemBank_B_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4397 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_777 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 777" [mnist_AXI_Stream.cpp:136]   --->   Operation 4397 'getelementptr' 'MemBank_Out_addr_777' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4398 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_777, i16* %MemBank_Out_addr_777, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4399 [1/1] (0.00ns)   --->   "%MemBank_B_addr_778 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 778" [mnist_AXI_Stream.cpp:136]   --->   Operation 4399 'getelementptr' 'MemBank_B_addr_778' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4400 [2/2] (3.25ns)   --->   "%MemBank_B_load_778 = load i16* %MemBank_B_addr_778, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4400 'load' 'MemBank_B_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4401 [1/1] (0.00ns)   --->   "%MemBank_B_addr_779 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 779" [mnist_AXI_Stream.cpp:136]   --->   Operation 4401 'getelementptr' 'MemBank_B_addr_779' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4402 [2/2] (3.25ns)   --->   "%MemBank_B_load_779 = load i16* %MemBank_B_addr_779, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4402 'load' 'MemBank_B_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 430 <SV = 429> <Delay = 6.50>
ST_430 : Operation 4403 [1/2] (3.25ns)   --->   "%MemBank_B_load_778 = load i16* %MemBank_B_addr_778, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4403 'load' 'MemBank_B_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4404 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_778 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 778" [mnist_AXI_Stream.cpp:136]   --->   Operation 4404 'getelementptr' 'MemBank_Out_addr_778' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4405 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_778, i16* %MemBank_Out_addr_778, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4406 [1/2] (3.25ns)   --->   "%MemBank_B_load_779 = load i16* %MemBank_B_addr_779, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4406 'load' 'MemBank_B_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4407 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_779 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 779" [mnist_AXI_Stream.cpp:136]   --->   Operation 4407 'getelementptr' 'MemBank_Out_addr_779' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4408 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_779, i16* %MemBank_Out_addr_779, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4409 [1/1] (0.00ns)   --->   "%MemBank_B_addr_780 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 780" [mnist_AXI_Stream.cpp:136]   --->   Operation 4409 'getelementptr' 'MemBank_B_addr_780' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4410 [2/2] (3.25ns)   --->   "%MemBank_B_load_780 = load i16* %MemBank_B_addr_780, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4410 'load' 'MemBank_B_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4411 [1/1] (0.00ns)   --->   "%MemBank_B_addr_781 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 781" [mnist_AXI_Stream.cpp:136]   --->   Operation 4411 'getelementptr' 'MemBank_B_addr_781' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4412 [2/2] (3.25ns)   --->   "%MemBank_B_load_781 = load i16* %MemBank_B_addr_781, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4412 'load' 'MemBank_B_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 431 <SV = 430> <Delay = 6.50>
ST_431 : Operation 4413 [1/2] (3.25ns)   --->   "%MemBank_B_load_780 = load i16* %MemBank_B_addr_780, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4413 'load' 'MemBank_B_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4414 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_780 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 780" [mnist_AXI_Stream.cpp:136]   --->   Operation 4414 'getelementptr' 'MemBank_Out_addr_780' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4415 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_780, i16* %MemBank_Out_addr_780, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4416 [1/2] (3.25ns)   --->   "%MemBank_B_load_781 = load i16* %MemBank_B_addr_781, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4416 'load' 'MemBank_B_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4417 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_781 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 781" [mnist_AXI_Stream.cpp:136]   --->   Operation 4417 'getelementptr' 'MemBank_Out_addr_781' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4418 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_781, i16* %MemBank_Out_addr_781, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4419 [1/1] (0.00ns)   --->   "%MemBank_B_addr_782 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 782" [mnist_AXI_Stream.cpp:136]   --->   Operation 4419 'getelementptr' 'MemBank_B_addr_782' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4420 [2/2] (3.25ns)   --->   "%MemBank_B_load_782 = load i16* %MemBank_B_addr_782, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4420 'load' 'MemBank_B_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4421 [1/1] (0.00ns)   --->   "%MemBank_B_addr_783 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 783" [mnist_AXI_Stream.cpp:136]   --->   Operation 4421 'getelementptr' 'MemBank_B_addr_783' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4422 [2/2] (3.25ns)   --->   "%MemBank_B_load_783 = load i16* %MemBank_B_addr_783, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4422 'load' 'MemBank_B_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 432 <SV = 431> <Delay = 6.50>
ST_432 : Operation 4423 [1/2] (3.25ns)   --->   "%MemBank_B_load_782 = load i16* %MemBank_B_addr_782, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4423 'load' 'MemBank_B_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4424 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_782 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 782" [mnist_AXI_Stream.cpp:136]   --->   Operation 4424 'getelementptr' 'MemBank_Out_addr_782' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 4425 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_782, i16* %MemBank_Out_addr_782, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4426 [1/2] (3.25ns)   --->   "%MemBank_B_load_783 = load i16* %MemBank_B_addr_783, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4426 'load' 'MemBank_B_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4427 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_783 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 783" [mnist_AXI_Stream.cpp:136]   --->   Operation 4427 'getelementptr' 'MemBank_Out_addr_783' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 4428 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_783, i16* %MemBank_Out_addr_783, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4429 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:139]   --->   Operation 4429 'br' <Predicate = true> <Delay = 1.76>

State 433 <SV = 432> <Delay = 3.25>
ST_433 : Operation 4430 [1/1] (0.00ns)   --->   "%i2 = phi i10 [ %i_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 4430 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4431 [1/1] (0.00ns)   --->   "%i2_cast1 = zext i10 %i2 to i64" [mnist_AXI_Stream.cpp:139]   --->   Operation 4431 'zext' 'i2_cast1' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4432 [1/1] (1.77ns)   --->   "%tmp_50 = icmp eq i10 %i2, -240" [mnist_AXI_Stream.cpp:139]   --->   Operation 4432 'icmp' 'tmp_50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4433 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4433 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4434 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i2, 1" [mnist_AXI_Stream.cpp:139]   --->   Operation 4434 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4435 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %4, label %3" [mnist_AXI_Stream.cpp:139]   --->   Operation 4435 'br' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4436 [1/1] (1.77ns)   --->   "%tmp_user_V = icmp eq i10 %i2, 0" [mnist_AXI_Stream.cpp:148]   --->   Operation 4436 'icmp' 'tmp_user_V' <Predicate = (!tmp_50)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4437 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %i2, -241" [mnist_AXI_Stream.cpp:151]   --->   Operation 4437 'icmp' 'tmp_last_V' <Predicate = (!tmp_50)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4438 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %i2_cast1" [mnist_AXI_Stream.cpp:154]   --->   Operation 4438 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_433 : Operation 4439 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 4439 'load' 'tmp_data_V_1' <Predicate = (!tmp_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_433 : Operation 4440 [2/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:157]   --->   Operation 4440 'ret' <Predicate = (tmp_50)> <Delay = 0.00>

State 434 <SV = 433> <Delay = 3.25>
ST_434 : Operation 4441 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 4441 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_434 : Operation 4442 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:155]   --->   Operation 4442 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 435 <SV = 434> <Delay = 0.00>
ST_435 : Operation 4443 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:155]   --->   Operation 4443 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_435 : Operation 4444 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:139]   --->   Operation 4444 'br' <Predicate = true> <Delay = 0.00>

State 436 <SV = 433> <Delay = 0.00>
ST_436 : Operation 4445 [1/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:157]   --->   Operation 4445 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mnist_AXI_Stream.cpp:43) [57]  (1.77 ns)

 <State 2>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:48) to 'padding2d_fix16' [70]  (7.43 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:62) to 'max_pooling2d_fix16' [73]  (1.77 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:66) to 'padding2d_fix16' [74]  (7.43 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:70) to 'depthwise_conv2d_fix.2' [75]  (1.77 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:80) to 'max_pooling2d_fix16' [77]  (1.77 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:84) to 'padding2d_fix16' [78]  (7.43 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:88) to 'depthwise_conv2d_fix.1' [79]  (1.77 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:98) to 'up_sampling2d_fix16' [81]  (1.77 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:102) to 'padding2d_fix16' [82]  (7.43 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:106) to 'depthwise_conv2d_fix.1' [83]  (1.77 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:116) to 'up_sampling2d_fix16' [85]  (1.77 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:120) to 'padding2d_fix16' [86]  (7.43 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:124) to 'depthwise_conv2d_fix.2' [87]  (1.77 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('MemBank_B_addr', mnist_AXI_Stream.cpp:136) [89]  (0 ns)
	'load' operation ('MemBank_B_load', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [90]  (3.25 ns)

 <State 41>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [90]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [92]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_2', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [98]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_2', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [100]  (3.25 ns)

 <State 43>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_4', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [106]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_4', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [108]  (3.25 ns)

 <State 44>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_6', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [114]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_6', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [116]  (3.25 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_8', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [122]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_8', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [124]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_10', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [130]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_10', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [132]  (3.25 ns)

 <State 47>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_12', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [138]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_12', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [140]  (3.25 ns)

 <State 48>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_14', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [146]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_14', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [148]  (3.25 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_16', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [154]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_16', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [156]  (3.25 ns)

 <State 50>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_18', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [162]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_18', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [164]  (3.25 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_20', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [170]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_20', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [172]  (3.25 ns)

 <State 52>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_22', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [178]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_22', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [180]  (3.25 ns)

 <State 53>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_24', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [186]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_24', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [188]  (3.25 ns)

 <State 54>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_26', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [194]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_26', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [196]  (3.25 ns)

 <State 55>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_28', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [202]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_28', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [204]  (3.25 ns)

 <State 56>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_30', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [210]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_30', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [212]  (3.25 ns)

 <State 57>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_32', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [218]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_32', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [220]  (3.25 ns)

 <State 58>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_34', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [226]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_34', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [228]  (3.25 ns)

 <State 59>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_36', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [234]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_36', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [236]  (3.25 ns)

 <State 60>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_38', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [242]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_38', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [244]  (3.25 ns)

 <State 61>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_40', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [250]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_40', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [252]  (3.25 ns)

 <State 62>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_42', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [258]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_42', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [260]  (3.25 ns)

 <State 63>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_44', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [266]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_44', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [268]  (3.25 ns)

 <State 64>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_46', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [274]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_46', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [276]  (3.25 ns)

 <State 65>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_48', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [282]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_48', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [284]  (3.25 ns)

 <State 66>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_50', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [290]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_50', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [292]  (3.25 ns)

 <State 67>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_52', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [298]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_52', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [300]  (3.25 ns)

 <State 68>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_54', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [306]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_54', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [308]  (3.25 ns)

 <State 69>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_56', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [314]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_56', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [316]  (3.25 ns)

 <State 70>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_58', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [322]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_58', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [324]  (3.25 ns)

 <State 71>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_60', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [330]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_60', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [332]  (3.25 ns)

 <State 72>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_62', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [338]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_62', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [340]  (3.25 ns)

 <State 73>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_64', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [346]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_64', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [348]  (3.25 ns)

 <State 74>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_66', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [354]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_66', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [356]  (3.25 ns)

 <State 75>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_68', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [362]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_68', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [364]  (3.25 ns)

 <State 76>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_70', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [370]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_70', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [372]  (3.25 ns)

 <State 77>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_72', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [378]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_72', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [380]  (3.25 ns)

 <State 78>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_74', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [386]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_74', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [388]  (3.25 ns)

 <State 79>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_76', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [394]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_76', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [396]  (3.25 ns)

 <State 80>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_78', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [402]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_78', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [404]  (3.25 ns)

 <State 81>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_80', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [410]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_80', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [412]  (3.25 ns)

 <State 82>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_82', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [418]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_82', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [420]  (3.25 ns)

 <State 83>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_84', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [426]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_84', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [428]  (3.25 ns)

 <State 84>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_86', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [434]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_86', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [436]  (3.25 ns)

 <State 85>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_88', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [442]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_88', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [444]  (3.25 ns)

 <State 86>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_90', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [450]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_90', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [452]  (3.25 ns)

 <State 87>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_92', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [458]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_92', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [460]  (3.25 ns)

 <State 88>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_94', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [466]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_94', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [468]  (3.25 ns)

 <State 89>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_96', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [474]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_96', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [476]  (3.25 ns)

 <State 90>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_98', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [482]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_98', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [484]  (3.25 ns)

 <State 91>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_100', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [490]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_100', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [492]  (3.25 ns)

 <State 92>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_102', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [498]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_102', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [500]  (3.25 ns)

 <State 93>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_104', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [506]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_104', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [508]  (3.25 ns)

 <State 94>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_106', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [514]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_106', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [516]  (3.25 ns)

 <State 95>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_108', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [522]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_108', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [524]  (3.25 ns)

 <State 96>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_110', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [530]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_110', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [532]  (3.25 ns)

 <State 97>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_112', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [538]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_112', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [540]  (3.25 ns)

 <State 98>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_114', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [546]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_114', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [548]  (3.25 ns)

 <State 99>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_116', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [554]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_116', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [556]  (3.25 ns)

 <State 100>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_118', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [562]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_118', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [564]  (3.25 ns)

 <State 101>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_120', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [570]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_120', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [572]  (3.25 ns)

 <State 102>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_122', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [578]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_122', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [580]  (3.25 ns)

 <State 103>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_124', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [586]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_124', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [588]  (3.25 ns)

 <State 104>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_126', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [594]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_126', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [596]  (3.25 ns)

 <State 105>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_128', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [602]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_128', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [604]  (3.25 ns)

 <State 106>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_130', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [610]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_130', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [612]  (3.25 ns)

 <State 107>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_132', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [618]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_132', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [620]  (3.25 ns)

 <State 108>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_134', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [626]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_134', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [628]  (3.25 ns)

 <State 109>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_136', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [634]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_136', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [636]  (3.25 ns)

 <State 110>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_138', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [642]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_138', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [644]  (3.25 ns)

 <State 111>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_140', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [650]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_140', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [652]  (3.25 ns)

 <State 112>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_142', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [658]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_142', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [660]  (3.25 ns)

 <State 113>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_144', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [666]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_144', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [668]  (3.25 ns)

 <State 114>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_146', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [674]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_146', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [676]  (3.25 ns)

 <State 115>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_148', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [682]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_148', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [684]  (3.25 ns)

 <State 116>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_150', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [690]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_150', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [692]  (3.25 ns)

 <State 117>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_152', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [698]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_152', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [700]  (3.25 ns)

 <State 118>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_154', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [706]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_154', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [708]  (3.25 ns)

 <State 119>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_156', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [714]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_156', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [716]  (3.25 ns)

 <State 120>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_158', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [722]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_158', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [724]  (3.25 ns)

 <State 121>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_160', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [730]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_160', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [732]  (3.25 ns)

 <State 122>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_162', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [738]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_162', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [740]  (3.25 ns)

 <State 123>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_164', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [746]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_164', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [748]  (3.25 ns)

 <State 124>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_166', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [754]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_166', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [756]  (3.25 ns)

 <State 125>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_168', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [762]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_168', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [764]  (3.25 ns)

 <State 126>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_170', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [770]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_170', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [772]  (3.25 ns)

 <State 127>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_172', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [778]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_172', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [780]  (3.25 ns)

 <State 128>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_174', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [786]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_174', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [788]  (3.25 ns)

 <State 129>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_176', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [794]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_176', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [796]  (3.25 ns)

 <State 130>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_178', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [802]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_178', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [804]  (3.25 ns)

 <State 131>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_180', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [810]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_180', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [812]  (3.25 ns)

 <State 132>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_182', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [818]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_182', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [820]  (3.25 ns)

 <State 133>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_184', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [826]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_184', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [828]  (3.25 ns)

 <State 134>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_186', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [834]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_186', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [836]  (3.25 ns)

 <State 135>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_188', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [842]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_188', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [844]  (3.25 ns)

 <State 136>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_190', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [850]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_190', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [852]  (3.25 ns)

 <State 137>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_192', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [858]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_192', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [860]  (3.25 ns)

 <State 138>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_194', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [866]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_194', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [868]  (3.25 ns)

 <State 139>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_196', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [874]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_196', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [876]  (3.25 ns)

 <State 140>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_198', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [882]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_198', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [884]  (3.25 ns)

 <State 141>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_200', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [890]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_200', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [892]  (3.25 ns)

 <State 142>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_202', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [898]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_202', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [900]  (3.25 ns)

 <State 143>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_204', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [906]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_204', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [908]  (3.25 ns)

 <State 144>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_206', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [914]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_206', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [916]  (3.25 ns)

 <State 145>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_208', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [922]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_208', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [924]  (3.25 ns)

 <State 146>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_210', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [930]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_210', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [932]  (3.25 ns)

 <State 147>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_212', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [938]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_212', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [940]  (3.25 ns)

 <State 148>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_214', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [946]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_214', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [948]  (3.25 ns)

 <State 149>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_216', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [954]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_216', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [956]  (3.25 ns)

 <State 150>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_218', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [962]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_218', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [964]  (3.25 ns)

 <State 151>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_220', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [970]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_220', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [972]  (3.25 ns)

 <State 152>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_222', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [978]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_222', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [980]  (3.25 ns)

 <State 153>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_224', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [986]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_224', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [988]  (3.25 ns)

 <State 154>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_226', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [994]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_226', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [996]  (3.25 ns)

 <State 155>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_228', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1002]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_228', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1004]  (3.25 ns)

 <State 156>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_230', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1010]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_230', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1012]  (3.25 ns)

 <State 157>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_232', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1018]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_232', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1020]  (3.25 ns)

 <State 158>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_234', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1026]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_234', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1028]  (3.25 ns)

 <State 159>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_236', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1034]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_236', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1036]  (3.25 ns)

 <State 160>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_238', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1042]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_238', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1044]  (3.25 ns)

 <State 161>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_240', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1050]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_240', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1052]  (3.25 ns)

 <State 162>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_242', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1058]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_242', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1060]  (3.25 ns)

 <State 163>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_244', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1066]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_244', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1068]  (3.25 ns)

 <State 164>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_246', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1074]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_246', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1076]  (3.25 ns)

 <State 165>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_248', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1082]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_248', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1084]  (3.25 ns)

 <State 166>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_250', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1090]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_250', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1092]  (3.25 ns)

 <State 167>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_252', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1098]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_252', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1100]  (3.25 ns)

 <State 168>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_254', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1106]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_254', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1108]  (3.25 ns)

 <State 169>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_256', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1114]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_256', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1116]  (3.25 ns)

 <State 170>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_258', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1122]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_258', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1124]  (3.25 ns)

 <State 171>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_260', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1130]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_260', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1132]  (3.25 ns)

 <State 172>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_262', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1138]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_262', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1140]  (3.25 ns)

 <State 173>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_264', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1146]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_264', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1148]  (3.25 ns)

 <State 174>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_266', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1154]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_266', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1156]  (3.25 ns)

 <State 175>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_268', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1162]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_268', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1164]  (3.25 ns)

 <State 176>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_270', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1170]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_270', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1172]  (3.25 ns)

 <State 177>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_272', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1178]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_272', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1180]  (3.25 ns)

 <State 178>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_274', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1186]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_274', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1188]  (3.25 ns)

 <State 179>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_276', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1194]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_276', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1196]  (3.25 ns)

 <State 180>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_278', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1202]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_278', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1204]  (3.25 ns)

 <State 181>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_280', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1210]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_280', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1212]  (3.25 ns)

 <State 182>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_282', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1218]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_282', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1220]  (3.25 ns)

 <State 183>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_284', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1226]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_284', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1228]  (3.25 ns)

 <State 184>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_286', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1234]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_286', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1236]  (3.25 ns)

 <State 185>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_288', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1242]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_288', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1244]  (3.25 ns)

 <State 186>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_290', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1250]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_290', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1252]  (3.25 ns)

 <State 187>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_292', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1258]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_292', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1260]  (3.25 ns)

 <State 188>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_294', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1266]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_294', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1268]  (3.25 ns)

 <State 189>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_296', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1274]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_296', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1276]  (3.25 ns)

 <State 190>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_298', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1282]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_298', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1284]  (3.25 ns)

 <State 191>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_300', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1290]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_300', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1292]  (3.25 ns)

 <State 192>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_302', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1298]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_302', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1300]  (3.25 ns)

 <State 193>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_304', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1306]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_304', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1308]  (3.25 ns)

 <State 194>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_306', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1314]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_306', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1316]  (3.25 ns)

 <State 195>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_308', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1322]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_308', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1324]  (3.25 ns)

 <State 196>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_310', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1330]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_310', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1332]  (3.25 ns)

 <State 197>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_312', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1338]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_312', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1340]  (3.25 ns)

 <State 198>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_314', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1346]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_314', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1348]  (3.25 ns)

 <State 199>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_316', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1354]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_316', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1356]  (3.25 ns)

 <State 200>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_318', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1362]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_318', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1364]  (3.25 ns)

 <State 201>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_320', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1370]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_320', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1372]  (3.25 ns)

 <State 202>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_322', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1378]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_322', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1380]  (3.25 ns)

 <State 203>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_324', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1386]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_324', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1388]  (3.25 ns)

 <State 204>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_326', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1394]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_326', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1396]  (3.25 ns)

 <State 205>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_328', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1402]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_328', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1404]  (3.25 ns)

 <State 206>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_330', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1410]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_330', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1412]  (3.25 ns)

 <State 207>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_332', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1418]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_332', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1420]  (3.25 ns)

 <State 208>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_334', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1426]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_334', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1428]  (3.25 ns)

 <State 209>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_336', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1434]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_336', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1436]  (3.25 ns)

 <State 210>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_338', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1442]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_338', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1444]  (3.25 ns)

 <State 211>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_340', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1450]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_340', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1452]  (3.25 ns)

 <State 212>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_342', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1458]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_342', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1460]  (3.25 ns)

 <State 213>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_344', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1466]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_344', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1468]  (3.25 ns)

 <State 214>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_346', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1474]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_346', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1476]  (3.25 ns)

 <State 215>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_348', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1482]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_348', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1484]  (3.25 ns)

 <State 216>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_350', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1490]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_350', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1492]  (3.25 ns)

 <State 217>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_352', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1498]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_352', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1500]  (3.25 ns)

 <State 218>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_354', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1506]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_354', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1508]  (3.25 ns)

 <State 219>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_356', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1514]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_356', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1516]  (3.25 ns)

 <State 220>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_358', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1522]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_358', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1524]  (3.25 ns)

 <State 221>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_360', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1530]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_360', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1532]  (3.25 ns)

 <State 222>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_362', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1538]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_362', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1540]  (3.25 ns)

 <State 223>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_364', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1546]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_364', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1548]  (3.25 ns)

 <State 224>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_366', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1554]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_366', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1556]  (3.25 ns)

 <State 225>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_368', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1562]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_368', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1564]  (3.25 ns)

 <State 226>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_370', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1570]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_370', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1572]  (3.25 ns)

 <State 227>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_372', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1578]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_372', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1580]  (3.25 ns)

 <State 228>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_374', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1586]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_374', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1588]  (3.25 ns)

 <State 229>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_376', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1594]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_376', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1596]  (3.25 ns)

 <State 230>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_378', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1602]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_378', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1604]  (3.25 ns)

 <State 231>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_380', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1610]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_380', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1612]  (3.25 ns)

 <State 232>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_382', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1618]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_382', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1620]  (3.25 ns)

 <State 233>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_384', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1626]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_384', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1628]  (3.25 ns)

 <State 234>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_386', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1634]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_386', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1636]  (3.25 ns)

 <State 235>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_388', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1642]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_388', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1644]  (3.25 ns)

 <State 236>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_390', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1650]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_390', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1652]  (3.25 ns)

 <State 237>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_392', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1658]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_392', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1660]  (3.25 ns)

 <State 238>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_394', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1666]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_394', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1668]  (3.25 ns)

 <State 239>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_396', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1674]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_396', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1676]  (3.25 ns)

 <State 240>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_398', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1682]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_398', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1684]  (3.25 ns)

 <State 241>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_400', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1690]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_400', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1692]  (3.25 ns)

 <State 242>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_402', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1698]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_402', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1700]  (3.25 ns)

 <State 243>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_404', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1706]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_404', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1708]  (3.25 ns)

 <State 244>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_406', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1714]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_406', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1716]  (3.25 ns)

 <State 245>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_408', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1722]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_408', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1724]  (3.25 ns)

 <State 246>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_410', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1730]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_410', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1732]  (3.25 ns)

 <State 247>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_412', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1738]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_412', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1740]  (3.25 ns)

 <State 248>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_414', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1746]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_414', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1748]  (3.25 ns)

 <State 249>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_416', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1754]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_416', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1756]  (3.25 ns)

 <State 250>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_418', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1762]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_418', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1764]  (3.25 ns)

 <State 251>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_420', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1770]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_420', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1772]  (3.25 ns)

 <State 252>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_422', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1778]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_422', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1780]  (3.25 ns)

 <State 253>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_424', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1786]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_424', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1788]  (3.25 ns)

 <State 254>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_426', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1794]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_426', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1796]  (3.25 ns)

 <State 255>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_428', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1802]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_428', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1804]  (3.25 ns)

 <State 256>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_430', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1810]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_430', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1812]  (3.25 ns)

 <State 257>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_432', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1818]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_432', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1820]  (3.25 ns)

 <State 258>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_434', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1826]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_434', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1828]  (3.25 ns)

 <State 259>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_436', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1834]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_436', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1836]  (3.25 ns)

 <State 260>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_438', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1842]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_438', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1844]  (3.25 ns)

 <State 261>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_440', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1850]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_440', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1852]  (3.25 ns)

 <State 262>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_442', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1858]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_442', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1860]  (3.25 ns)

 <State 263>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_444', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1866]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_444', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1868]  (3.25 ns)

 <State 264>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_446', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1874]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_446', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1876]  (3.25 ns)

 <State 265>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_448', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1882]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_448', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1884]  (3.25 ns)

 <State 266>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_450', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1890]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_450', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1892]  (3.25 ns)

 <State 267>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_452', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1898]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_452', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1900]  (3.25 ns)

 <State 268>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_454', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1906]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_454', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1908]  (3.25 ns)

 <State 269>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_456', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1914]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_456', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1916]  (3.25 ns)

 <State 270>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_458', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1922]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_458', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1924]  (3.25 ns)

 <State 271>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_460', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1930]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_460', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1932]  (3.25 ns)

 <State 272>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_462', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1938]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_462', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1940]  (3.25 ns)

 <State 273>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_464', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1946]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_464', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1948]  (3.25 ns)

 <State 274>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_466', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1954]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_466', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1956]  (3.25 ns)

 <State 275>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_468', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1962]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_468', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1964]  (3.25 ns)

 <State 276>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_470', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1970]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_470', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1972]  (3.25 ns)

 <State 277>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_472', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1978]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_472', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1980]  (3.25 ns)

 <State 278>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_474', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1986]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_474', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1988]  (3.25 ns)

 <State 279>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_476', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1994]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_476', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1996]  (3.25 ns)

 <State 280>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_478', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2002]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_478', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2004]  (3.25 ns)

 <State 281>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_480', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2010]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_480', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2012]  (3.25 ns)

 <State 282>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_482', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2018]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_482', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2020]  (3.25 ns)

 <State 283>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_484', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2026]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_484', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2028]  (3.25 ns)

 <State 284>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_486', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2034]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_486', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2036]  (3.25 ns)

 <State 285>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_488', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2042]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_488', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2044]  (3.25 ns)

 <State 286>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_490', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2050]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_490', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2052]  (3.25 ns)

 <State 287>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_492', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2058]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_492', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2060]  (3.25 ns)

 <State 288>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_494', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2066]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_494', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2068]  (3.25 ns)

 <State 289>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_496', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2074]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_496', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2076]  (3.25 ns)

 <State 290>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_498', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2082]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_498', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2084]  (3.25 ns)

 <State 291>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_500', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2090]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_500', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2092]  (3.25 ns)

 <State 292>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_502', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2098]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_502', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2100]  (3.25 ns)

 <State 293>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_504', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2106]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_504', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2108]  (3.25 ns)

 <State 294>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_506', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2114]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_506', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2116]  (3.25 ns)

 <State 295>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_508', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2122]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_508', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2124]  (3.25 ns)

 <State 296>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_510', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2130]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_510', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2132]  (3.25 ns)

 <State 297>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_512', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2138]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_512', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2140]  (3.25 ns)

 <State 298>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_514', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2146]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_514', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2148]  (3.25 ns)

 <State 299>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_516', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2154]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_516', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2156]  (3.25 ns)

 <State 300>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_518', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2162]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_518', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2164]  (3.25 ns)

 <State 301>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_520', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2170]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_520', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2172]  (3.25 ns)

 <State 302>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_522', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2178]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_522', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2180]  (3.25 ns)

 <State 303>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_524', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2186]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_524', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2188]  (3.25 ns)

 <State 304>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_526', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2194]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_526', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2196]  (3.25 ns)

 <State 305>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_528', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2202]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_528', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2204]  (3.25 ns)

 <State 306>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_530', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2210]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_530', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2212]  (3.25 ns)

 <State 307>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_532', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2218]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_532', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2220]  (3.25 ns)

 <State 308>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_534', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2226]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_534', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2228]  (3.25 ns)

 <State 309>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_536', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2234]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_536', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2236]  (3.25 ns)

 <State 310>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_538', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2242]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_538', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2244]  (3.25 ns)

 <State 311>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_540', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2250]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_540', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2252]  (3.25 ns)

 <State 312>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_542', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2258]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_542', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2260]  (3.25 ns)

 <State 313>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_544', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2266]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_544', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2268]  (3.25 ns)

 <State 314>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_546', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2274]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_546', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2276]  (3.25 ns)

 <State 315>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_548', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2282]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_548', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2284]  (3.25 ns)

 <State 316>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_550', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2290]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_550', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2292]  (3.25 ns)

 <State 317>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_552', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2298]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_552', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2300]  (3.25 ns)

 <State 318>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_554', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2306]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_554', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2308]  (3.25 ns)

 <State 319>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_556', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2314]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_556', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2316]  (3.25 ns)

 <State 320>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_558', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2322]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_558', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2324]  (3.25 ns)

 <State 321>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_560', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2330]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_560', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2332]  (3.25 ns)

 <State 322>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_562', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2338]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_562', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2340]  (3.25 ns)

 <State 323>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_564', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2346]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_564', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2348]  (3.25 ns)

 <State 324>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_566', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2354]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_566', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2356]  (3.25 ns)

 <State 325>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_568', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2362]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_568', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2364]  (3.25 ns)

 <State 326>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_570', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2370]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_570', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2372]  (3.25 ns)

 <State 327>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_572', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2378]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_572', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2380]  (3.25 ns)

 <State 328>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_574', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2386]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_574', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2388]  (3.25 ns)

 <State 329>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_576', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2394]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_576', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2396]  (3.25 ns)

 <State 330>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_578', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2402]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_578', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2404]  (3.25 ns)

 <State 331>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_580', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2410]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_580', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2412]  (3.25 ns)

 <State 332>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_582', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2418]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_582', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2420]  (3.25 ns)

 <State 333>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_584', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2426]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_584', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2428]  (3.25 ns)

 <State 334>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_586', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2434]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_586', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2436]  (3.25 ns)

 <State 335>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_588', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2442]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_588', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2444]  (3.25 ns)

 <State 336>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_590', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2450]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_590', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2452]  (3.25 ns)

 <State 337>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_592', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2458]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_592', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2460]  (3.25 ns)

 <State 338>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_594', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2466]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_594', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2468]  (3.25 ns)

 <State 339>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_596', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2474]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_596', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2476]  (3.25 ns)

 <State 340>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_598', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2482]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_598', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2484]  (3.25 ns)

 <State 341>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_600', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2490]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_600', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2492]  (3.25 ns)

 <State 342>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_602', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2498]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_602', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2500]  (3.25 ns)

 <State 343>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_604', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2506]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_604', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2508]  (3.25 ns)

 <State 344>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_606', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2514]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_606', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2516]  (3.25 ns)

 <State 345>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_608', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2522]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_608', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2524]  (3.25 ns)

 <State 346>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_610', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2530]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_610', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2532]  (3.25 ns)

 <State 347>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_612', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2538]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_612', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2540]  (3.25 ns)

 <State 348>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_614', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2546]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_614', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2548]  (3.25 ns)

 <State 349>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_616', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2554]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_616', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2556]  (3.25 ns)

 <State 350>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_618', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2562]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_618', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2564]  (3.25 ns)

 <State 351>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_620', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2570]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_620', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2572]  (3.25 ns)

 <State 352>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_622', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2578]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_622', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2580]  (3.25 ns)

 <State 353>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_624', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2586]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_624', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2588]  (3.25 ns)

 <State 354>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_626', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2594]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_626', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2596]  (3.25 ns)

 <State 355>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_628', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2602]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_628', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2604]  (3.25 ns)

 <State 356>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_630', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2610]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_630', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2612]  (3.25 ns)

 <State 357>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_632', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2618]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_632', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2620]  (3.25 ns)

 <State 358>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_634', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2626]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_634', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2628]  (3.25 ns)

 <State 359>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_636', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2634]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_636', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2636]  (3.25 ns)

 <State 360>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_638', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2642]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_638', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2644]  (3.25 ns)

 <State 361>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_640', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2650]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_640', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2652]  (3.25 ns)

 <State 362>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_642', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2658]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_642', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2660]  (3.25 ns)

 <State 363>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_644', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2666]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_644', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2668]  (3.25 ns)

 <State 364>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_646', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2674]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_646', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2676]  (3.25 ns)

 <State 365>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_648', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2682]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_648', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2684]  (3.25 ns)

 <State 366>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_650', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2690]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_650', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2692]  (3.25 ns)

 <State 367>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_652', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2698]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_652', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2700]  (3.25 ns)

 <State 368>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_654', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2706]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_654', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2708]  (3.25 ns)

 <State 369>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_656', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2714]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_656', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2716]  (3.25 ns)

 <State 370>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_658', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2722]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_658', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2724]  (3.25 ns)

 <State 371>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_660', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2730]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_660', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2732]  (3.25 ns)

 <State 372>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_662', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2738]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_662', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2740]  (3.25 ns)

 <State 373>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_664', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2746]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_664', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2748]  (3.25 ns)

 <State 374>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_666', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2754]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_666', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2756]  (3.25 ns)

 <State 375>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_668', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2762]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_668', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2764]  (3.25 ns)

 <State 376>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_670', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2770]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_670', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2772]  (3.25 ns)

 <State 377>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_672', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2778]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_672', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2780]  (3.25 ns)

 <State 378>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_674', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2786]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_674', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2788]  (3.25 ns)

 <State 379>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_676', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2794]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_676', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2796]  (3.25 ns)

 <State 380>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_678', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2802]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_678', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2804]  (3.25 ns)

 <State 381>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_680', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2810]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_680', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2812]  (3.25 ns)

 <State 382>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_682', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2818]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_682', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2820]  (3.25 ns)

 <State 383>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_684', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2826]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_684', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2828]  (3.25 ns)

 <State 384>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_686', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2834]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_686', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2836]  (3.25 ns)

 <State 385>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_688', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2842]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_688', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2844]  (3.25 ns)

 <State 386>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_690', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2850]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_690', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2852]  (3.25 ns)

 <State 387>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_692', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2858]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_692', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2860]  (3.25 ns)

 <State 388>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_694', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2866]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_694', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2868]  (3.25 ns)

 <State 389>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_696', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2874]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_696', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2876]  (3.25 ns)

 <State 390>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_698', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2882]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_698', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2884]  (3.25 ns)

 <State 391>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_700', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2890]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_700', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2892]  (3.25 ns)

 <State 392>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_702', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2898]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_702', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2900]  (3.25 ns)

 <State 393>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_704', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2906]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_704', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2908]  (3.25 ns)

 <State 394>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_706', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2914]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_706', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2916]  (3.25 ns)

 <State 395>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_708', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2922]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_708', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2924]  (3.25 ns)

 <State 396>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_710', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2930]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_710', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2932]  (3.25 ns)

 <State 397>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_712', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2938]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_712', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2940]  (3.25 ns)

 <State 398>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_714', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2946]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_714', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2948]  (3.25 ns)

 <State 399>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_716', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2954]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_716', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2956]  (3.25 ns)

 <State 400>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_718', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2962]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_718', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2964]  (3.25 ns)

 <State 401>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_720', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2970]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_720', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2972]  (3.25 ns)

 <State 402>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_722', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2978]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_722', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2980]  (3.25 ns)

 <State 403>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_724', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2986]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_724', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2988]  (3.25 ns)

 <State 404>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_726', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2994]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_726', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2996]  (3.25 ns)

 <State 405>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_728', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3002]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_728', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3004]  (3.25 ns)

 <State 406>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_730', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3010]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_730', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3012]  (3.25 ns)

 <State 407>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_732', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3018]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_732', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3020]  (3.25 ns)

 <State 408>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_734', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3026]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_734', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3028]  (3.25 ns)

 <State 409>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_736', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3034]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_736', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3036]  (3.25 ns)

 <State 410>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_738', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3042]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_738', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3044]  (3.25 ns)

 <State 411>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_740', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3050]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_740', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3052]  (3.25 ns)

 <State 412>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_742', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3058]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_742', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3060]  (3.25 ns)

 <State 413>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_744', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3066]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_744', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3068]  (3.25 ns)

 <State 414>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_746', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3074]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_746', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3076]  (3.25 ns)

 <State 415>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_748', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3082]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_748', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3084]  (3.25 ns)

 <State 416>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_750', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3090]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_750', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3092]  (3.25 ns)

 <State 417>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_752', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3098]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_752', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3100]  (3.25 ns)

 <State 418>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_754', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3106]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_754', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3108]  (3.25 ns)

 <State 419>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_756', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3114]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_756', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3116]  (3.25 ns)

 <State 420>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_758', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3122]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_758', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3124]  (3.25 ns)

 <State 421>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_760', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3130]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_760', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3132]  (3.25 ns)

 <State 422>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_762', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3138]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_762', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3140]  (3.25 ns)

 <State 423>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_764', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3146]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_764', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3148]  (3.25 ns)

 <State 424>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_766', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3154]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_766', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3156]  (3.25 ns)

 <State 425>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_768', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3162]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_768', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3164]  (3.25 ns)

 <State 426>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_770', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3170]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_770', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3172]  (3.25 ns)

 <State 427>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_772', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3178]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_772', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3180]  (3.25 ns)

 <State 428>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_774', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3186]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_774', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3188]  (3.25 ns)

 <State 429>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_776', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3194]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_776', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3196]  (3.25 ns)

 <State 430>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_778', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3202]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_778', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3204]  (3.25 ns)

 <State 431>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_780', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3210]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_780', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3212]  (3.25 ns)

 <State 432>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_782', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3218]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_782', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3220]  (3.25 ns)

 <State 433>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mnist_AXI_Stream.cpp:139) [3227]  (0 ns)
	'getelementptr' operation ('MemBank_Out_addr_1', mnist_AXI_Stream.cpp:154) [3236]  (0 ns)
	'load' operation ('val', mnist_AXI_Stream.cpp:154) on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3237]  (3.25 ns)

 <State 434>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', mnist_AXI_Stream.cpp:154) on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3237]  (3.25 ns)

 <State 435>: 0ns
The critical path consists of the following:

 <State 436>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
