verilog xil_defaultlib --include "../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc" \
"../../../bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.v" \
"../../../bd/clk_setup/ip/clk_setup_I2S_interconnect_0_0/sim/clk_setup_I2S_interconnect_0_0.v" \
"../../../bd/clk_setup/ip/clk_setup_PWM_output_0_1/sim/clk_setup_PWM_output_0_1.v" \
"../../../bd/clk_setup/ip/clk_setup_PWM_output_0_2/sim/clk_setup_PWM_output_0_2.v" \
"../../../bd/clk_setup/ip/clk_setup_Quantizer_Interconne_0_0/sim/clk_setup_Quantizer_Interconne_0_0.v" \
"../../../bd/clk_setup/sim/clk_setup.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
