xload _0_0std_0_0cells_0_0OR2X1
box 0 0 40 60
label prboundary
box 35 47 36 50
paint polysilicon
box 36 48 36 48
label "_Y" right polysilicon
box 32 47 35 50
paint polysilicon
box 33 48 33 48
label "_Y" right polysilicon
box 35 16 36 19
paint ndiffusion
box 36 17 36 17
label "Y" right ndiffusion
box 35 29 36 32
paint pdiffusion
box 36 30 36 30
label "Y" right pdiffusion
box 31 42 36 47
paint polysilicon
box 32 43 32 43
label "_Y" right polysilicon
box 31 47 32 50
paint polysilicon
box 32 48 32 48
label "_Y" right polysilicon
box 31 50 36 51
paint polysilicon
box 32 51 32 51
label "_Y" right polysilicon
box 32 16 35 19
paint ndiffusion
box 33 17 33 17
label "Y" right ndiffusion
box 32 29 35 32
paint pdiffusion
box 33 30 33 30
label "Y" right pdiffusion
box 29 14 36 16
paint ndiffusion
box 30 15 30 15
label "Y" right ndiffusion
box 29 16 32 19
paint ndiffusion
box 30 17 30 17
label "Y" right ndiffusion
box 29 19 36 20
paint ndiffusion
box 30 20 30 20
label "Y" right ndiffusion
box 26 15 27 18
paint ndiffusion
box 27 16 27 16
label "GND" right ndiffusion
box 29 27 36 29
paint pdiffusion
box 30 28 30 28
label "Y" right pdiffusion
box 29 29 32 32
paint pdiffusion
box 30 30 30 30
label "Y" right pdiffusion
box 29 32 36 35
paint pdiffusion
box 30 33 30 33
label "Y" right pdiffusion
box 26 29 27 32
paint pdiffusion
box 27 30 27 30
label "Vdd" right pdiffusion
box 27 35 29 40
paint polysilicon
box 28 36 28 36
label "_Y" right polysilicon
box 27 40 36 42
paint polysilicon
box 28 41 28 41
label "_Y" right polysilicon
box 27 12 29 14
paint polysilicon
box 28 13 28 13
label "_Y" right polysilicon
box 27 14 29 20
paint ntransistor
box 28 15 28 15
label "_Y" right ntransistor
box 23 15 26 18
paint ndiffusion
box 24 16 24 16
label "GND" right ndiffusion
box 27 20 29 27
paint polysilicon
box 28 21 28 21
label "_Y" right polysilicon
box 27 27 29 35
paint ptransistor
box 28 28 28 28
label "_Y" right ptransistor
box 23 29 26 32
paint pdiffusion
box 24 30 24 30
label "Vdd" right pdiffusion
box 27 47 28 50
paint polysilicon
box 28 48 28 48
label "B" right polysilicon
box 22 14 27 15
paint ndiffusion
box 23 15 23 15
label "GND" right ndiffusion
box 22 15 23 18
paint ndiffusion
box 23 16 23 16
label "GND" right ndiffusion
box 22 18 27 20
paint ndiffusion
box 23 19 23 19
label "GND" right ndiffusion
box 19 16 20 19
paint ndiffusion
box 20 17 20 17
label "_Y" right ndiffusion
box 22 27 27 29
paint pdiffusion
box 23 28 23 28
label "Vdd" right pdiffusion
box 22 29 23 32
paint pdiffusion
box 23 30 23 30
label "Vdd" right pdiffusion
box 22 32 27 35
paint pdiffusion
box 23 33 23 33
label "Vdd" right pdiffusion
box 22 35 26 42
paint pdiffusion
box 23 36 23 36
label "Vdd" right pdiffusion
box 24 47 27 50
paint polysilicon
box 25 48 25 48
label "B" right polysilicon
box 20 12 22 14
paint polysilicon
box 21 13 21 13
label "B" right polysilicon
box 20 14 22 20
paint ntransistor
box 21 15 21 15
label "B" right ntransistor
box 16 16 19 19
paint ndiffusion
box 17 17 17 17
label "_Y" right ndiffusion
box 20 20 22 27
paint polysilicon
box 21 21 21 21
label "B" right polysilicon
box 20 27 22 42
paint ptransistor
box 21 28 21 28
label "B" right ptransistor
box 20 42 22 46
paint polysilicon
box 21 43 21 43
label "B" right polysilicon
box 20 46 28 47
paint polysilicon
box 21 47 21 47
label "B" right polysilicon
box 20 47 24 50
paint polysilicon
box 21 48 21 48
label "B" right polysilicon
box 20 50 28 51
paint polysilicon
box 21 51 21 51
label "B" right polysilicon
box 15 14 20 16
paint ndiffusion
box 16 15 16 15
label "_Y" right ndiffusion
box 15 16 16 19
paint ndiffusion
box 16 17 16 17
label "_Y" right ndiffusion
box 15 19 20 20
paint ndiffusion
box 16 20 16 20
label "_Y" right ndiffusion
box 12 15 13 18
paint ndiffusion
box 13 16 13 16
label "GND" right ndiffusion
box 15 27 20 42
paint pdiffusion
box 12 31 13 36
paint pdiffusion
box 13 32 13 32
label "_Y" right pdiffusion
box 12 47 15 50
paint polysilicon
box 13 48 13 48
label "A" right polysilicon
box 13 12 15 14
paint polysilicon
box 14 13 14 13
label "A" right polysilicon
box 13 14 15 20
paint ntransistor
box 14 15 14 15
label "A" right ntransistor
box 9 15 12 18
paint ndiffusion
box 10 16 10 16
label "GND" right ndiffusion
box 13 20 15 27
paint polysilicon
box 14 21 14 21
label "A" right polysilicon
box 13 27 15 42
paint ptransistor
box 14 28 14 28
label "A" right ptransistor
box 9 31 12 36
paint pdiffusion
box 10 32 10 32
label "_Y" right pdiffusion
box 13 42 15 46
paint polysilicon
box 14 43 14 43
label "A" right polysilicon
box 9 47 12 50
paint polysilicon
box 10 48 10 48
label "A" right polysilicon
box 8 14 13 15
paint ndiffusion
box 9 15 9 15
label "GND" right ndiffusion
box 8 15 9 18
paint ndiffusion
box 9 16 9 16
label "GND" right ndiffusion
box 8 18 13 20
paint ndiffusion
box 9 19 9 19
label "GND" right ndiffusion
box 8 27 13 31
paint pdiffusion
box 9 28 9 28
label "_Y" right pdiffusion
box 8 31 9 36
paint pdiffusion
box 9 32 9 32
label "_Y" right pdiffusion
box 8 36 13 42
paint pdiffusion
box 9 37 9 37
label "_Y" right pdiffusion
box 8 46 15 47
paint polysilicon
box 9 47 9 47
label "A" right polysilicon
box 8 47 9 50
paint polysilicon
box 9 48 9 48
label "A" right polysilicon
box 8 50 15 51
paint polysilicon
box 9 51 9 51
label "A" right polysilicon
box 32 47 35 50
paint pc
box 33 48 33 48
label "_Y" right pc
box 32 16 35 19
paint ndc
box 33 17 33 17
label "Y" right ndc
box 32 29 35 32
paint pdc
box 33 30 33 30
label "Y" right pdc
box 24 47 27 50
paint pc
box 25 48 25 48
label "B" right pc
box 23 29 26 32
paint pdc
box 24 30 24 30
label "Vdd" right pdc
box 23 15 26 18
paint ndc
box 24 16 24 16
label "GND" right ndc
box 16 16 19 19
paint ndc
box 17 17 17 17
label "_Y" right ndc
box 9 15 12 18
paint ndc
box 10 16 10 16
label "GND" right ndc
box 9 31 12 36
paint pdc
box 10 32 10 32
label "_Y" right pdc
box 9 47 12 50
paint pc
box 10 48 10 48
label "A" right pc
box 35 16 36 19
paint m1
box 36 17 36 17
label "Y" right m1
port class output
port make
box 35 29 36 32
paint m1
box 36 30 36 30
label "Y" right m1
port class output
port make
box 35 47 36 50
paint m1
box 36 48 36 48
label "_Y" right m1
box 32 16 35 19
paint m1
box 33 17 33 17
label "Y" right m1
port class output
port make
box 32 19 36 29
paint m1
box 33 20 33 20
label "Y" right m1
port class output
port make
box 32 29 35 32
paint m1
box 33 30 33 30
label "Y" right m1
port class output
port make
box 32 32 36 33
paint m1
box 33 33 33 33
label "Y" right m1
port class output
port make
box 32 47 35 50
paint m1
box 33 48 33 48
label "_Y" right m1
box 31 47 32 50
paint m1
box 32 48 32 48
label "_Y" right m1
box 23 18 27 19
paint m1
box 24 19 24 19
label "GND" right m1
box 26 15 27 18
paint m1
box 27 16 27 16
label "GND" right m1
box 35 38 36 41
paint m1
box 36 39 36 39
label "_Y" right m1
box 27 47 28 50
paint m1
box 28 48 28 48
label "B" right m1
port class input
port make
box 31 50 36 51
paint m1
box 32 51 32 51
label "_Y" right m1
box 23 15 26 18
paint m1
box 24 16 24 16
label "GND" right m1
box 32 38 35 41
paint m1
box 33 39 33 39
label "_Y" right m1
box 24 47 27 50
paint m1
box 25 48 25 48
label "B" right m1
port class input
port make
box 24 51 28 56
paint m1
box 25 52 25 52
label "B" right m1
port class input
port make
box 19 16 20 19
paint m1
box 20 17 20 17
label "_Y" right m1
box 26 29 27 32
paint m1
box 27 30 27 30
label "Vdd" right m1
box 31 37 36 38
paint m1
box 32 38 32 38
label "_Y" right m1
box 31 38 32 41
paint m1
box 32 39 32 39
label "_Y" right m1
box 31 41 36 47
paint m1
box 32 42 32 42
label "_Y" right m1
box 23 46 28 47
paint m1
box 24 47 24 47
label "B" right m1
port class input
port make
box 23 47 24 50
paint m1
box 24 48 24 48
label "B" right m1
port class input
port make
box 23 50 28 51
paint m1
box 24 51 24 51
label "B" right m1
port class input
port make
box 16 15 20 16
paint m1
box 17 16 17 16
label "_Y" right m1
box 16 16 19 19
paint m1
box 17 17 17 17
label "_Y" right m1
box 16 19 20 22
paint m1
box 17 20 17 20
label "_Y" right m1
box 23 29 26 32
paint m1
box 24 30 24 30
label "Vdd" right m1
box 32 4 36 16
paint m1
box 33 5 33 5
label "Y" right m1
port class output
port make
box 23 8 27 15
paint m1
box 24 9 24 9
label "GND" right m1
box 22 28 27 29
paint m1
box 23 29 23 29
label "Vdd" right m1
box 16 29 23 32
paint m1
box 17 30 17 30
label "Vdd" right m1
box 16 32 27 33
paint m1
box 17 33 17 33
label "Vdd" right m1
box 16 33 20 56
paint m1
box 17 34 17 34
label "Vdd" right m1
box 12 38 13 41
paint m1
box 13 39 13 39
label "_Y" right m1
box 12 47 13 50
paint m1
box 13 48 13 48
label "A" right m1
port class input
port make
box 9 15 12 18
paint m1
box 10 16 10 16
label "GND" right m1
box 9 31 12 36
paint m1
box 10 32 10 32
label "_Y" right m1
box 9 38 12 41
paint m1
box 10 39 10 39
label "_Y" right m1
box 9 47 12 50
paint m1
box 10 48 10 48
label "A" right m1
port class input
port make
box 8 4 27 8
paint m1
box 9 5 9 5
label "GND" right m1
box 8 8 12 15
paint m1
box 9 9 9 9
label "GND" right m1
box 8 15 9 18
paint m1
box 9 16 9 16
label "GND" right m1
box 8 18 12 19
paint m1
box 9 19 9 19
label "GND" right m1
box 8 22 20 25
paint m1
box 9 23 9 23
label "_Y" right m1
box 8 25 12 31
paint m1
box 9 26 9 26
label "_Y" right m1
box 8 31 9 36
paint m1
box 9 32 9 32
label "_Y" right m1
box 8 36 12 37
paint m1
box 9 37 9 37
label "_Y" right m1
box 8 37 13 38
paint m1
box 9 38 9 38
label "_Y" right m1
box 8 38 9 41
paint m1
box 9 39 9 39
label "_Y" right m1
box 8 41 13 42
paint m1
box 9 42 9 42
label "_Y" right m1
box 8 46 13 47
paint m1
box 9 47 9 47
label "A" right m1
port class input
port make
box 8 47 9 50
paint m1
box 9 48 9 48
label "A" right m1
port class input
port make
box 8 50 13 51
paint m1
box 9 51 9 51
label "A" right m1
port class input
port make
box 8 51 12 56
paint m1
box 9 52 9 52
label "A" right m1
port class input
port make
box 32 38 35 41
paint mcon
box 33 39 33 39
label "_Y" right mcon
box 9 38 12 41
paint mcon
box 10 39 10 39
label "_Y" right mcon
box 35 38 36 41
paint m2
box 36 39 36 39
label "_Y" right m2
box 32 38 35 41
paint m2
box 33 39 33 39
label "_Y" right m2
box 12 38 32 41
paint m2
box 13 39 13 39
label "_Y" right m2
box 9 38 12 41
paint m2
box 10 39 10 39
label "_Y" right m2
box 8 37 36 38
paint m2
box 9 38 9 38
label "_Y" right m2
box 8 38 9 41
paint m2
box 9 39 9 39
label "_Y" right m2
box 8 41 36 42
paint m2
box 9 42 9 42
label "_Y" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
