ARM GAS  /tmp/ccNcnp5C.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccNcnp5C.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 70 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccNcnp5C.s 			page 3


  46              		.loc 1 70 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 71 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 71 3 view .LVU8
  53              		.loc 1 71 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 71 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 71 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  65              		.loc 1 77 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 77 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 77 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 77 3 view .LVU16
  75 0030 43F08063 		orr	r3, r3, #67108864
  76              	.LVL2:
  77              		.loc 1 77 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 82 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
ARM GAS  /tmp/ccNcnp5C.s 			page 4


  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_ADC_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_ADC_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 91 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 91 1 is_stmt 0 view .LVU21
 109 0000 00B5     		push	{lr}
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 0002 87B0     		sub	sp, sp, #28
 113              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 92 3 is_stmt 1 view .LVU22
 115              		.loc 1 92 20 is_stmt 0 view .LVU23
 116 0004 0023     		movs	r3, #0
 117 0006 0293     		str	r3, [sp, #8]
 118 0008 0393     		str	r3, [sp, #12]
 119 000a 0493     		str	r3, [sp, #16]
 120 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 121              		.loc 1 93 3 is_stmt 1 view .LVU24
 122              		.loc 1 93 10 is_stmt 0 view .LVU25
 123 000e 0268     		ldr	r2, [r0]
 124              		.loc 1 93 5 view .LVU26
 125 0010 114B     		ldr	r3, .L9
 126 0012 9A42     		cmp	r2, r3
 127 0014 02D0     		beq	.L8
 128              	.LVL4:
 129              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccNcnp5C.s 			page 5


 103:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 130              		.loc 1 117 1 view .LVU27
 131 0016 07B0     		add	sp, sp, #28
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 4
 134              		@ sp needed
 135 0018 5DF804FB 		ldr	pc, [sp], #4
 136              	.LVL5:
 137              	.L8:
 138              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 139              		.loc 1 99 5 is_stmt 1 view .LVU28
 140              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 141              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 99 5 view .LVU30
 143 001c 03F56C43 		add	r3, r3, #60416
 144 0020 9A69     		ldr	r2, [r3, #24]
 145 0022 42F40072 		orr	r2, r2, #512
 146 0026 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 99 5 view .LVU31
 148 0028 9A69     		ldr	r2, [r3, #24]
 149 002a 02F40072 		and	r2, r2, #512
 150 002e 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 99 5 view .LVU32
 152 0030 009A     		ldr	r2, [sp]
 153              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 101 5 view .LVU34
 156              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 101 5 view .LVU36
 159 0032 9A69     		ldr	r2, [r3, #24]
 160 0034 42F00402 		orr	r2, r2, #4
 161 0038 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccNcnp5C.s 			page 6


 162              		.loc 1 101 5 view .LVU37
 163 003a 9B69     		ldr	r3, [r3, #24]
 164 003c 03F00403 		and	r3, r3, #4
 165 0040 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 101 5 view .LVU38
 167 0042 019B     		ldr	r3, [sp, #4]
 168              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 101 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 171              		.loc 1 107 25 is_stmt 0 view .LVU41
 172 0044 3423     		movs	r3, #52
 173 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 108 26 is_stmt 0 view .LVU43
 176 0048 0323     		movs	r3, #3
 177 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 178              		.loc 1 109 5 is_stmt 1 view .LVU44
 179 004c 02A9     		add	r1, sp, #8
 180 004e 0348     		ldr	r0, .L9+4
 181              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 182              		.loc 1 109 5 is_stmt 0 view .LVU45
 183 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL7:
 185              		.loc 1 117 1 view .LVU46
 186 0054 DFE7     		b	.L5
 187              	.L10:
 188 0056 00BF     		.align	2
 189              	.L9:
 190 0058 00240140 		.word	1073816576
 191 005c 00080140 		.word	1073809408
 192              		.cfi_endproc
 193              	.LFE66:
 195              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_ADC_MspDeInit
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 202              	HAL_ADC_MspDeInit:
 203              	.LVL8:
 204              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c ****   */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
ARM GAS  /tmp/ccNcnp5C.s 			page 7


 126:Core/Src/stm32f1xx_hal_msp.c **** {
 205              		.loc 1 126 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		.loc 1 126 1 is_stmt 0 view .LVU48
 210 0000 08B5     		push	{r3, lr}
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 214              		.loc 1 127 3 is_stmt 1 view .LVU49
 215              		.loc 1 127 10 is_stmt 0 view .LVU50
 216 0002 0268     		ldr	r2, [r0]
 217              		.loc 1 127 5 view .LVU51
 218 0004 064B     		ldr	r3, .L15
 219 0006 9A42     		cmp	r2, r3
 220 0008 00D0     		beq	.L14
 221              	.LVL9:
 222              	.L11:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 139:Core/Src/stm32f1xx_hal_msp.c ****     */
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5);
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 223              		.loc 1 147 1 view .LVU52
 224 000a 08BD     		pop	{r3, pc}
 225              	.LVL10:
 226              	.L14:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 227              		.loc 1 133 5 is_stmt 1 view .LVU53
 228 000c 054A     		ldr	r2, .L15+4
 229 000e 9369     		ldr	r3, [r2, #24]
 230 0010 23F40073 		bic	r3, r3, #512
 231 0014 9361     		str	r3, [r2, #24]
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 232              		.loc 1 140 5 view .LVU54
 233 0016 3421     		movs	r1, #52
 234 0018 0348     		ldr	r0, .L15+8
 235              	.LVL11:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 236              		.loc 1 140 5 is_stmt 0 view .LVU55
ARM GAS  /tmp/ccNcnp5C.s 			page 8


 237 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 238              	.LVL12:
 239              		.loc 1 147 1 view .LVU56
 240 001e F4E7     		b	.L11
 241              	.L16:
 242              		.align	2
 243              	.L15:
 244 0020 00240140 		.word	1073816576
 245 0024 00100240 		.word	1073876992
 246 0028 00080140 		.word	1073809408
 247              		.cfi_endproc
 248              	.LFE67:
 250              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_CAN_MspInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	HAL_CAN_MspInit:
 258              	.LVL13:
 259              	.LFB68:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c ****   * @brief CAN MSP Initialization
 151:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c ****   * @param hcan: CAN handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c ****   */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 260              		.loc 1 156 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 24
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 156 1 is_stmt 0 view .LVU58
 265 0000 30B5     		push	{r4, r5, lr}
 266              		.cfi_def_cfa_offset 12
 267              		.cfi_offset 4, -12
 268              		.cfi_offset 5, -8
 269              		.cfi_offset 14, -4
 270 0002 87B0     		sub	sp, sp, #28
 271              		.cfi_def_cfa_offset 40
 157:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 272              		.loc 1 157 3 is_stmt 1 view .LVU59
 273              		.loc 1 157 20 is_stmt 0 view .LVU60
 274 0004 0023     		movs	r3, #0
 275 0006 0293     		str	r3, [sp, #8]
 276 0008 0393     		str	r3, [sp, #12]
 277 000a 0493     		str	r3, [sp, #16]
 278 000c 0593     		str	r3, [sp, #20]
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 279              		.loc 1 158 3 is_stmt 1 view .LVU61
 280              		.loc 1 158 10 is_stmt 0 view .LVU62
 281 000e 0268     		ldr	r2, [r0]
 282              		.loc 1 158 5 view .LVU63
 283 0010 184B     		ldr	r3, .L21
 284 0012 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccNcnp5C.s 			page 9


 285 0014 01D0     		beq	.L20
 286              	.LVL14:
 287              	.L17:
 159:Core/Src/stm32f1xx_hal_msp.c ****   {
 160:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 0 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspInit 0 */
 163:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PD0     ------> CAN_RX
 169:Core/Src/stm32f1xx_hal_msp.c ****     PD1     ------> CAN_TX
 170:Core/Src/stm32f1xx_hal_msp.c ****     */
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_CAN1_3();
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 1 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspInit 1 */
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c ****   }
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c **** }
 288              		.loc 1 189 1 view .LVU64
 289 0016 07B0     		add	sp, sp, #28
 290              		.cfi_remember_state
 291              		.cfi_def_cfa_offset 12
 292              		@ sp needed
 293 0018 30BD     		pop	{r4, r5, pc}
 294              	.LVL15:
 295              	.L20:
 296              		.cfi_restore_state
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 297              		.loc 1 164 5 is_stmt 1 view .LVU65
 298              	.LBB7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 299              		.loc 1 164 5 view .LVU66
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 300              		.loc 1 164 5 view .LVU67
 301 001a 03F5D633 		add	r3, r3, #109568
 302 001e DA69     		ldr	r2, [r3, #28]
 303 0020 42F00072 		orr	r2, r2, #33554432
 304 0024 DA61     		str	r2, [r3, #28]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 305              		.loc 1 164 5 view .LVU68
 306 0026 DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/ccNcnp5C.s 			page 10


 307 0028 02F00072 		and	r2, r2, #33554432
 308 002c 0092     		str	r2, [sp]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 309              		.loc 1 164 5 view .LVU69
 310 002e 009A     		ldr	r2, [sp]
 311              	.LBE7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 312              		.loc 1 164 5 view .LVU70
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 313              		.loc 1 166 5 view .LVU71
 314              	.LBB8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 315              		.loc 1 166 5 view .LVU72
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 316              		.loc 1 166 5 view .LVU73
 317 0030 9A69     		ldr	r2, [r3, #24]
 318 0032 42F02002 		orr	r2, r2, #32
 319 0036 9A61     		str	r2, [r3, #24]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 320              		.loc 1 166 5 view .LVU74
 321 0038 9B69     		ldr	r3, [r3, #24]
 322 003a 03F02003 		and	r3, r3, #32
 323 003e 0193     		str	r3, [sp, #4]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 324              		.loc 1 166 5 view .LVU75
 325 0040 019B     		ldr	r3, [sp, #4]
 326              	.LBE8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 327              		.loc 1 166 5 view .LVU76
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 328              		.loc 1 171 5 view .LVU77
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 329              		.loc 1 171 25 is_stmt 0 view .LVU78
 330 0042 0123     		movs	r3, #1
 331 0044 0293     		str	r3, [sp, #8]
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 172 5 is_stmt 1 view .LVU79
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 333              		.loc 1 173 5 view .LVU80
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 334              		.loc 1 174 5 view .LVU81
 335 0046 02AD     		add	r5, sp, #8
 336 0048 0B4C     		ldr	r4, .L21+4
 337 004a 2946     		mov	r1, r5
 338 004c 2046     		mov	r0, r4
 339              	.LVL16:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 340              		.loc 1 174 5 is_stmt 0 view .LVU82
 341 004e FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL17:
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343              		.loc 1 176 5 is_stmt 1 view .LVU83
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344              		.loc 1 176 25 is_stmt 0 view .LVU84
 345 0052 0223     		movs	r3, #2
 346 0054 0293     		str	r3, [sp, #8]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccNcnp5C.s 			page 11


 347              		.loc 1 177 5 is_stmt 1 view .LVU85
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 348              		.loc 1 177 26 is_stmt 0 view .LVU86
 349 0056 0393     		str	r3, [sp, #12]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 350              		.loc 1 178 5 is_stmt 1 view .LVU87
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 351              		.loc 1 178 27 is_stmt 0 view .LVU88
 352 0058 0323     		movs	r3, #3
 353 005a 0593     		str	r3, [sp, #20]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 354              		.loc 1 179 5 is_stmt 1 view .LVU89
 355 005c 2946     		mov	r1, r5
 356 005e 2046     		mov	r0, r4
 357 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL18:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 359              		.loc 1 181 5 view .LVU90
 360              	.LBB9:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 361              		.loc 1 181 5 view .LVU91
 362 0064 054A     		ldr	r2, .L21+8
 363 0066 5368     		ldr	r3, [r2, #4]
 364              	.LVL19:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 365              		.loc 1 181 5 view .LVU92
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 366              		.loc 1 181 5 view .LVU93
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 367              		.loc 1 181 5 view .LVU94
 368 0068 43F0E063 		orr	r3, r3, #117440512
 369              	.LVL20:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 370              		.loc 1 181 5 is_stmt 0 view .LVU95
 371 006c 43F4C043 		orr	r3, r3, #24576
 372              	.LVL21:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 373              		.loc 1 181 5 is_stmt 1 view .LVU96
 374 0070 5360     		str	r3, [r2, #4]
 375              	.LBE9:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 376              		.loc 1 181 5 discriminator 1 view .LVU97
 377              		.loc 1 189 1 is_stmt 0 view .LVU98
 378 0072 D0E7     		b	.L17
 379              	.L22:
 380              		.align	2
 381              	.L21:
 382 0074 00640040 		.word	1073767424
 383 0078 00140140 		.word	1073812480
 384 007c 00000140 		.word	1073807360
 385              		.cfi_endproc
 386              	.LFE68:
 388              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 389              		.align	1
 390              		.global	HAL_CAN_MspDeInit
 391              		.syntax unified
 392              		.thumb
ARM GAS  /tmp/ccNcnp5C.s 			page 12


 393              		.thumb_func
 395              	HAL_CAN_MspDeInit:
 396              	.LVL22:
 397              	.LFB69:
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c **** /**
 192:Core/Src/stm32f1xx_hal_msp.c ****   * @brief CAN MSP De-Initialization
 193:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 194:Core/Src/stm32f1xx_hal_msp.c ****   * @param hcan: CAN handle pointer
 195:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 196:Core/Src/stm32f1xx_hal_msp.c ****   */
 197:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 198:Core/Src/stm32f1xx_hal_msp.c **** {
 398              		.loc 1 198 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		.loc 1 198 1 is_stmt 0 view .LVU100
 403 0000 08B5     		push	{r3, lr}
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 3, -8
 406              		.cfi_offset 14, -4
 199:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 407              		.loc 1 199 3 is_stmt 1 view .LVU101
 408              		.loc 1 199 10 is_stmt 0 view .LVU102
 409 0002 0268     		ldr	r2, [r0]
 410              		.loc 1 199 5 view .LVU103
 411 0004 064B     		ldr	r3, .L27
 412 0006 9A42     		cmp	r2, r3
 413 0008 00D0     		beq	.L26
 414              	.LVL23:
 415              	.L23:
 200:Core/Src/stm32f1xx_hal_msp.c ****   {
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 0 */
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspDeInit 0 */
 204:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 205:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 208:Core/Src/stm32f1xx_hal_msp.c ****     PD0     ------> CAN_RX
 209:Core/Src/stm32f1xx_hal_msp.c ****     PD1     ------> CAN_TX
 210:Core/Src/stm32f1xx_hal_msp.c ****     */
 211:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 213:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 1 */
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspDeInit 1 */
 216:Core/Src/stm32f1xx_hal_msp.c ****   }
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c **** }
 416              		.loc 1 218 1 view .LVU104
 417 000a 08BD     		pop	{r3, pc}
 418              	.LVL24:
 419              	.L26:
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 420              		.loc 1 205 5 is_stmt 1 view .LVU105
ARM GAS  /tmp/ccNcnp5C.s 			page 13


 421 000c 054A     		ldr	r2, .L27+4
 422 000e D369     		ldr	r3, [r2, #28]
 423 0010 23F00073 		bic	r3, r3, #33554432
 424 0014 D361     		str	r3, [r2, #28]
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 425              		.loc 1 211 5 view .LVU106
 426 0016 0321     		movs	r1, #3
 427 0018 0348     		ldr	r0, .L27+8
 428              	.LVL25:
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 429              		.loc 1 211 5 is_stmt 0 view .LVU107
 430 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 431              	.LVL26:
 432              		.loc 1 218 1 view .LVU108
 433 001e F4E7     		b	.L23
 434              	.L28:
 435              		.align	2
 436              	.L27:
 437 0020 00640040 		.word	1073767424
 438 0024 00100240 		.word	1073876992
 439 0028 00140140 		.word	1073812480
 440              		.cfi_endproc
 441              	.LFE69:
 443              		.text
 444              	.Letext0:
 445              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 446              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 447              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 448              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 449              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 450              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 451              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 452              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 453              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
ARM GAS  /tmp/ccNcnp5C.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccNcnp5C.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccNcnp5C.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccNcnp5C.s:89     .text.HAL_MspInit:0000003c $d
     /tmp/ccNcnp5C.s:95     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccNcnp5C.s:101    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccNcnp5C.s:190    .text.HAL_ADC_MspInit:00000058 $d
     /tmp/ccNcnp5C.s:196    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccNcnp5C.s:202    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccNcnp5C.s:244    .text.HAL_ADC_MspDeInit:00000020 $d
     /tmp/ccNcnp5C.s:251    .text.HAL_CAN_MspInit:00000000 $t
     /tmp/ccNcnp5C.s:257    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/ccNcnp5C.s:382    .text.HAL_CAN_MspInit:00000074 $d
     /tmp/ccNcnp5C.s:389    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/ccNcnp5C.s:395    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/ccNcnp5C.s:437    .text.HAL_CAN_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
