module wideexpr_00149(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = s6;
  assign y2 = (((ctrl[0]?(ctrl[6]?$signed(s0):(s3)<(s7)):(ctrl[0]?(s3)==(4'sb0011):$unsigned(s2))))>=(~|(u5)))<<<(s6);
  assign y3 = $signed(((6'sb011000)<<(((-(6'sb001001))>>((2'b00)>>>(u5)))<<($signed({4{6'sb111001}}))))>>>(+((ctrl[7]?s7:-(6'sb110100)))));
  assign y4 = 2'sb10;
  assign y5 = (ctrl[2]?(ctrl[4]?+(($signed((6'b010100)^~(3'b011)))<<<(((u5)^(u6))|((ctrl[0]?2'b01:2'sb01)))):$signed((s2)<<<(+((4'b0000)>>(s7))))):+(+((((6'sb100001)<<(4'b0001))^((ctrl[6]?s7:s4)))>>($signed((s1)<<(s6))))));
  assign y6 = 2'sb11;
  assign y7 = (+((ctrl[2]?s4:-(1'sb0))))&(s0);
endmodule
