<stg><name>backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:1 %biases_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %biases_val

]]></Node>
<StgValue><ssdm name="biases_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln55 = store i7 0, i7 %i_37

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_267_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_267_2:0 %i = load i7 %i_37

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_267_2:1 %icmp_ln266 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_267_2:2 %i_34 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_267_2:3 %br_ln266 = br i1 %icmp_ln266, void %VITIS_LOOP_267_2.split, void %for.inc.i16.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_267_2.split:0 %zext_ln266 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_267_2.split:4 %trunc_ln56 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_267_2.split:5 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:6 %mid_0_addr = getelementptr i64 %mid_0, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="mid_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_267_2.split:7 %mid_0_load = load i6 %mid_0_addr

]]></Node>
<StgValue><ssdm name="mid_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4096" op_0_bw="12">
<![CDATA[
VITIS_LOOP_267_2.split:8 %zext_ln268 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
VITIS_LOOP_267_2.split:9 %lshr_ln268 = lshr i4096 %biases_val_read, i4096 %zext_ln268

]]></Node>
<StgValue><ssdm name="lshr_ln268"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4096">
<![CDATA[
VITIS_LOOP_267_2.split:10 %trunc_ln268 = trunc i4096 %lshr_ln268

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_267_2.split:15 %store_ln55 = store i7 %i_34, i7 %i_37

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_267_2.split:7 %mid_0_load = load i6 %mid_0_addr

]]></Node>
<StgValue><ssdm name="mid_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:11 %bitcast_ln268 = bitcast i64 %trunc_ln268

]]></Node>
<StgValue><ssdm name="bitcast_ln268"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:12 %add = dadd i64 %mid_0_load, i64 %bitcast_ln268

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="31" st_id="4" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:12 %add = dadd i64 %mid_0_load, i64 %bitcast_ln268

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="32" st_id="5" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:12 %add = dadd i64 %mid_0_load, i64 %bitcast_ln268

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="33" st_id="6" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:12 %add = dadd i64 %mid_0_load, i64 %bitcast_ln268

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="34" st_id="7" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:12 %add = dadd i64 %mid_0_load, i64 %bitcast_ln268

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.inc.i16.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_267_2.split:1 %specpipeline_ln266 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln266"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:2 %speclooptripcount_ln266 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln266"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_267_2.split:3 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_267_2.split:13 %net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="net_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
VITIS_LOOP_267_2.split:14 %store_ln268 = store i64 %add, i6 %net_0_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_267_2.split:16 %br_ln266 = br void %VITIS_LOOP_267_2

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
