Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 25 07:42:33 2023
| Host         : DESKTOP-RAOGKPH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (15)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (5)

1. checking no_clock (116)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TXOUT (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: transmitter/clk_bits_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: transmitter/clk_bits_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: transmitter/clk_bits_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: transmitter/clk_bits_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: transmitter/clk_bits_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: transmitter/data_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (5)
----------------------------
 There are 5 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.649        0.000                      0                  175        0.265        0.000                      0                  175        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.649        0.000                      0                  175        0.265        0.000                      0                  175        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.713ns (35.368%)  route 3.130ns (64.632%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.019    10.022    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.877    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[0]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    14.671    reciever/baud_en0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.713ns (35.368%)  route 3.130ns (64.632%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.019    10.022    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.877    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[1]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    14.671    reciever/baud_en0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.713ns (35.368%)  route 3.130ns (64.632%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.019    10.022    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.877    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[2]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    14.671    reciever/baud_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.713ns (35.368%)  route 3.130ns (64.632%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.019    10.022    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.877    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429    14.671    reciever/baud_en0/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.713ns (35.729%)  route 3.081ns (64.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.970     9.973    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.506    14.878    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[4]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    14.672    reciever/baud_en0/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.713ns (35.729%)  route 3.081ns (64.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.970     9.973    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.506    14.878    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[5]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    14.672    reciever/baud_en0/sig_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.713ns (35.729%)  route 3.081ns (64.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.970     9.973    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.506    14.878    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[6]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    14.672    reciever/baud_en0/sig_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.713ns (35.729%)  route 3.081ns (64.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.970     9.973    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.506    14.878    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[7]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    14.672    reciever/baud_en0/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.713ns (36.499%)  route 2.980ns (63.501%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.869     9.872    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.508    14.880    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[10]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.674    reciever/baud_en0/sig_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 reciever/baud_en0/baud_gen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.713ns (36.499%)  route 2.980ns (63.501%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.627     5.179    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  reciever/baud_en0/baud_gen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  reciever/baud_en0/baud_gen_reg[1]/Q
                         net (fo=2, routed)           0.974     6.572    reciever/baud_en0/baud_gen_reg_n_0_[1]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.296     6.868 r  reciever/baud_en0/sig_cnt0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.868    reciever/baud_en0/sig_cnt0_carry_i_8_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  reciever/baud_en0/sig_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.400    reciever/baud_en0/sig_cnt0_carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  reciever/baud_en0/sig_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    reciever/baud_en0/sig_cnt0_carry__0_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  reciever/baud_en0/sig_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.628    reciever/baud_en0/sig_cnt0_carry__1_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  reciever/baud_en0/sig_cnt0_carry__2/CO[3]
                         net (fo=2, routed)           1.138     8.880    reciever/baud_en0/sig_cnt0_carry__2_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.004 r  reciever/baud_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.869     9.872    reciever/baud_en0/sig_cnt[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.508    14.880    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[11]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.674    reciever/baud_en0/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  reciever/cnt_clk_bit_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  reciever/cnt_clk_bit_reg[22]/Q
                         net (fo=2, routed)           0.125     1.796    reciever/cnt_clk_bit_reg[22]
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  reciever/cnt_clk_bit_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    reciever/cnt_clk_bit_reg[20]_i_1_n_5
    SLICE_X2Y34          FDRE                                         r  reciever/cnt_clk_bit_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.020    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  reciever/cnt_clk_bit_reg[22]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.134     1.640    reciever/cnt_clk_bit_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  reciever/cnt_clk_bit_reg[26]/Q
                         net (fo=2, routed)           0.125     1.796    reciever/cnt_clk_bit_reg[26]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  reciever/cnt_clk_bit_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    reciever/cnt_clk_bit_reg[24]_i_1_n_5
    SLICE_X2Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  reciever/cnt_clk_bit_reg[26]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.134     1.640    reciever/cnt_clk_bit_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.589     1.502    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  reciever/cnt_clk_bit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  reciever/cnt_clk_bit_reg[6]/Q
                         net (fo=2, routed)           0.126     1.792    reciever/cnt_clk_bit_reg[6]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  reciever/cnt_clk_bit_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    reciever/cnt_clk_bit_reg[4]_i_1_n_5
    SLICE_X2Y30          FDRE                                         r  reciever/cnt_clk_bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     2.016    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  reciever/cnt_clk_bit_reg[6]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.636    reciever/cnt_clk_bit_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.503    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  reciever/cnt_clk_bit_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  reciever/cnt_clk_bit_reg[10]/Q
                         net (fo=2, routed)           0.127     1.794    reciever/cnt_clk_bit_reg[10]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  reciever/cnt_clk_bit_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    reciever/cnt_clk_bit_reg[8]_i_1_n_5
    SLICE_X2Y31          FDRE                                         r  reciever/cnt_clk_bit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     2.017    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  reciever/cnt_clk_bit_reg[10]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.134     1.637    reciever/cnt_clk_bit_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.591     1.504    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  reciever/cnt_clk_bit_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  reciever/cnt_clk_bit_reg[14]/Q
                         net (fo=2, routed)           0.127     1.795    reciever/cnt_clk_bit_reg[14]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  reciever/cnt_clk_bit_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    reciever/cnt_clk_bit_reg[12]_i_1_n_5
    SLICE_X2Y32          FDRE                                         r  reciever/cnt_clk_bit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.860     2.018    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  reciever/cnt_clk_bit_reg[14]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.134     1.638    reciever/cnt_clk_bit_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.506    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  reciever/cnt_clk_bit_reg[30]/Q
                         net (fo=2, routed)           0.129     1.799    reciever/cnt_clk_bit_reg[30]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  reciever/cnt_clk_bit_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    reciever/cnt_clk_bit_reg[28]_i_1_n_5
    SLICE_X2Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.021    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  reciever/cnt_clk_bit_reg[30]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.134     1.640    reciever/cnt_clk_bit_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reciever/data_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/data_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.590     1.503    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  reciever/data_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  reciever/data_busy_reg/Q
                         net (fo=11, routed)          0.187     1.855    reciever/baud_en0/byte_out_reg
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  reciever/baud_en0/data_busy_i_1/O
                         net (fo=1, routed)           0.000     1.900    reciever/baud_en0_n_5
    SLICE_X6Y33          FDRE                                         r  reciever/data_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.859     2.017    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  reciever/data_busy_reg/C
                         clock pessimism             -0.514     1.503    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.120     1.623    reciever/data_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 reciever/cnt_clk_bit_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/cnt_clk_bit_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.505    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  reciever/cnt_clk_bit_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  reciever/cnt_clk_bit_reg[18]/Q
                         net (fo=3, routed)           0.139     1.808    reciever/cnt_clk_bit_reg[18]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  reciever/cnt_clk_bit_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    reciever/cnt_clk_bit_reg[16]_i_1_n_5
    SLICE_X2Y33          FDRE                                         r  reciever/cnt_clk_bit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.861     2.019    reciever/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  reciever/cnt_clk_bit_reg[18]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.639    reciever/cnt_clk_bit_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reciever/baud_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.501    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  reciever/baud_en0/sig_cnt_reg[22]/Q
                         net (fo=3, routed)           0.133     1.775    reciever/baud_en0/sig_cnt_reg[22]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  reciever/baud_en0/sig_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    reciever/baud_en0/sig_cnt_reg[20]_i_1_n_5
    SLICE_X4Y31          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.857     2.015    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[22]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.105     1.606    reciever/baud_en0/sig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reciever/baud_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reciever/baud_en0/sig_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.589     1.502    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  reciever/baud_en0/sig_cnt_reg[26]/Q
                         net (fo=3, routed)           0.133     1.776    reciever/baud_en0/sig_cnt_reg[26]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  reciever/baud_en0/sig_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    reciever/baud_en0/sig_cnt_reg[24]_i_1_n_5
    SLICE_X4Y32          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     2.016    reciever/baud_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  reciever/baud_en0/sig_cnt_reg[26]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.607    reciever/baud_en0/sig_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     reciever/baud_en0/baud_gen_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     reciever/baud_en0/clk_baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26     reciever/baud_en0/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     reciever/baud_en0/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29     reciever/baud_en0/sig_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29     reciever/baud_en0/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     reciever/baud_en0/clk_baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     reciever/cnt_clk_bit_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     reciever/cnt_clk_bit_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     reciever/cnt_clk_bit_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     reciever/cnt_clk_bit_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     reciever/cnt_clk_bit_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     reciever/cnt_clk_bit_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26     reciever/baud_en0/sig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26     reciever/baud_en0/sig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     reciever/baud_en0/sig_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26     reciever/baud_en0/sig_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     reciever/baud_en0/sig_cnt_reg[30]/C



