INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleni/Desktop/project_1/Seminario 2/Seminario 2.sim/sim_1/synth/timing/top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_Frec
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module contador_4bits
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleni/Desktop/DHD/Seminario 2/contador_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_4bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleni/Desktop/project_1/Seminario 2/Seminario 2.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
