# Reading C:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do adder2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/Lab04/SystemVerilog_L04 {E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/full_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:22:29 on Sep 08,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04" E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:22:29 on Sep 08,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/Lab04/SystemVerilog_L04 {E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/adder2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:22:29 on Sep 08,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04" E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 20:22:29 on Sep 08,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.adder2
# vsim -gui "+altera" -l msim_transcript -do "adder2_run_msim_rtl_verilog.do" 
# Start time: 20:22:41 on Sep 08,2016
# Loading sv_std.std
# Loading work.adder2
# Loading work.full_adder
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns sim:/adder2/c_in
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
force -drive Edit:/adder2/c_in 0 0
# ** Error: (vsim-3561) No objects found matching 'Edit'.
# ** Error: (vsim-4008) Object 'Edit:/adder2/c_in' not found.
# 
force -drive Edit:/adder2/c_in 0 0
# ** Error: (vsim-3561) No objects found matching 'Edit'.
# ** Error: (vsim-4008) Object 'Edit:/adder2/c_in' not found.
# 
force -drive Edit:/adder2/c_in 0 0
# ** Error: (vsim-3561) No objects found matching 'Edit'.
# ** Error: (vsim-4008) Object 'Edit:/adder2/c_in' not found.
# 
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns sim:/adder2/c_in
run -all
run -all
restart
# Loading sv_std.std
# Loading work.adder2
# Loading work.full_adder
wave edit change_value -start 500ns -end 1000ns -value 1 Edit:/adder2/c_in
add wave -position insertpoint  \
sim:/adder2/A
add wave  \
sim:/adder2/A
add wave  \
sim:/adder2/A
wave create -driver freeze -pattern counter -startvalue 00 -endvalue 11 -type Range -direction Up -period 50ns -step 1 -repeat forever -range 1 0 -starttime 0ns -endtime 1000ns sim:/adder2/A
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
wave create -driver freeze -pattern counter -startvalue 00 -endvalue 11 -type Range -direction Up -period 200ns -step 1 -repeat forever -range 1 0 -starttime 0ns -endtime 1000ns sim:/adder2/B
add wave -position end  sim:/adder2/S
add wave -position end  sim:/adder2/c_out
restart
# Loading sv_std.std
# Loading work.adder2
# Loading work.full_adder
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/wave.do}
wave editwrite -file {E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/wave.do} -append
run -all
run -all
run -all
restart
# Loading sv_std.std
# Loading work.adder2
# Loading work.full_adder
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/wave.do}
# End time: 20:54:00 on Sep 08,2016, Elapsed time: 0:31:19
# Errors: 3, Warnings: 0
