#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 27 15:16:26 2021
# Process ID: 896811
# Current directory: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1
# Command line: vivado -mode batch -source make.tcl
# Log file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/vivado.jou
#-----------------------------------------------------------
source make.tcl
# source ../../tcl/fit.tcl
## namespace eval fit {
##     proc update_ip_properties {} {
## 	foreach p [get_ips] {
## 	    puts "INFO: updating ./ipcore_properties/${p}.txt"
## 	    report_property -quiet -regexp -file [file normalize "./ipcore_properties/${p}.txt"] [get_ips $p] "(CONFIG.*|IPDEF)"
## 	}
##     }
## 
##     ## makes ipcores with properties taken from txt files in the directory "./ipcore_properties"
##     proc make_ipcores {targetDir} {
## 	proc generate_ipcore {targetDir ps} {
## 	    set module_name [dict get $ps "CONFIG.Component_Name"]
## 	    set ps [dict remove $ps CONFIG.Component_Name]
## 
## 	    file mkdir ${targetDir}
## 	    set module_xcix "${targetDir}/${module_name}.xcix"
## 	    file delete -force ${module_xcix}
## 
## 	    set module_xci "${targetDir}/${module_name}/${module_name}.xci"
## 	    set ipdef [split [dict get $ps "IPDEF"] ":"]
## 	    create_ip \
## 		-vendor  [lindex $ipdef 0] \
## 		-library [lindex $ipdef 1] \
## 		-name    [lindex $ipdef 2] \
## 		-module_name ${module_name} \
## 		-dir ${targetDir}
## 	    set ps [dict remove $ps IPDEF]
## 
## 	    set_property -dict $ps [get_ips ${module_name}]
## 
## 	    generate_target {instantiation_template} [get_files ${module_xci}]
## 	    generate_target all [get_files  ${module_xci}]
## 	    catch {
## 		config_ip_cache -export [get_ips -all ${module_name}]
## 	    }
## 	    export_ip_user_files -of_objects [get_files ${module_xci}] -no_script -sync -force -quiet
## 	}
## 
## 	proc ipcore_property_file_to_dict fn {
## 	    set fp [open $fn]
## 	    set headers {Property Type Read-only Value}
## 	    array set idx {}
## 	    foreach h $headers {
## 		set idx($h) -1
## 	    }
## 	    set ps [dict create]
## 	    while {-1 != [gets $fp line]} {
## 		##puts "The current line is '$line'."
## 		if {$idx(Property) == -1} {
## 		    foreach h $headers {
## 			set idx($h) [string first $h $line]
## 		    }
## 		} else {
## 		    set key [string trim [string range $line $idx(Property) \
## 					      [expr $idx(Type) - 1]]]
## 		    set val [string trim [string range $line $idx(Value) \
## 					      [expr [string length $line] - 1]]]
## 		    dict set ps $key $val
## 		}
## 	    }
## 	    close $fp
## 	    return $ps
## 	}
## 
## 	foreach f [glob ipcore_properties/*.txt] {
## 	    puts "INFO: generating IP core from ${f}"
## 	    generate_ipcore ${targetDir} [ipcore_property_file_to_dict $f]
## 	}
##     }
## }
# set part "xc7k160tffg676-3"
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "TCM_v1"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "make.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/build"]"
# if {[string equal [open_project -quiet "build/TCM.xpr"] ""]} {
#     set proj_create "yes"
#     puts ${proj_create}
#     puts ${project_name}
#     create_project ${project_name} ./build -part $part
# } else {
#     set proj_create "no"
#     puts ${proj_create}
# }
yes
TCM_v1
# puts "ok"
ok
# puts current_project
current_project
# set proj_dir [get_property directory [current_project]]
# set_property \
#     -dict [list \
# 	       "corecontainer.enable" "1" \
# 	       "default_lib"          "xil_defaultlib" \
# 	       "ip_cache_permissions" "read write" \
# 	       "ip_output_repo"       "$proj_dir/${project_name}.cache/ip" \
# 	       "part"                 ${part} \
# 	       "sim.ip.auto_export_scripts" "1" \
# 	       "simulator_language"   "Mixed" \
# 	       "source_mgmt_mode"     "DisplayOnly" \
# 	       "target_language"      "VHDL" \
# 	       "xpm_libraries"        "XPM_CDC XPM_MEMORY"] \
#     [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/hdl/tcm.vhd" ]\
#  [file normalize "${origin_dir}/hdl/counter32.vhd" ]\
#  [file normalize "${origin_dir}/hdl/Flash_prog.vhd" ]\
#  [file normalize "${origin_dir}/hdl/pm-spi.vhd" ]\
#  [file normalize "${origin_dir}/hdl/cnt_ctrl.vhd" ]\
#  [file normalize "${origin_dir}/hdl/trigger_out.vhd" ]\
#  [file normalize "${origin_dir}/hdl/tcm_side.vhd" ]\
#  [file normalize "${origin_dir}/hdl/HDMIRX.vhd" ]\
#  [file normalize "${origin_dir}/hdl/BC_correlator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_arp.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_ping.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/led_stretcher.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_clock_div.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_payload.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/emac_hostbus_decl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/clocks_7s_serdes.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/dss_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_trans_decl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/eth_7s_1000basex.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_if_flat.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_sm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_if.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_resend.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/IPBUS_basex.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd"] \
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/DataConverter_TCM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/ltu_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/bc_indicator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_boardTCM_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/FIT_GBT_project.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Module_Data_Gen_TCM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/cru_ltu_emu.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/TX_Data_Gen.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Event_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_common_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/RXDataClkSync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/CRU_packet_Builder.vhd" ]\
# ]
# add_files -norecurse -fileset sources_1 $files
# if {[string equal $proj_create "yes"]} {
#     # Set 'sources_1' fileset object
#     set obj [get_filesets sources_1]
#     add_files -norecurse -fileset $obj $files
# 
#     set_property -name "file_type" -value "VHDL" -objects [get_files [list "*.vhd"]]
# 
#     # reconstruct all IP cores from the text data in ipcore_properties/
#     fit::make_ipcores "${proj_dir}/generated"
# 
#     # the following is needed in order to have parallel IP synthesis and implementation runs
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files "*.xci"]
# 
#     # Set 'sources_1' fileset properties
#     set_property \
# 	-dict [list \
# 		   "top" "tcm"] \
# 	[get_filesets sources_1]
# 
#     # Create 'constrs_1' fileset (if not found)
#     if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -constrset constrs_1
#     }
# 
#     # Add/Import constrs file and set constrs file properties
#     set file "[file normalize "$origin_dir/xdc/tcm_pins.xdc"]"
#     add_files -fileset constrs_1 [list $file]
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$origin_dir/xdc/tcm_pins.xdc"]]
#     set_property -name "processing_order" -value "EARLY" -objects $file_obj
# 
# 
#     set file "[file normalize "$origin_dir/xdc/tcm.xdc"]"
#     add_files -fileset constrs_1 [list $file]
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$origin_dir/xdc/tcm.xdc"]]
#     set_property -name "processing_order" -value "NORMAL" -objects $file_obj
# 
# 
#     set file "[file normalize "$origin_dir/xdc/timing.xdc"]"
#     add_files -fileset constrs_1 [list $file]
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$origin_dir/xdc/Timing.xdc"]]
#     set_property -name "used_in" -value "implementation" -objects $file_obj
#     set_property -name "used_in_synthesis" -value "0" -objects $file_obj
# 
# 
# 
#     set_property -name "file_type" -value "XDC" -objects [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/*.xdc"]]
# 
#     # Set 'constrs_1' fileset properties
#     set obj [get_filesets constrs_1]
#     set_property -name "target_constrs_file" -value "[get_files *xdc/tcm_pins.xdc]" -objects $obj
# }
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/tcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/counter32.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/Flash_prog.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/pm-spi.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/cnt_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/trigger_out.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/tcm_side.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/HDMIRX.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/BC_correlator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/led_stretcher.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_clock_div.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/emac_hostbus_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/clocks_7s_serdes.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/dss_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_trans_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_if_flat.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_sm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_resend.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_TCM.vhd' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: generating IP core from ipcore_properties/BC_corr_mem.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem.xcix' for IP 'BC_corr_mem'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BC_corr_mem'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_tx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram.xcix' for IP 'xlx_k7v7_tx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_dpram'...
INFO: generating IP core from ipcore_properties/ROM7x15.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15.xcix' for IP 'ROM7x15'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM7x15'...
INFO: generating IP core from ipcore_properties/gig_ethernet_pcs_pma_0.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0.xcix' for IP 'gig_ethernet_pcs_pma_0'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7k160tffg676-3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7k160tffg676-3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : BOTH
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: generating IP core from ipcore_properties/slct_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo.xcix' for IP 'slct_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slct_data_fifo'...
INFO: generating IP core from ipcore_properties/COUNTER_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO.xcix' for IP 'COUNTER_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'COUNTER_FIFO'...
INFO: generating IP core from ipcore_properties/PLL125.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125.xcix' for IP 'PLL125'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL125'...
INFO: generating IP core from ipcore_properties/SENSOR.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR.xcix' for IP 'SENSOR'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SENSOR'...
INFO: generating IP core from ipcore_properties/MULT14xS16.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16.xcix' for IP 'MULT14xS16'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MULT14xS16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MULT14xS16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MULT14xS16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MULT14xS16'...
INFO: generating IP core from ipcore_properties/cntpck_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp.xcix' for IP 'cntpck_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cntpck_fifo_comp'...
INFO: generating IP core from ipcore_properties/MMCM125ETH.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH.xcix' for IP 'MMCM125ETH'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM125ETH'...
INFO: generating IP core from ipcore_properties/tri_mode_ethernet_mac_0.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0.xcix' for IP 'tri_mode_ethernet_mac_0'
create_ip: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.219 ; gain = 16.176 ; free physical = 19444 ; free virtual = 57808
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tri_mode_ethernet_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tri_mode_ethernet_mac_0'...
INFO: generating IP core from ipcore_properties/raw_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo.xcix' for IP 'raw_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'raw_data_fifo'...
INFO: generating IP core from ipcore_properties/MULADD.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD.xcix' for IP 'MULADD'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MULADD'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MULADD'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MULADD'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MULADD'...
INFO: generating IP core from ipcore_properties/trg_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp.xcix' for IP 'trg_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trg_fifo_comp'...
INFO: generating IP core from ipcore_properties/MMCM320_PH.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH.xcix' for IP 'MMCM320_PH'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM320_PH'...
INFO: generating IP core from ipcore_properties/LCLK_PLL.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL.xcix' for IP 'LCLK_PLL'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'LCLK_PLL'...
INFO: generating IP core from ipcore_properties/Mask_mem.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem.xcix' for IP 'Mask_mem'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mask_mem'...
INFO: generating IP core from ipcore_properties/tcm_data_160to80bit_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo.xcix' for IP 'tcm_data_160to80bit_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tcm_data_160to80bit_fifo'...
INFO: generating IP core from ipcore_properties/FLASH_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO.xcix' for IP 'FLASH_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FLASH_FIFO'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.txt
WARNING: [IP_Flow 19-4832] The IP name 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: generating IP core from ipcore_properties/Xmega_buf.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf.xcix' for IP 'Xmega_buf'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Xmega_buf'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# generate_target synthesis [get_ips] -force
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.359 ; gain = 0.000 ; free physical = 19226 ; free virtual = 57681
# foreach ip [get_ips] {
#     puts $ip
#     create_ip_run [get_files ${ip}.xci]
# 	set_property generate_synth_checkpoint false [get_files ${ip}.xci]
#     generate_target all [get_files ${ip}.xci]
# }
BC_corr_mem
delete_ip_run [get_files -of_objects [get_fileset BC_corr_mem] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem/BC_corr_mem.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem/BC_corr_mem.xci' from fileset 'BC_corr_mem' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem.xcix' from fileset 'BC_corr_mem' to fileset 'sources_1'.
COUNTER_FIFO
delete_ip_run [get_files -of_objects [get_fileset COUNTER_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xci' from fileset 'COUNTER_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO.xcix' from fileset 'COUNTER_FIFO' to fileset 'sources_1'.
FLASH_FIFO
delete_ip_run [get_files -of_objects [get_fileset FLASH_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xci' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO.xcix' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
LCLK_PLL
delete_ip_run [get_files -of_objects [get_fileset LCLK_PLL] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xci' from fileset 'LCLK_PLL' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL.xcix' from fileset 'LCLK_PLL' to fileset 'sources_1'.
MMCM125ETH
delete_ip_run [get_files -of_objects [get_fileset MMCM125ETH] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xci' from fileset 'MMCM125ETH' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH.xcix' from fileset 'MMCM125ETH' to fileset 'sources_1'.
MMCM320_PH
delete_ip_run [get_files -of_objects [get_fileset MMCM320_PH] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xci' from fileset 'MMCM320_PH' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH.xcix' from fileset 'MMCM320_PH' to fileset 'sources_1'.
MULADD
delete_ip_run [get_files -of_objects [get_fileset MULADD] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD/MULADD.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD/MULADD.xci' from fileset 'MULADD' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD.xcix' from fileset 'MULADD' to fileset 'sources_1'.
MULT14xS16
delete_ip_run [get_files -of_objects [get_fileset MULT14xS16] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16/MULT14xS16.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16/MULT14xS16.xci' from fileset 'MULT14xS16' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16.xcix' from fileset 'MULT14xS16' to fileset 'sources_1'.
Mask_mem
delete_ip_run [get_files -of_objects [get_fileset Mask_mem] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem/Mask_mem.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem/Mask_mem.xci' from fileset 'Mask_mem' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem.xcix' from fileset 'Mask_mem' to fileset 'sources_1'.
PLL125
delete_ip_run [get_files -of_objects [get_fileset PLL125] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xci' from fileset 'PLL125' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125.xcix' from fileset 'PLL125' to fileset 'sources_1'.
ROM7x15
delete_ip_run [get_files -of_objects [get_fileset ROM7x15] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15/ROM7x15.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15/ROM7x15.xci' from fileset 'ROM7x15' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15.xcix' from fileset 'ROM7x15' to fileset 'sources_1'.
SENSOR
delete_ip_run [get_files -of_objects [get_fileset SENSOR] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xci' from fileset 'SENSOR' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR.xcix' from fileset 'SENSOR' to fileset 'sources_1'.
Xmega_buf
delete_ip_run [get_files -of_objects [get_fileset Xmega_buf] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf/Xmega_buf.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf/Xmega_buf.xci' from fileset 'Xmega_buf' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf.xcix' from fileset 'Xmega_buf' to fileset 'sources_1'.
cntpck_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset cntpck_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp.xcix' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
gig_ethernet_pcs_pma_0
delete_ip_run [get_files -of_objects [get_fileset gig_ethernet_pcs_pma_0] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0.xcix' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
raw_data_fifo
delete_ip_run [get_files -of_objects [get_fileset raw_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xci' from fileset 'raw_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo.xcix' from fileset 'raw_data_fifo' to fileset 'sources_1'.
slct_data_fifo
delete_ip_run [get_files -of_objects [get_fileset slct_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xci' from fileset 'slct_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo.xcix' from fileset 'slct_data_fifo' to fileset 'sources_1'.
tcm_data_160to80bit_fifo
delete_ip_run [get_files -of_objects [get_fileset tcm_data_160to80bit_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xci' from fileset 'tcm_data_160to80bit_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo.xcix' from fileset 'tcm_data_160to80bit_fifo' to fileset 'sources_1'.
trg_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset trg_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xci' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp.xcix' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
tri_mode_ethernet_mac_0
delete_ip_run [get_files -of_objects [get_fileset tri_mode_ethernet_mac_0] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' from fileset 'tri_mode_ethernet_mac_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0.xcix' from fileset 'tri_mode_ethernet_mac_0' to fileset 'sources_1'.
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
xlx_k7v7_tx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_tx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram.xcix' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/readout_simulation.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/main_signals.wcfg" ]\
# ]
# add_files -norecurse -fileset sim_1 $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "testbench_readout" -objects $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part ${part} -flow {Vivado Synthesis 2019} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# proc gen_report {name type steps runs} {
#     if { [ string equal [get_report_configs -of_objects [get_runs ${runs}] ${name}] "" ] } {
# 	create_report_config -report_name ${name} -report_type ${type} -steps ${steps} -runs ${runs}
#     }
#     set obj [get_report_configs -of_objects [get_runs ${runs}] ${name}]
#     if { $obj != "" } {
# 	set_property -name "is_enabled" -value "0" -objects $obj
#     }
# }
# gen_report synth_1_synth_report_utilization_0 report_utilization:1.0 synth_design synth_1
# set obj [get_runs synth_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part ${part} -flow {Vivado Implementation 2019} -strategy "Performance_NetDelay_low" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_NetDelay_low" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2019" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# gen_report impl_1_init_report_timing_summary_0 report_timing_summary:1.0 init_design impl_1
# gen_report impl_1_opt_report_drc_0 report_drc:1.0 opt_design impl_1
# gen_report impl_1_opt_report_timing_summary_0 report_timing_summary:1.0 opt_design impl_1
# gen_report impl_1_power_opt_report_timing_summary_0 report_timing_summary:1.0 power_opt_design impl_1
# gen_report impl_1_place_report_io_0 report_io:1.0 place_design impl_1
# gen_report impl_1_place_report_utilization_0 report_utilization:1.0 place_design impl_1
# gen_report impl_1_place_report_control_sets_0 report_control_sets:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_0 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_1 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_timing_summary_0 report_timing_summary:1.0 place_design impl_1
# gen_report impl_1_post_place_power_opt_report_timing_summary_0 report_timing_summary:1.0 post_place_power_opt_design impl_1
# gen_report impl_1_phys_opt_report_timing_summary_0 report_timing_summary:1.0 phys_opt_design impl_1
# gen_report impl_1_route_report_drc_0 report_drc:1.0 route_design impl_1
# gen_report impl_1_route_report_methodology_0 report_methodology:1.0 route_design impl_1
# gen_report impl_1_route_report_power_0 report_power:1.0 route_design impl_1
# gen_report impl_1_route_report_route_status_0 report_route_status:1.0 route_design impl_1
# gen_report impl_1_route_report_timing_summary_0 report_timing_summary:1.0 route_design impl_1
# gen_report impl_1_route_report_incremental_reuse_0 report_incremental_reuse:1.0 route_design impl_1
# gen_report impl_1_route_report_clock_utilization_0 report_clock_utilization:1.0 route_design impl_1
# gen_report impl_1_route_report_bus_skew_0 report_bus_skew:1.1 route_design impl_1
# gen_report impl_1_post_route_phys_opt_report_timing_summary_0 report_timing_summary:1.0 post_route_phys_opt_design impl_1
# gen_report impl_1_post_route_phys_opt_report_bus_skew_0 report_bus_skew:1.1 post_route_phys_opt_design impl_1
# set obj [get_runs impl_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Performance_NetDelay_low" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "ExtraNetDelay_low" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${project_name}"
INFO: Project created:TCM_v1
# update_compile_order -fileset sources_1
# reset_run -quiet synth_1
# launch_runs impl_1 -to_step write_bitstream  -jobs 7
[Wed Oct 27 15:17:39 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/synth_1/runme.log
[Wed Oct 27 15:17:39 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Oct 27 15:17:39 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log tcm.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tcm.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tcm.tcl -notrace
Command: link_design -top tcm -part xc7k160tffg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1819.215 ; gain = 0.000 ; free physical = 16854 ; free virtual = 55344
INFO: [Netlist 29-17] Analyzing 2156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm_pins.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm_pins.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'Tfifo/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'Tfifo/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcma/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcma/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcmc/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcmc/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcma/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcma/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcmc/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcmc/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_board.xdc] for cell 'Lclk0/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_board.xdc] for cell 'Lclk0/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xdc] for cell 'Lclk0/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xdc] for cell 'Lclk0/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2617.500 ; gain = 591.914 ; free physical = 16251 ; free virtual = 54741
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc:20]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc:31]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcma/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcma/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcmc/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcmc/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_late.xdc] for cell 'Lclk0/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_late.xdc] for cell 'Lclk0/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.500 ; gain = 0.000 ; free physical = 16301 ; free virtual = 54791
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 80 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2617.500 ; gain = 1124.156 ; free physical = 16301 ; free virtual = 54791
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.531 ; gain = 64.031 ; free physical = 16294 ; free virtual = 54784

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aef9382f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2681.531 ; gain = 0.000 ; free physical = 16249 ; free virtual = 54739

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15418144f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16134 ; free virtual = 54624
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 159 cells
INFO: [Opt 31-1021] In phase Retarget, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18c5a4d44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16134 ; free virtual = 54624
INFO: [Opt 31-389] Phase Constant propagation created 108 cells and removed 429 cells
INFO: [Opt 31-1021] In phase Constant propagation, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 152a85686

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16131 ; free virtual = 54621
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 559 cells
INFO: [Opt 31-1021] In phase Sweep, 742 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 152a85686

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16132 ; free virtual = 54622
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 152a85686

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16132 ; free virtual = 54622
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 152a85686

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16133 ; free virtual = 54623
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |             159  |                                             70  |
|  Constant propagation         |             108  |             429  |                                             68  |
|  Sweep                        |               0  |             559  |                                            742  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            130  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2765.516 ; gain = 0.000 ; free physical = 16133 ; free virtual = 54623
Ending Logic Optimization Task | Checksum: 2592a7795

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.516 ; gain = 2.000 ; free physical = 16133 ; free virtual = 54623

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-67.333 |
INFO: [Power 33-23] Power model is not available for UA2
INFO: [Power 33-23] Power model is not available for SE2
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 88 BRAM(s) out of a total of 147 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 33 Total Ports: 294
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1acc9ce23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16018 ; free virtual = 54508
Ending Power Optimization Task | Checksum: 1acc9ce23

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3557.785 ; gain = 792.270 ; free physical = 16057 ; free virtual = 54547

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 198b0265c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16063 ; free virtual = 54553
Ending Final Cleanup Task | Checksum: 198b0265c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16063 ; free virtual = 54553

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16063 ; free virtual = 54553
Ending Netlist Obfuscation Task | Checksum: 198b0265c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16062 ; free virtual = 54552
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 3557.785 ; gain = 940.285 ; free physical = 16062 ; free virtual = 54552
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16024 ; free virtual = 54514
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16011 ; free virtual = 54504
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15999 ; free virtual = 54502
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15997 ; free virtual = 54499
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17239eee7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15997 ; free virtual = 54499
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15997 ; free virtual = 54499

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1860711

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15865 ; free virtual = 54383

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 160032a4a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15791 ; free virtual = 54309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 160032a4a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15791 ; free virtual = 54309
Phase 1 Placer Initialization | Checksum: 160032a4a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15788 ; free virtual = 54305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d8520104

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15753 ; free virtual = 54270

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 4471 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1821 nets or cells. Created 0 new cell, deleted 1821 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Reset_Generator_comp/Reset_SClk_O. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15721 ; free virtual = 54238
INFO: [Physopt 32-117] Net tcma/wea[0] could not be optimized because driver tcma/m0_i_1 could not be replicated
INFO: [Physopt 32-117] Net tcma/mt_cou_reg[0]_4[0] could not be optimized because driver tcma/m0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net tcma/mt_cou_reg[0]_6[0] could not be optimized because driver tcma/m0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/tmp_ram_rd_en could not be optimized because driver FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15722 ; free virtual = 54240

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1821  |                  1821  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |           1821  |                  1822  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 147f52c26

Time (s): cpu = 00:02:41 ; elapsed = 00:01:51 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15719 ; free virtual = 54237
Phase 2.2 Global Placement Core | Checksum: a5fd9419

Time (s): cpu = 00:03:49 ; elapsed = 00:02:12 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15711 ; free virtual = 54229
Phase 2 Global Placement | Checksum: a5fd9419

Time (s): cpu = 00:03:49 ; elapsed = 00:02:12 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15735 ; free virtual = 54253

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1354c5094

Time (s): cpu = 00:03:53 ; elapsed = 00:02:14 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15726 ; free virtual = 54243

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: db404ec7

Time (s): cpu = 00:03:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15726 ; free virtual = 54243

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15da2566d

Time (s): cpu = 00:04:00 ; elapsed = 00:02:18 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15726 ; free virtual = 54244

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 115480a6f

Time (s): cpu = 00:04:00 ; elapsed = 00:02:18 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15726 ; free virtual = 54244

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1359b344e

Time (s): cpu = 00:04:06 ; elapsed = 00:02:23 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15729 ; free virtual = 54247

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1206fcef5

Time (s): cpu = 00:04:17 ; elapsed = 00:02:34 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15694 ; free virtual = 54211

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e1f08b0e

Time (s): cpu = 00:04:18 ; elapsed = 00:02:35 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15695 ; free virtual = 54213

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: afe76214

Time (s): cpu = 00:04:18 ; elapsed = 00:02:35 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15695 ; free virtual = 54213

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 6d3e2de3

Time (s): cpu = 00:04:27 ; elapsed = 00:02:42 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15693 ; free virtual = 54211
Phase 3 Detail Placement | Checksum: 6d3e2de3

Time (s): cpu = 00:04:28 ; elapsed = 00:02:42 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15693 ; free virtual = 54211

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 53d216a6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ipbus_module/clocks/rst_ipb_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 53d216a6

Time (s): cpu = 00:04:39 ; elapsed = 00:02:47 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15684 ; free virtual = 54202
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.041. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 29e6855e

Time (s): cpu = 00:06:10 ; elapsed = 00:04:14 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15671 ; free virtual = 54189
Phase 4.1 Post Commit Optimization | Checksum: 29e6855e

Time (s): cpu = 00:06:10 ; elapsed = 00:04:14 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15671 ; free virtual = 54189

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29e6855e

Time (s): cpu = 00:06:11 ; elapsed = 00:04:14 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15671 ; free virtual = 54189

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29e6855e

Time (s): cpu = 00:06:11 ; elapsed = 00:04:14 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15672 ; free virtual = 54189

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15672 ; free virtual = 54189
Phase 4.4 Final Placement Cleanup | Checksum: bbe4d555

Time (s): cpu = 00:06:11 ; elapsed = 00:04:15 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15672 ; free virtual = 54189
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bbe4d555

Time (s): cpu = 00:06:12 ; elapsed = 00:04:15 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15672 ; free virtual = 54189
Ending Placer Task | Checksum: a756317d

Time (s): cpu = 00:06:12 ; elapsed = 00:04:15 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15672 ; free virtual = 54189
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:16 ; elapsed = 00:04:17 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15729 ; free virtual = 54246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15729 ; free virtual = 54246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15655 ; free virtual = 54232
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15712 ; free virtual = 54247
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15664 ; free virtual = 54199

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Phase 1 Physical Synthesis Initialization | Checksum: 10bcb3c10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15661 ; free virtual = 54195

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 10bcb3c10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15658 ; free virtual = 54192
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 18 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net tcma/mt_cou_reg[0]_7[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcma/side_OK. Replicated 2 times.
INFO: [Physopt 32-81] Processed net tcma/inc356_out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net tcma/inc. Replicated 1 times.
INFO: [Physopt 32-572] Net tcma/inc355_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/inc351_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcma/inc358_out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net tcmc/dly_ctrl_ena. Replicated 4 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Event_Selector_comp/slct_fifo_wren_ff. Replicated 2 times.
INFO: [Physopt 32-81] Processed net tcma/board_data[data_word][159]_i_4_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Event_Selector_comp/event_counter[0]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net tcmc/sideC_OK. Replicated 2 times.
INFO: [Physopt 32-572] Net tcma/board_data[data_word][158]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcma/board_data[data_word][159]_i_5_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net tcma/board_data[data_word][159]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net tcma/mt_cou_reg[0]_5[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net tcma/inc360_out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net tcma/board_data[data_word][155]_i_4_n_0. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 32 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15655 ; free virtual = 54190
Phase 3 Fanout Optimization | Checksum: 1b3033a2b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15655 ; free virtual = 54190

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_2__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_2
INFO: [Physopt 32-662] Processed net tcma/m0_i_21_n_0.  Did not re-place instance tcma/m0_i_21
INFO: [Physopt 32-662] Processed net tcma/m0_i_3__0_n_0.  Did not re-place instance tcma/m0_i_3__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_7_n_0.  Did not re-place instance tcma/m0_i_7
INFO: [Physopt 32-663] Processed net tcma/AmplAO[11].  Re-placed instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/m0_i_13_n_0.  Did not re-place instance tcma/m0_i_13
INFO: [Physopt 32-662] Processed net tcma/m0_i_17_n_0.  Did not re-place instance tcma/m0_i_17
INFO: [Physopt 32-662] Processed net tcma/mt_cou_reg[0]_7[0].  Did not re-place instance tcma/Rd_word[155]_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplI_o_reg[15]_0[0].  Did not re-place instance tcma/Rd_word[7]_i_1
INFO: [Physopt 32-662] Processed net tcma/Rd_word[155]_i_2_n_0.  Did not re-place instance tcma/Rd_word[155]_i_2
INFO: [Physopt 32-662] Processed net tcma/Rd_word[7]_i_3_n_0.  Did not re-place instance tcma/Rd_word[7]_i_3
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[42].  Did not re-place instance Rd_word_reg[42]
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[6].  Did not re-place instance tcma/Avg_reg[6]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_19_n_0.  Did not re-place instance C_vertex/V_str_i_19
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[120].  Did not re-place instance Rd_word_reg[120]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[21].  Did not re-place instance Rd_word_reg[21]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[48].  Did not re-place instance Rd_word_reg[48]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[50].  Did not re-place instance Rd_word_reg[50]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[51].  Did not re-place instance Rd_word_reg[51]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[53].  Did not re-place instance Rd_word_reg[53]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[56].  Did not re-place instance Rd_word_reg[56]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[78].  Did not re-place instance Rd_word_reg[78]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[10].  Did not re-place instance Rd_word_reg[10]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[116].  Did not re-place instance Rd_word_reg[116]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[122].  Did not re-place instance Rd_word_reg[122]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[13].  Did not re-place instance Rd_word_reg[13]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[155].  Did not re-place instance Rd_word_reg[155]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[16].  Did not re-place instance Rd_word_reg[16]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[2].  Did not re-place instance Rd_word_reg[2]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[43].  Did not re-place instance Rd_word_reg[43]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[44].  Did not re-place instance Rd_word_reg[44]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[45].  Did not re-place instance Rd_word_reg[45]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[55].  Did not re-place instance Rd_word_reg[55]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[72].  Did not re-place instance Rd_word_reg[72]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[83].  Did not re-place instance Rd_word_reg[83]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[84].  Did not re-place instance Rd_word_reg[84]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[8].  Did not re-place instance Rd_word_reg[8]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[10].  Did not re-place instance tcma/Avg_reg[10]
INFO: [Physopt 32-663] Processed net tcma/Avg_reg[13]_0[3].  Re-placed instance tcma/Avg_reg[3]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[102].  Did not re-place instance Rd_word_reg[102]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[1].  Did not re-place instance Rd_word_reg[1]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[32].  Did not re-place instance Rd_word_reg[32]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[3].  Did not re-place instance Rd_word_reg[3]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[74].  Did not re-place instance Rd_word_reg[74]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[77].  Did not re-place instance Rd_word_reg[77]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[81].  Did not re-place instance Rd_word_reg[81]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[82].  Did not re-place instance Rd_word_reg[82]
INFO: [Physopt 32-662] Processed net tcma/m0_i_9_n_0.  Did not re-place instance tcma/m0_i_9
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/sig_stable_cou[2][5]_i_1__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/sig_stable_cou[2][5]_i_1__0
INFO: [Physopt 32-663] Processed net tcma/ena.  Re-placed instance tcma/link_ena_reg[1]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/sig_stable_cou[0][5]_i_4__0_n_0.  Re-placed instance tcma/HDMIA[1].HDMI_RX/sig_stable_cou[0][5]_i_4__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/sig_stable_cou_reg[2]_46[0].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/sig_stable_cou_reg[2][0]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[100].  Did not re-place instance Rd_word_reg[100]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[121].  Did not re-place instance Rd_word_reg[121]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[123].  Did not re-place instance Rd_word_reg[123]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[124].  Did not re-place instance Rd_word_reg[124]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[125].  Did not re-place instance Rd_word_reg[125]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[126].  Did not re-place instance Rd_word_reg[126]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[24].  Did not re-place instance Rd_word_reg[24]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[58].  Did not re-place instance Rd_word_reg[58]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[7].  Did not re-place instance tcma/Time_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_20_n_0.  Did not re-place instance tcma/m0_i_20
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[6].  Re-placed instance tcma/Time_o_reg[6]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[112].  Did not re-place instance Rd_word_reg[112]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[12].  Did not re-place instance Rd_word_reg[12]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[17].  Did not re-place instance Rd_word_reg[17]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[27].  Did not re-place instance Rd_word_reg[27]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[46].  Did not re-place instance Rd_word_reg[46]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[49].  Did not re-place instance Rd_word_reg[49]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[54].  Did not re-place instance Rd_word_reg[54]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[86].  Did not re-place instance Rd_word_reg[86]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-663] Processed net tcmc/Time_o_reg[15]_0[15].  Re-placed instance tcmc/Time_o_reg[15]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/SR[0].  Re-placed instance tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_1
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/dl_high1_reg_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/done_i_3
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/dl_high1_reg_1.  Re-placed instance tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_8
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/hdmia_config_reg[4].  Did not re-place instance tcma/HDMIA[2].HDMI_RX/mdl_err_s_i_2
INFO: [Physopt 32-663] Processed net tcma/HDMIA[2].HDMI_RX/mdl_err_s_i_6_n_0.  Re-placed instance tcma/HDMIA[2].HDMI_RX/mdl_err_s_i_6
INFO: [Physopt 32-663] Processed net tcma/HDMIA[3].HDMI_RX/dl_high1_reg_0.  Re-placed instance tcma/HDMIA[3].HDMI_RX/adj_count[7]_i_10
INFO: [Physopt 32-663] Processed net tcma/HDMIA[3].HDMI_RX/dl_high1_reg_n_0.  Re-placed instance tcma/HDMIA[3].HDMI_RX/dl_high1_reg
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_4_n_0.  Re-placed instance tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_4
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[4].  Did not re-place instance tcma/adj_count_reg[4]
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[6].  Did not re-place instance tcma/adj_count_reg[6]
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[7].  Did not re-place instance tcma/adj_count_reg[7]
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[0].  Did not re-place instance tcma/adj_count_reg[0]
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[1].  Did not re-place instance tcma/adj_count_reg[1]
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[2].  Did not re-place instance tcma/adj_count_reg[2]
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[3].  Did not re-place instance tcma/adj_count_reg[3]
INFO: [Physopt 32-662] Processed net C_orA/trig_mod_reg[11].  Did not re-place instance C_orA/Rd_word[155]_i_3
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[103].  Did not re-place instance Rd_word_reg[103]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[34].  Did not re-place instance Rd_word_reg[34]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[40].  Did not re-place instance Rd_word_reg[40]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[65].  Did not re-place instance Rd_word_reg[65]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[75].  Did not re-place instance Rd_word_reg[75]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/m0_i_19_n_0.  Did not re-place instance tcma/m0_i_19
INFO: [Physopt 32-662] Processed net tcma/adj_count_reg[5].  Did not re-place instance tcma/adj_count_reg[5]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[5].  Did not re-place instance tcma/Time_o_reg[5]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/edge_2.  Re-placed instance tcma/HDMIA[4].HDMI_RX/sig_loss_cou[2][7]_i_1__3
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt[2][4]_i_1__3_n_0.  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt[2][4]_i_1__3
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[2][0].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[2][0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[2][3].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[2][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[2][4].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[2][4]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[110].  Did not re-place instance Rd_word_reg[110]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[119].  Did not re-place instance Rd_word_reg[119]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[66].  Did not re-place instance Rd_word_reg[66]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[76].  Did not re-place instance Rd_word_reg[76]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[7].  Did not re-place instance Rd_word_reg[7]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[85].  Did not re-place instance Rd_word_reg[85]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[87].  Did not re-place instance Rd_word_reg[87]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[97].  Did not re-place instance Rd_word_reg[97]
INFO: [Physopt 32-662] Processed net tcma/m0_i_16_n_0.  Did not re-place instance tcma/m0_i_16
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[108].  Did not re-place instance Rd_word_reg[108]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[113].  Did not re-place instance Rd_word_reg[113]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[20].  Did not re-place instance Rd_word_reg[20]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[26].  Did not re-place instance Rd_word_reg[26]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[30].  Did not re-place instance Rd_word_reg[30]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[73].  Did not re-place instance Rd_word_reg[73]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_38_n_0.  Did not re-place instance C_vertex/V_str_i_38
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net tcma/m0_i_22_n_0.  Did not re-place instance tcma/m0_i_22
INFO: [Physopt 32-662] Processed net tcma/mt_cou_reg[0]_4[0].  Did not re-place instance tcma/m0_i_1__0
INFO: [Physopt 32-663] Processed net FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/tmp_ram_rd_en.  Re-placed instance FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/FSM_STATE[1].  Re-placed instance FitGbtPrg/Event_Selector_comp/FSM_STATE_reg[1]
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/reading_header_reg_0.  Re-placed instance FitGbtPrg/Event_Selector_comp/raw_data_fifo_comp_i_2
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_37_n_0.  Did not re-place instance C_vertex/V_str_i_37
INFO: [Physopt 32-663] Processed net C_vertex/V_str_i_18_n_0.  Re-placed instance C_vertex/V_str_i_18
INFO: [Physopt 32-662] Processed net tcma/m0_i_15_n_0.  Did not re-place instance tcma/m0_i_15
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[3].HDMI_RX/edge_3.  Re-placed instance tcmc/HDMIA[3].HDMI_RX/sig_loss_cou[3][7]_i_1__12
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt[3][4]_i_1__12_n_0.  Re-placed instance tcmc/HDMIA[3].HDMI_RX/ph_cnt[3][4]_i_1__12
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[11].  Did not re-place instance tcma/Avg_reg[11]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[4].  Did not re-place instance tcma/Avg_reg[4]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Re-placed instance tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Re-placed instance tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Re-placed instance tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[5].  Did not re-place instance tcma/Avg_reg[5]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_34_n_0.  Did not re-place instance C_vertex/V_str_i_34
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt[3][4]_i_1__3_n_0.  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt[3][4]_i_1__3
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt[3]17_out.  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt[3][4]_i_5__3
INFO: [Physopt 32-662] Processed net tcma/HDMIA[4].HDMI_RX/sig_loss_cou_reg[3]_110[3].  Did not re-place instance tcma/HDMIA[4].HDMI_RX/sig_loss_cou_reg[3][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[4].HDMI_RX/p_0_in49_in.  Did not re-place instance tcma/HDMIA[4].HDMI_RX/status_bits[29]_i_1__3
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/status_bits[29]_i_2__3_n_0.  Re-placed instance tcma/HDMIA[4].HDMI_RX/status_bits[29]_i_2__3
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[0].  Did not re-place instance tcma/Avg_reg[0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt[2][4]_i_1_n_0.  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt[2][4]_i_1
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt[0][4]_i_1__7_n_0.  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt[0][4]_i_1__7
INFO: [Physopt 32-663] Processed net tcma/link_ena_reg_n_0_[0].  Re-placed instance tcma/link_ena_reg[0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt[2]14_out.  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt[2][4]_i_5
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[12].  Did not re-place instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[6].HDMI_RX/dl_ce0_reg_n_0.  Did not re-place instance tcma/HDMIA[6].HDMI_RX/dl_ce0_reg
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[0]_188[3].  Re-placed instance tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[0][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/status_bits[5]_i_1__7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/status_bits[5]_i_1__7
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt[0]148_out.  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt[0][4]_i_5__7
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/psen.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_1
INFO: [Physopt 32-663] Processed net tcma/HDMIA[6].HDMI_RX/dl_ce0_reg_0.  Re-placed instance tcma/HDMIA[6].HDMI_RX/PLL1_i_6
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/status_bits[5]_i_2__7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/status_bits[5]_i_2__7
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[2][0].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[2][0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[0][0].  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[0][0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[2][1].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[2][1]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[0][1].  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[0][1]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[0][2].  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[0][2]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[13].  Did not re-place instance tcma/Avg_reg[13]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[9].  Did not re-place instance tcma/Avg_reg[9]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[8].  Did not re-place instance tcma/Avg_reg[8]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[3].HDMI_RX/edge_2.  Re-placed instance tcma/HDMIA[3].HDMI_RX/sig_loss_cou[2][7]_i_1__2
INFO: [Physopt 32-663] Processed net tcma/HDMIA[3].HDMI_RX/ph_cnt[2][4]_i_1__2_n_0.  Re-placed instance tcma/HDMIA[3].HDMI_RX/ph_cnt[2][4]_i_1__2
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[2][2].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[2][2]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[2][3].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[2][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[2][3].  Re-placed instance tcma/HDMIA[3].HDMI_RX/ph_cnt_reg[2][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[2][4].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[2][4]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[2][4].  Re-placed instance tcma/HDMIA[3].HDMI_RX/ph_cnt_reg[2][4]
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger18_out.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_2
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[7].  Did not re-place instance tcma/Avg_reg[7]
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[31]_0[2].  Re-placed instance FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[2]
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/hb_reject_cmd_i_1_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/hb_reject_cmd_i_1
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_3_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_3
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_51_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_51
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/hb_reject_cmd_reg_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/hb_reject_cmd_reg
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[2].  Did not re-place instance tcma/Avg_reg[2]
INFO: [Physopt 32-662] Processed net tcma/m0_i_18_n_0.  Did not re-place instance tcma/m0_i_18
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[31]_0[0].  Re-placed instance FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[0]
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/trgfifo_re.  Re-placed instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_2
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_reg
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ENB_I_4.  Did not re-place instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_80.  Re-placed instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_158
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt[0][4]_i_1__0_n_0.  Re-placed instance tcma/HDMIA[1].HDMI_RX/ph_cnt[0][4]_i_1__0
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt[0]148_out.  Re-placed instance tcma/HDMIA[1].HDMI_RX/ph_cnt[0][4]_i_5__0
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/sig_loss_cou_reg[0]_41[3].  Re-placed instance tcma/HDMIA[1].HDMI_RX/sig_loss_cou_reg[0][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/status_bits[5]_i_1__0_n_0.  Re-placed instance tcma/HDMIA[1].HDMI_RX/status_bits[5]_i_1__0
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/status_bits[5]_i_2__0_n_0.  Re-placed instance tcma/HDMIA[1].HDMI_RX/status_bits[5]_i_2__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[0][0].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[0][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[0][1].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[0][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[0][2].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[0][2]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[1].  Did not re-place instance tcma/Avg_reg[1]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_43_n_0.  Did not re-place instance C_vertex/V_str_i_43
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Re-placed instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-662] Processed net tcma/m0_i_12_n_0.  Did not re-place instance tcma/m0_i_12
INFO: [Physopt 32-663] Processed net tcma/HDMIA[1].HDMI_RX/dl_high.  Re-placed instance tcma/HDMIA[1].HDMI_RX/dl_high1_reg
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[47].  Did not re-place instance Rd_word_reg[47]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[52].  Did not re-place instance Rd_word_reg[52]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[57].  Did not re-place instance Rd_word_reg[57]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[90].  Did not re-place instance Rd_word_reg[90]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[91].  Did not re-place instance Rd_word_reg[91]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[92].  Did not re-place instance Rd_word_reg[92]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[93].  Did not re-place instance Rd_word_reg[93]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[94].  Did not re-place instance Rd_word_reg[94]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/edge_2.  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_loss_cou[2][7]_i_1__14
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt[2][4]_i_1__14_n_0.  Re-placed instance tcmc/HDMIA[5].HDMI_RX/ph_cnt[2][4]_i_1__14
INFO: [Physopt 32-662] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[2][1].  Did not re-place instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[2][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[2][2].  Did not re-place instance tcma/HDMIA[4].HDMI_RX/ph_cnt_reg[2][2]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[2][3].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[2][3]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[2][4].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[2][4]
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ENB_I_6.  Did not re-place instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5
INFO: [Physopt 32-663] Processed net FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_82.  Re-placed instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_162
INFO: [Physopt 32-663] Processed net tcmc/Avg_reg[13]_0[0].  Re-placed instance tcmc/Avg_reg[0]
INFO: [Physopt 32-662] Processed net tcma/inc351_out.  Did not re-place instance tcma/count[0]_i_1__28
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[6].HDMI_RX/edge_1.  Re-placed instance tcmc/HDMIA[6].HDMI_RX/sig_loss_cou[1][7]_i_1__15
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[6].HDMI_RX/ph_cnt[1][4]_i_1__15_n_0.  Re-placed instance tcmc/HDMIA[6].HDMI_RX/ph_cnt[1][4]_i_1__15
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[11].  Re-placed instance tcma/Time_o_reg[11]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[6].HDMI_RX/ph_cnt_reg_n_0_[1][0].  Re-placed instance tcmc/HDMIA[6].HDMI_RX/ph_cnt_reg[1][0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[7].HDMI_RX/edge_0.  Re-placed instance tcmc/HDMIA[7].HDMI_RX/ph_cnt[0][4]_i_2__16
INFO: [Physopt 32-663] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt[2][4]_i_1__8_n_0.  Re-placed instance tcma/HDMIA[9].HDMI_RX/ph_cnt[2][4]_i_1__8
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[7].HDMI_RX/ph_cnt[0][4]_i_1__16_n_0.  Re-placed instance tcmc/HDMIA[7].HDMI_RX/ph_cnt[0][4]_i_1__16
INFO: [Physopt 32-663] Processed net tcma/link_ena_reg_n_0_[9].  Re-placed instance tcma/link_ena_reg[9]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt[2]14_out.  Re-placed instance tcma/HDMIA[9].HDMI_RX/ph_cnt[2][4]_i_5__8
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[0].  Did not re-place instance tcma/Time_o_reg[0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[2][0].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[2][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[2][1].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[2][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[2][2].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[2][2]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[7].HDMI_RX/ph_cnt_reg_n_0_[0][2].  Re-placed instance tcmc/HDMIA[7].HDMI_RX/ph_cnt_reg[0][2]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[7].HDMI_RX/ph_cnt_reg_n_0_[0][3].  Re-placed instance tcmc/HDMIA[7].HDMI_RX/ph_cnt_reg[0][3]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[7].HDMI_RX/ph_cnt_reg_n_0_[0][4].  Re-placed instance tcmc/HDMIA[7].HDMI_RX/ph_cnt_reg[0][4]
INFO: [Physopt 32-663] Processed net las_o.  Re-placed instance las_o_reg
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_52_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_52
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[0]_188[0].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[0][0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[8].HDMI_RX/done_i_3__0_n_0.  Re-placed instance tcmc/HDMIA[8].HDMI_RX/done_i_3__0
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[8].HDMI_RX/adj_count[5]_i_4_n_0.  Did not re-place instance tcmc/HDMIA[8].HDMI_RX/adj_count[5]_i_4
INFO: [Physopt 32-661] Optimized 83 nets.  Re-placed 83 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 83 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 83 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15622 ; free virtual = 54157
Phase 4 Single Cell Placement Optimization | Checksum: 274136946

Time (s): cpu = 00:08:49 ; elapsed = 00:02:25 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15622 ; free virtual = 54157

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_2__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_2/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_3__0_n_0.  Did not re-place instance tcma/m0_i_3__0/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_7_n_0.  Did not re-place instance tcma/m0_i_7/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54176
Phase 5 Multi Cell Placement Optimization | Checksum: 22bb2ea50

Time (s): cpu = 00:08:56 ; elapsed = 00:02:27 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54176

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net tcma/corr_inc. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54176
Phase 6 Rewire | Checksum: 27f976971

Time (s): cpu = 00:08:56 ; elapsed = 00:02:28 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54176

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net tcma/wea[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net tcma/AmplO_o_reg[15]_0 was not replicated.
INFO: [Physopt 32-572] Net tcma/AmplAO[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net tcma/AmplAO[11] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplI_o_reg[15]_0[0] was not replicated.
INFO: [Physopt 32-571] Net C_vertex/D[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[6] was not replicated.
INFO: [Physopt 32-571] Net tcma/T_in was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[10] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[3] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[7] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[5] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[7] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[5] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/mt_cou_reg[0]_4[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[1] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[11] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[4] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[5] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[12] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[13] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[9] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[8] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[7] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[2] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[1] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15642 ; free virtual = 54177
Phase 7 Critical Cell Optimization | Checksum: 1cff42866

Time (s): cpu = 00:09:02 ; elapsed = 00:02:30 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15641 ; free virtual = 54177

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net tcma/mt_cou_reg[0]_7[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/inc351_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net tcma/inc355_out. Net driver tcma/count[0]_i_1__26 was replaced.
INFO: [Physopt 32-572] Net tcma/mt_cou_reg[2]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/board_data[data_word][158]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15622 ; free virtual = 54158
Phase 8 Fanout Optimization | Checksum: 20c539d92

Time (s): cpu = 00:09:26 ; elapsed = 00:02:37 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15622 ; free virtual = 54158

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_2__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_2
INFO: [Physopt 32-662] Processed net tcma/m0_i_21_n_0.  Did not re-place instance tcma/m0_i_21
INFO: [Physopt 32-662] Processed net tcma/m0_i_3__0_n_0.  Did not re-place instance tcma/m0_i_3__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_7_n_0.  Did not re-place instance tcma/m0_i_7
INFO: [Physopt 32-662] Processed net tcma/m0_i_17_n_0.  Did not re-place instance tcma/m0_i_17
INFO: [Physopt 32-662] Processed net tcma/AmplAO[11].  Did not re-place instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/m0_i_13_n_0.  Did not re-place instance tcma/m0_i_13
INFO: [Physopt 32-662] Processed net tcma/mt_cou_reg[0]_7[0].  Did not re-place instance tcma/Rd_word[155]_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplI_o_reg[15]_0[0].  Did not re-place instance tcma/Rd_word[7]_i_1
INFO: [Physopt 32-662] Processed net tcma/Rd_word[155]_i_2_n_0.  Did not re-place instance tcma/Rd_word[155]_i_2
INFO: [Physopt 32-662] Processed net tcma/Rd_word[7]_i_3_n_0.  Did not re-place instance tcma/Rd_word[7]_i_3
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[42].  Did not re-place instance Rd_word_reg[42]
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[6].  Did not re-place instance tcma/Avg_reg[6]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_19_n_0.  Did not re-place instance C_vertex/V_str_i_19
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[120].  Did not re-place instance Rd_word_reg[120]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[21].  Did not re-place instance Rd_word_reg[21]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[48].  Did not re-place instance Rd_word_reg[48]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[50].  Did not re-place instance Rd_word_reg[50]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[51].  Did not re-place instance Rd_word_reg[51]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[53].  Did not re-place instance Rd_word_reg[53]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[56].  Did not re-place instance Rd_word_reg[56]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[78].  Did not re-place instance Rd_word_reg[78]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[10].  Did not re-place instance Rd_word_reg[10]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[116].  Did not re-place instance Rd_word_reg[116]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[122].  Did not re-place instance Rd_word_reg[122]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[13].  Did not re-place instance Rd_word_reg[13]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[155].  Did not re-place instance Rd_word_reg[155]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[16].  Did not re-place instance Rd_word_reg[16]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[2].  Did not re-place instance Rd_word_reg[2]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[43].  Did not re-place instance Rd_word_reg[43]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[44].  Did not re-place instance Rd_word_reg[44]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[45].  Did not re-place instance Rd_word_reg[45]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[55].  Did not re-place instance Rd_word_reg[55]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[72].  Did not re-place instance Rd_word_reg[72]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[83].  Did not re-place instance Rd_word_reg[83]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[84].  Did not re-place instance Rd_word_reg[84]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[8].  Did not re-place instance Rd_word_reg[8]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[10].  Did not re-place instance tcma/Avg_reg[10]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[3].  Did not re-place instance tcma/Avg_reg[3]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[102].  Did not re-place instance Rd_word_reg[102]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[1].  Did not re-place instance Rd_word_reg[1]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[32].  Did not re-place instance Rd_word_reg[32]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[3].  Did not re-place instance Rd_word_reg[3]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[74].  Did not re-place instance Rd_word_reg[74]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[77].  Did not re-place instance Rd_word_reg[77]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[81].  Did not re-place instance Rd_word_reg[81]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[82].  Did not re-place instance Rd_word_reg[82]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[100].  Did not re-place instance Rd_word_reg[100]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[121].  Did not re-place instance Rd_word_reg[121]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[123].  Did not re-place instance Rd_word_reg[123]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[124].  Did not re-place instance Rd_word_reg[124]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[125].  Did not re-place instance Rd_word_reg[125]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[126].  Did not re-place instance Rd_word_reg[126]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[24].  Did not re-place instance Rd_word_reg[24]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[58].  Did not re-place instance Rd_word_reg[58]
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[7].  Re-placed instance tcma/Time_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_20_n_0.  Did not re-place instance tcma/m0_i_20
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[112].  Did not re-place instance Rd_word_reg[112]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[12].  Did not re-place instance Rd_word_reg[12]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[17].  Did not re-place instance Rd_word_reg[17]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[27].  Did not re-place instance Rd_word_reg[27]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[46].  Did not re-place instance Rd_word_reg[46]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[49].  Did not re-place instance Rd_word_reg[49]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[54].  Did not re-place instance Rd_word_reg[54]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[86].  Did not re-place instance Rd_word_reg[86]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-662] Processed net C_orA/trig_mod_reg[11].  Did not re-place instance C_orA/Rd_word[155]_i_3
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[103].  Did not re-place instance Rd_word_reg[103]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[34].  Did not re-place instance Rd_word_reg[34]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[40].  Did not re-place instance Rd_word_reg[40]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[65].  Did not re-place instance Rd_word_reg[65]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[75].  Did not re-place instance Rd_word_reg[75]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/m0_i_19_n_0.  Did not re-place instance tcma/m0_i_19
INFO: [Physopt 32-662] Processed net tcma/m0_i_9_n_0.  Did not re-place instance tcma/m0_i_9
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[5].  Did not re-place instance tcma/Time_o_reg[5]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[110].  Did not re-place instance Rd_word_reg[110]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[119].  Did not re-place instance Rd_word_reg[119]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[66].  Did not re-place instance Rd_word_reg[66]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[76].  Did not re-place instance Rd_word_reg[76]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[7].  Did not re-place instance Rd_word_reg[7]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[85].  Did not re-place instance Rd_word_reg[85]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[87].  Did not re-place instance Rd_word_reg[87]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[97].  Did not re-place instance Rd_word_reg[97]
INFO: [Physopt 32-662] Processed net tcma/m0_i_16_n_0.  Did not re-place instance tcma/m0_i_16
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[108].  Did not re-place instance Rd_word_reg[108]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[113].  Did not re-place instance Rd_word_reg[113]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[20].  Did not re-place instance Rd_word_reg[20]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[26].  Did not re-place instance Rd_word_reg[26]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[30].  Did not re-place instance Rd_word_reg[30]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[73].  Did not re-place instance Rd_word_reg[73]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_38_n_0.  Did not re-place instance C_vertex/V_str_i_38
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net tcma/m0_i_22_n_0.  Did not re-place instance tcma/m0_i_22
INFO: [Physopt 32-662] Processed net tcma/mt_cou_reg[0]_4[0].  Did not re-place instance tcma/m0_i_1__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_37_n_0.  Did not re-place instance C_vertex/V_str_i_37
INFO: [Physopt 32-662] Processed net tcma/m0_i_15_n_0.  Did not re-place instance tcma/m0_i_15
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[11].  Did not re-place instance tcma/Avg_reg[11]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[4].  Did not re-place instance tcma/Avg_reg[4]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[5].  Did not re-place instance tcma/Avg_reg[5]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_34_n_0.  Did not re-place instance C_vertex/V_str_i_34
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[0].  Did not re-place instance tcma/Avg_reg[0]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[12].  Did not re-place instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[13].  Did not re-place instance tcma/Avg_reg[13]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[9].  Did not re-place instance tcma/Avg_reg[9]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[8].  Did not re-place instance tcma/Avg_reg[8]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[7].  Did not re-place instance tcma/Avg_reg[7]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[2].  Did not re-place instance tcma/Avg_reg[2]
INFO: [Physopt 32-662] Processed net tcma/m0_i_18_n_0.  Did not re-place instance tcma/m0_i_18
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[1].  Did not re-place instance tcma/Avg_reg[1]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_43_n_0.  Did not re-place instance C_vertex/V_str_i_43
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-662] Processed net tcma/m0_i_12_n_0.  Did not re-place instance tcma/m0_i_12
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_18_n_0.  Did not re-place instance C_vertex/V_str_i_18
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[47].  Did not re-place instance Rd_word_reg[47]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[52].  Did not re-place instance Rd_word_reg[52]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[57].  Did not re-place instance Rd_word_reg[57]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[90].  Did not re-place instance Rd_word_reg[90]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[91].  Did not re-place instance Rd_word_reg[91]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[92].  Did not re-place instance Rd_word_reg[92]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[93].  Did not re-place instance Rd_word_reg[93]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[94].  Did not re-place instance Rd_word_reg[94]
INFO: [Physopt 32-662] Processed net tcmc/Time_o_reg[15]_0[15].  Did not re-place instance tcmc/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net tcma/inc351_out.  Did not re-place instance tcma/count[0]_i_1__28
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[6].  Re-placed instance tcma/Time_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[0].  Did not re-place instance tcma/Time_o_reg[0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt[0][4]_i_1__13_n_0.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt[0][4]_i_1__13
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/edge_0.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt[0][4]_i_2__13
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[9].  Re-placed instance tcma/Time_o_reg[9]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[0][0].  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[0][0]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_36_n_0.  Did not re-place instance C_vertex/V_str_i_36
INFO: [Physopt 32-662] Processed net tcma/m0_i_8_n_0.  Did not re-place instance tcma/m0_i_8
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[12].  Re-placed instance tcma/Time_o_reg[12]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[3].  Did not re-place instance tcma/Time_o_reg[3]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_33_n_0.  Did not re-place instance C_vertex/V_str_i_33
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_39_n_0.  Did not re-place instance C_vertex/V_str_i_39
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[37].  Did not re-place instance Rd_word_reg[37]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[38].  Did not re-place instance Rd_word_reg[38]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[39].  Did not re-place instance Rd_word_reg[39]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[63].  Did not re-place instance Rd_word_reg[63]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[64].  Did not re-place instance Rd_word_reg[64]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[67].  Did not re-place instance Rd_word_reg[67]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[68].  Did not re-place instance Rd_word_reg[68]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[71].  Did not re-place instance Rd_word_reg[71]
INFO: [Physopt 32-662] Processed net C_orC/D[0].  Did not re-place instance C_orC/T_o_i_1__2
INFO: [Physopt 32-662] Processed net tcma/AmplAO[9].  Did not re-place instance tcma/AmplO_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/m0_i_14_n_0.  Did not re-place instance tcma/m0_i_14
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[15].  Did not re-place instance tcma/Time_o_reg[15]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/eqOp.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/l_rdy_i_1__13
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/sig_stable_cou_reg[2]_109[2].  Re-placed instance tcmc/HDMIA[4].HDMI_RX/sig_stable_cou_reg[2][2]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/link_rdy.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/l_rdy_reg
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/status_bits[22]_i_1__13_n_0.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/status_bits[22]_i_1__13
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt[3][4]_i_1__7_n_0.  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt[3][4]_i_1__7
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[3]_194[0].  Re-placed instance tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[3][0]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt[3]17_out.  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt[3][4]_i_5__7
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/p_0_in49_in.  Re-placed instance tcma/HDMIA[8].HDMI_RX/status_bits[29]_i_1__7
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/status_bits[29]_i_2__7_n_0.  Re-placed instance tcma/HDMIA[8].HDMI_RX/status_bits[29]_i_2__7
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Re-placed instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[101].  Did not re-place instance Rd_word_reg[101]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[105].  Did not re-place instance Rd_word_reg[105]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[111].  Did not re-place instance Rd_word_reg[111]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[114].  Did not re-place instance Rd_word_reg[114]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[127].  Did not re-place instance Rd_word_reg[127]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[18].  Did not re-place instance Rd_word_reg[18]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[70].  Did not re-place instance Rd_word_reg[70]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[88].  Did not re-place instance Rd_word_reg[88]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[29].  Did not re-place instance Rd_word_reg[29]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[31].  Did not re-place instance Rd_word_reg[31]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[33].  Did not re-place instance Rd_word_reg[33]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[35].  Did not re-place instance Rd_word_reg[35]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[36].  Did not re-place instance Rd_word_reg[36]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[6].  Did not re-place instance Rd_word_reg[6]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[95].  Did not re-place instance Rd_word_reg[95]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[96].  Did not re-place instance Rd_word_reg[96]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_32_n_0.  Did not re-place instance C_vertex/V_str_i_32
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/m0_i_10_n_0.  Did not re-place instance tcma/m0_i_10
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_44_n_0.  Did not re-place instance C_vertex/V_str_i_44
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[0].  Did not re-place instance Rd_word_reg[0]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[117].  Did not re-place instance Rd_word_reg[117]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[11].  Did not re-place instance Rd_word_reg[11]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[22].  Did not re-place instance Rd_word_reg[22]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[28].  Did not re-place instance Rd_word_reg[28]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[4].  Did not re-place instance Rd_word_reg[4]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[5].  Did not re-place instance Rd_word_reg[5]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[9].  Did not re-place instance Rd_word_reg[9]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/ph_cnt[0]148_out.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/ph_cnt[0][4]_i_5__1
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[11].  Did not re-place instance tcma/Time_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/status_bits[5]_i_1__1_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/status_bits[5]_i_1__1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_46_n_0.  Did not re-place instance C_vertex/V_str_i_46
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[118].  Did not re-place instance Rd_word_reg[118]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[19].  Did not re-place instance Rd_word_reg[19]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[60].  Did not re-place instance Rd_word_reg[60]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[61].  Did not re-place instance Rd_word_reg[61]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[62].  Did not re-place instance Rd_word_reg[62]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[80].  Did not re-place instance Rd_word_reg[80]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[98].  Did not re-place instance Rd_word_reg[98]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[99].  Did not re-place instance Rd_word_reg[99]
INFO: [Physopt 32-662] Processed net tcma/inc_repN.  Did not re-place instance tcma/count[0]_i_1__27_replica
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[104].  Did not re-place instance Rd_word_reg[104]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[106].  Did not re-place instance Rd_word_reg[106]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[107].  Did not re-place instance Rd_word_reg[107]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[109].  Did not re-place instance Rd_word_reg[109]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[115].  Did not re-place instance Rd_word_reg[115]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[14].  Did not re-place instance Rd_word_reg[14]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[25].  Did not re-place instance Rd_word_reg[25]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[89].  Did not re-place instance Rd_word_reg[89]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[3].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/PLL1_i_8_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_8
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/psincdec.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_2
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[4].  Did not re-place instance tcma/Time_o_reg[4]
INFO: [Physopt 32-661] Optimized 45 nets.  Re-placed 45 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 45 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 45 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15394 ; free virtual = 53945
Phase 9 Single Cell Placement Optimization | Checksum: 282242253

Time (s): cpu = 00:16:07 ; elapsed = 00:04:16 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15398 ; free virtual = 53949

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_2__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_2/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_3__0_n_0.  Did not re-place instance tcma/m0_i_3__0/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_7_n_0.  Did not re-place instance tcma/m0_i_7/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942
Phase 10 Multi Cell Placement Optimization | Checksum: 2314869d6

Time (s): cpu = 00:16:18 ; elapsed = 00:04:18 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942
Phase 11 Rewire | Checksum: 2314869d6

Time (s): cpu = 00:16:18 ; elapsed = 00:04:18 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[7] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[13] was not replicated.
INFO: [Physopt 32-571] Net tcmc/Time_o_reg[15]_0[15] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[9] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[3] was not replicated.
INFO: [Physopt 32-571] Net C_orC/D[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[15] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[6] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[11] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[6] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[4] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[2] was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0 was not replicated.
INFO: [Physopt 32-571] Net m_cr/CC_str_reg was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[1].HDMI_RX/edge_3 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[1].HDMI_RX/ph_cnt[3][4]_i_1__10_n_0 was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/read_trigger18_out was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[31]_0[3] was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[8].HDMI_RX/edge_0 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[5].HDMI_RX/edge_1 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[7].HDMI_RX/TD_bpos was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[5].HDMI_RX/ph_cnt[1][4]_i_1__14_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[7].HDMI_RX/R68_out was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[7].HDMI_RX/p_0_in64_in was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 2314869d6

Time (s): cpu = 00:16:18 ; elapsed = 00:04:19 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 2314869d6

Time (s): cpu = 00:16:18 ; elapsed = 00:04:19 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net tcma/inc355_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15391 ; free virtual = 53942
Phase 14 Fanout Optimization | Checksum: 2044857d7

Time (s): cpu = 00:16:23 ; elapsed = 00:04:20 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15388 ; free virtual = 53939

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_2__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_2
INFO: [Physopt 32-662] Processed net tcma/m0_i_21_n_0.  Did not re-place instance tcma/m0_i_21
INFO: [Physopt 32-662] Processed net tcma/m0_i_3__0_n_0.  Did not re-place instance tcma/m0_i_3__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_7_n_0.  Did not re-place instance tcma/m0_i_7
INFO: [Physopt 32-662] Processed net tcma/m0_i_17_n_0.  Did not re-place instance tcma/m0_i_17
INFO: [Physopt 32-662] Processed net tcma/AmplAO[11].  Did not re-place instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/m0_i_13_n_0.  Did not re-place instance tcma/m0_i_13
INFO: [Physopt 32-662] Processed net tcma/mt_cou_reg[0]_7[0].  Did not re-place instance tcma/Rd_word[155]_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplI_o_reg[15]_0[0].  Did not re-place instance tcma/Rd_word[7]_i_1
INFO: [Physopt 32-662] Processed net tcma/Rd_word[155]_i_2_n_0.  Did not re-place instance tcma/Rd_word[155]_i_2
INFO: [Physopt 32-662] Processed net tcma/Rd_word[7]_i_3_n_0.  Did not re-place instance tcma/Rd_word[7]_i_3
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[42].  Did not re-place instance Rd_word_reg[42]
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[6].  Did not re-place instance tcma/Avg_reg[6]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_19_n_0.  Did not re-place instance C_vertex/V_str_i_19
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[120].  Did not re-place instance Rd_word_reg[120]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[21].  Did not re-place instance Rd_word_reg[21]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[48].  Did not re-place instance Rd_word_reg[48]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[50].  Did not re-place instance Rd_word_reg[50]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[51].  Did not re-place instance Rd_word_reg[51]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[53].  Did not re-place instance Rd_word_reg[53]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[56].  Did not re-place instance Rd_word_reg[56]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[78].  Did not re-place instance Rd_word_reg[78]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[10].  Did not re-place instance Rd_word_reg[10]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[116].  Did not re-place instance Rd_word_reg[116]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[122].  Did not re-place instance Rd_word_reg[122]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[13].  Did not re-place instance Rd_word_reg[13]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[155].  Did not re-place instance Rd_word_reg[155]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[16].  Did not re-place instance Rd_word_reg[16]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[2].  Did not re-place instance Rd_word_reg[2]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[43].  Did not re-place instance Rd_word_reg[43]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[44].  Did not re-place instance Rd_word_reg[44]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[45].  Did not re-place instance Rd_word_reg[45]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[55].  Did not re-place instance Rd_word_reg[55]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[72].  Did not re-place instance Rd_word_reg[72]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[83].  Did not re-place instance Rd_word_reg[83]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[84].  Did not re-place instance Rd_word_reg[84]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[8].  Did not re-place instance Rd_word_reg[8]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[10].  Did not re-place instance tcma/Avg_reg[10]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[3].  Did not re-place instance tcma/Avg_reg[3]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[102].  Did not re-place instance Rd_word_reg[102]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[1].  Did not re-place instance Rd_word_reg[1]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[32].  Did not re-place instance Rd_word_reg[32]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[3].  Did not re-place instance Rd_word_reg[3]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[74].  Did not re-place instance Rd_word_reg[74]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[77].  Did not re-place instance Rd_word_reg[77]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[81].  Did not re-place instance Rd_word_reg[81]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[82].  Did not re-place instance Rd_word_reg[82]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[100].  Did not re-place instance Rd_word_reg[100]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[121].  Did not re-place instance Rd_word_reg[121]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[123].  Did not re-place instance Rd_word_reg[123]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[124].  Did not re-place instance Rd_word_reg[124]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[125].  Did not re-place instance Rd_word_reg[125]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[126].  Did not re-place instance Rd_word_reg[126]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[24].  Did not re-place instance Rd_word_reg[24]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[58].  Did not re-place instance Rd_word_reg[58]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_20_n_0.  Did not re-place instance tcma/m0_i_20
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[112].  Did not re-place instance Rd_word_reg[112]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[12].  Did not re-place instance Rd_word_reg[12]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[17].  Did not re-place instance Rd_word_reg[17]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[27].  Did not re-place instance Rd_word_reg[27]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[46].  Did not re-place instance Rd_word_reg[46]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[49].  Did not re-place instance Rd_word_reg[49]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[54].  Did not re-place instance Rd_word_reg[54]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[86].  Did not re-place instance Rd_word_reg[86]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-662] Processed net C_orA/trig_mod_reg[11].  Did not re-place instance C_orA/Rd_word[155]_i_3
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[103].  Did not re-place instance Rd_word_reg[103]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[34].  Did not re-place instance Rd_word_reg[34]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[40].  Did not re-place instance Rd_word_reg[40]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[65].  Did not re-place instance Rd_word_reg[65]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[75].  Did not re-place instance Rd_word_reg[75]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/m0_i_19_n_0.  Did not re-place instance tcma/m0_i_19
INFO: [Physopt 32-662] Processed net tcma/m0_i_9_n_0.  Did not re-place instance tcma/m0_i_9
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[110].  Did not re-place instance Rd_word_reg[110]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[119].  Did not re-place instance Rd_word_reg[119]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[66].  Did not re-place instance Rd_word_reg[66]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[76].  Did not re-place instance Rd_word_reg[76]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[7].  Did not re-place instance Rd_word_reg[7]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[85].  Did not re-place instance Rd_word_reg[85]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[87].  Did not re-place instance Rd_word_reg[87]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[97].  Did not re-place instance Rd_word_reg[97]
INFO: [Physopt 32-662] Processed net tcma/m0_i_16_n_0.  Did not re-place instance tcma/m0_i_16
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[108].  Did not re-place instance Rd_word_reg[108]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[113].  Did not re-place instance Rd_word_reg[113]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[20].  Did not re-place instance Rd_word_reg[20]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[26].  Did not re-place instance Rd_word_reg[26]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[30].  Did not re-place instance Rd_word_reg[30]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[73].  Did not re-place instance Rd_word_reg[73]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_38_n_0.  Did not re-place instance C_vertex/V_str_i_38
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net tcma/m0_i_22_n_0.  Did not re-place instance tcma/m0_i_22
INFO: [Physopt 32-662] Processed net tcma/mt_cou_reg[0]_4[0].  Did not re-place instance tcma/m0_i_1__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_37_n_0.  Did not re-place instance C_vertex/V_str_i_37
INFO: [Physopt 32-662] Processed net tcma/m0_i_15_n_0.  Did not re-place instance tcma/m0_i_15
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[11].  Did not re-place instance tcma/Avg_reg[11]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[4].  Did not re-place instance tcma/Avg_reg[4]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[5].  Did not re-place instance tcma/Avg_reg[5]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_34_n_0.  Did not re-place instance C_vertex/V_str_i_34
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[0].  Did not re-place instance tcma/Avg_reg[0]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[12].  Did not re-place instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[13].  Did not re-place instance tcma/Avg_reg[13]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[9].  Did not re-place instance tcma/Avg_reg[9]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[8].  Did not re-place instance tcma/Avg_reg[8]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[7].  Did not re-place instance tcma/Avg_reg[7]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[2].  Did not re-place instance tcma/Avg_reg[2]
INFO: [Physopt 32-662] Processed net tcma/m0_i_18_n_0.  Did not re-place instance tcma/m0_i_18
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[1].  Did not re-place instance tcma/Avg_reg[1]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_43_n_0.  Did not re-place instance C_vertex/V_str_i_43
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-662] Processed net tcma/m0_i_12_n_0.  Did not re-place instance tcma/m0_i_12
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_18_n_0.  Did not re-place instance C_vertex/V_str_i_18
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[47].  Did not re-place instance Rd_word_reg[47]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[52].  Did not re-place instance Rd_word_reg[52]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[57].  Did not re-place instance Rd_word_reg[57]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[90].  Did not re-place instance Rd_word_reg[90]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[91].  Did not re-place instance Rd_word_reg[91]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[92].  Did not re-place instance Rd_word_reg[92]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[93].  Did not re-place instance Rd_word_reg[93]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[94].  Did not re-place instance Rd_word_reg[94]
INFO: [Physopt 32-662] Processed net tcmc/Time_o_reg[15]_0[15].  Did not re-place instance tcmc/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net tcma/inc351_out.  Did not re-place instance tcma/count[0]_i_1__28
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[0].  Did not re-place instance tcma/Time_o_reg[0]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_36_n_0.  Did not re-place instance C_vertex/V_str_i_36
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[9].  Did not re-place instance tcma/Time_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/m0_i_8_n_0.  Did not re-place instance tcma/m0_i_8
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[3].  Did not re-place instance tcma/Time_o_reg[3]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_33_n_0.  Did not re-place instance C_vertex/V_str_i_33
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_39_n_0.  Did not re-place instance C_vertex/V_str_i_39
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[37].  Did not re-place instance Rd_word_reg[37]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[38].  Did not re-place instance Rd_word_reg[38]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[39].  Did not re-place instance Rd_word_reg[39]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[63].  Did not re-place instance Rd_word_reg[63]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[64].  Did not re-place instance Rd_word_reg[64]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[67].  Did not re-place instance Rd_word_reg[67]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[68].  Did not re-place instance Rd_word_reg[68]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[71].  Did not re-place instance Rd_word_reg[71]
INFO: [Physopt 32-662] Processed net C_orC/D[0].  Did not re-place instance C_orC/T_o_i_1__2
INFO: [Physopt 32-662] Processed net tcma/AmplAO[9].  Did not re-place instance tcma/AmplO_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/m0_i_14_n_0.  Did not re-place instance tcma/m0_i_14
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[15].  Did not re-place instance tcma/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[101].  Did not re-place instance Rd_word_reg[101]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[105].  Did not re-place instance Rd_word_reg[105]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[111].  Did not re-place instance Rd_word_reg[111]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[114].  Did not re-place instance Rd_word_reg[114]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[127].  Did not re-place instance Rd_word_reg[127]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[18].  Did not re-place instance Rd_word_reg[18]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[70].  Did not re-place instance Rd_word_reg[70]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[88].  Did not re-place instance Rd_word_reg[88]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[29].  Did not re-place instance Rd_word_reg[29]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[31].  Did not re-place instance Rd_word_reg[31]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[33].  Did not re-place instance Rd_word_reg[33]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[35].  Did not re-place instance Rd_word_reg[35]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[36].  Did not re-place instance Rd_word_reg[36]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[6].  Did not re-place instance Rd_word_reg[6]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[95].  Did not re-place instance Rd_word_reg[95]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[96].  Did not re-place instance Rd_word_reg[96]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_32_n_0.  Did not re-place instance C_vertex/V_str_i_32
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/m0_i_10_n_0.  Did not re-place instance tcma/m0_i_10
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_44_n_0.  Did not re-place instance C_vertex/V_str_i_44
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[0].  Did not re-place instance Rd_word_reg[0]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[117].  Did not re-place instance Rd_word_reg[117]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[11].  Did not re-place instance Rd_word_reg[11]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[22].  Did not re-place instance Rd_word_reg[22]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[28].  Did not re-place instance Rd_word_reg[28]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[4].  Did not re-place instance Rd_word_reg[4]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[5].  Did not re-place instance Rd_word_reg[5]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[9].  Did not re-place instance Rd_word_reg[9]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[11].  Did not re-place instance tcma/Time_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[6].  Did not re-place instance tcma/Time_o_reg[6]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_46_n_0.  Did not re-place instance C_vertex/V_str_i_46
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[118].  Did not re-place instance Rd_word_reg[118]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[19].  Did not re-place instance Rd_word_reg[19]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[60].  Did not re-place instance Rd_word_reg[60]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[61].  Did not re-place instance Rd_word_reg[61]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[62].  Did not re-place instance Rd_word_reg[62]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[80].  Did not re-place instance Rd_word_reg[80]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[98].  Did not re-place instance Rd_word_reg[98]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[99].  Did not re-place instance Rd_word_reg[99]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[104].  Did not re-place instance Rd_word_reg[104]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[106].  Did not re-place instance Rd_word_reg[106]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[107].  Did not re-place instance Rd_word_reg[107]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[109].  Did not re-place instance Rd_word_reg[109]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[115].  Did not re-place instance Rd_word_reg[115]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[14].  Did not re-place instance Rd_word_reg[14]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[25].  Did not re-place instance Rd_word_reg[25]
INFO: [Physopt 32-662] Processed net Rd_word_reg_n_0_[89].  Did not re-place instance Rd_word_reg[89]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[4].  Did not re-place instance tcma/Time_o_reg[4]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_45_n_0.  Did not re-place instance C_vertex/V_str_i_45
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[3].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_42_n_0.  Did not re-place instance C_vertex/V_str_i_42
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_11
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/PLL1_i_8_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_8
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/psincdec.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_2
INFO: [Physopt 32-662] Processed net m_cr/CC_str_reg.  Did not re-place instance m_cr/m0_i_6__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_4__0_n_0.  Did not re-place instance tcma/m0_i_4__0
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger18_out.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_2
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/hb_reject_cmd_i_1_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/hb_reject_cmd_i_1
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_3_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_3
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_51_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/read_trigger_cmd_i_51
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/hb_reject_cmd_reg_n_0.  Did not re-place instance FitGbtPrg/Event_Selector_comp/hb_reject_cmd_reg
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[2].HDMI_RX/TTsr[0][7]_i_2__11_n_0.  Did not re-place instance tcmc/HDMIA[2].HDMI_RX/TTsr[0][7]_i_2__11
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[2].HDMI_RX/p_1_in58_in.  Did not re-place instance tcmc/HDMIA[2].HDMI_RX/TTsr_reg[0][7]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_40_n_0.  Did not re-place instance C_vertex/V_str_i_40
INFO: [Physopt 32-662] Processed net las_o.  Did not re-place instance las_o_reg
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[7].HDMI_RX/TD_bpos.  Did not re-place instance tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_1__16
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt[1][4]_i_1__14_n_0.  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/ph_cnt[1][4]_i_1__14
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_4__16_n_0.  Did not re-place instance tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_4__16
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[14].  Did not re-place instance tcma/Time_o_reg[14]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_18__16_n_0.  Did not re-place instance tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_18__16
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_19__16_n_0.  Did not re-place instance tcmc/HDMIA[7].HDMI_RX/TD_bpos[2]_i_19__16
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[1][0].  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[1][0]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[1][1].  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[1][1]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[1][2].  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[1][2]
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15355 ; free virtual = 53905
Phase 15 Single Cell Placement Optimization | Checksum: 22d2a3fb5

Time (s): cpu = 00:22:57 ; elapsed = 00:05:36 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15354 ; free virtual = 53905

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_2__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_2/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_3__0_n_0.  Did not re-place instance tcma/m0_i_3__0/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_7_n_0.  Did not re-place instance tcma/m0_i_7/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15322 ; free virtual = 53872
Phase 16 Multi Cell Placement Optimization | Checksum: 251697f5c

Time (s): cpu = 00:23:07 ; elapsed = 00:05:39 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15322 ; free virtual = 53872

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15322 ; free virtual = 53872
Phase 17 Rewire | Checksum: 251697f5c

Time (s): cpu = 00:23:07 ; elapsed = 00:05:39 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15321 ; free virtual = 53872

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net tcmc/Time_o_reg[15]_0[15] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[5] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[7] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[14] was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[2].HDMI_RX/dl_ce0_reg_n_0 was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/read_trigger18_out was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[4].HDMI_RX/sig_stable_cou[2][5]_i_1__3_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/TD_bpos was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[4].HDMI_RX/sig_stable_cou[0][5]_i_4__3_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/TD_bpos[2]_i_4__6_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/TD_bpos[2]_i_18__6_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/R73_out was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/p_0_in69_in was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[4].HDMI_RX/sync_err_4 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[9].HDMI_RX/edge_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/ph_cnt[0][4]_i_1__6_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[9].HDMI_RX/ph_cnt[0][4]_i_1__18_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/ph_cnt[0]148_out was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/sig_loss_cou_reg[0]_167[3] was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[7].HDMI_RX/status_bits[5]_i_1__6_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[3].HDMI_RX/ph_cnt[0][4]_i_1__12_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[3].HDMI_RX/edge_0 was not replicated.
INFO: [Physopt 32-571] Net tcmc/HDMIA[1].HDMI_RX/ph_cnt[0][4]_i_1__10_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 251697f5c

Time (s): cpu = 00:23:07 ; elapsed = 00:05:39 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15321 ; free virtual = 53872

Phase 19 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg. 16 registers were pushed in.
INFO: [Physopt 32-665] Processed cell MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg. 14 registers were pushed in.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 30 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15321 ; free virtual = 53872
Phase 19 DSP Register Optimization | Checksum: 1b7949689

Time (s): cpu = 00:23:08 ; elapsed = 00:05:39 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15321 ; free virtual = 53872

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell m_crC/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-665] Processed cell bc_m/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 2 new cells, deleted 18 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15429 ; free virtual = 54013
Phase 20 BRAM Register Optimization | Checksum: 17940c5ce

Time (s): cpu = 00:23:12 ; elapsed = 00:05:41 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15427 ; free virtual = 54013

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 17940c5ce

Time (s): cpu = 00:23:12 ; elapsed = 00:05:41 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15425 ; free virtual = 54013

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 17940c5ce

Time (s): cpu = 00:23:12 ; elapsed = 00:05:41 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15422 ; free virtual = 54014

Phase 23 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024
Phase 23 DSP Register Optimization | Checksum: 22ea507e6

Time (s): cpu = 00:23:44 ; elapsed = 00:05:47 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 22ea507e6

Time (s): cpu = 00:23:44 ; elapsed = 00:05:47 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 22ea507e6

Time (s): cpu = 00:23:44 ; elapsed = 00:05:47 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 22ea507e6

Time (s): cpu = 00:23:44 ; elapsed = 00:05:47 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 22 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 194 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 194 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.058 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024
Phase 27 Critical Pin Optimization | Checksum: 22ea507e6

Time (s): cpu = 00:23:44 ; elapsed = 00:05:48 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15455 ; free virtual = 54024

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net tcma/HDMIA[0].HDMI_RX/mt_cou_reg[2]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.058 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026
Phase 28 Very High Fanout Optimization | Checksum: 2c4e68bd7

Time (s): cpu = 00:23:50 ; elapsed = 00:05:49 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026
Phase 29 Single Cell Placement Optimization | Checksum: 2c4e68bd7

Time (s): cpu = 00:23:50 ; elapsed = 00:05:49 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026
Phase 30 Multi Cell Placement Optimization | Checksum: 2c4e68bd7

Time (s): cpu = 00:23:50 ; elapsed = 00:05:49 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 2c4e68bd7

Time (s): cpu = 00:23:50 ; elapsed = 00:05:49 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.058 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.058 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 2c4e68bd7

Time (s): cpu = 00:23:51 ; elapsed = 00:05:49 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 2c4e68bd7

Time (s): cpu = 00:23:51 ; elapsed = 00:05:49 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15457 ; free virtual = 54026

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.058 | TNS=0.000 | WHS=-2.388 | THS=-200.193 |
INFO: [Physopt 32-45] Identified 166 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 158 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 160 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.058 | TNS=0.000 | WHS=-0.250 | THS=-79.083 |
Phase 34 Hold Fix Optimization | Checksum: 16bd4e33b

Time (s): cpu = 00:23:58 ; elapsed = 00:05:52 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15437 ; free virtual = 54007
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15437 ; free virtual = 54007
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.058 | TNS=0.000 | WHS=-0.250 | THS=-79.083 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |           32  |              0  |                    15  |          12  |           3  |  00:00:34  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                   151  |           0  |           3  |  00:04:50  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:07  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           3  |           3  |  00:00:02  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |             30  |                     2  |           0  |           2  |  00:00:06  |
|  BRAM Register           |          0.000  |          0.000  |            2  |             18  |                     3  |           0  |           2  |  00:00:02  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.099  |          0.041  |            0  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.099  |          0.041  |           36  |             48  |                   179  |          15  |          30  |  00:05:43  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          2.138  |        121.110  |         160  |          0  |             158  |           0  |           1  |  00:00:01  |
|  Total                      |          2.138  |        121.110  |         160  |          0  |             158  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15437 ; free virtual = 54007
Ending Physical Synthesis Task | Checksum: 1c996062d

Time (s): cpu = 00:23:58 ; elapsed = 00:05:52 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15437 ; free virtual = 54006
INFO: [Common 17-83] Releasing license: Implementation
1023 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:24:11 ; elapsed = 00:05:57 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15463 ; free virtual = 54033
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15463 ; free virtual = 54033
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15387 ; free virtual = 54014
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 15428 ; free virtual = 54013
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 34a4665c ConstDB: 0 ShapeSum: ea5d0d46 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 161c320e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17108 ; free virtual = 55706
Post Restoration Checksum: NetGraph: 9bebbb5c NumContArr: c5d76586 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 161c320e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17121 ; free virtual = 55720

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 161c320e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17078 ; free virtual = 55677

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 161c320e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17078 ; free virtual = 55677
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 194d75c21

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17055 ; free virtual = 55654
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.098 | TNS=-0.098 | WHS=-0.452 | THS=-1505.990|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a37cdd24

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16997 ; free virtual = 55596
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.098 | TNS=-0.022 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fabf3542

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16992 ; free virtual = 55591
Phase 2 Router Initialization | Checksum: d15f901b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16991 ; free virtual = 55590

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43086
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43085
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19dadc0d6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 16757 ; free virtual = 55356

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6445
 Number of Nodes with overlaps = 1262
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.084 | TNS=-0.163 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fd4d2be0

Time (s): cpu = 00:01:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17644 ; free virtual = 56258

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.064 | TNS=-0.134 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 264dd1bed

Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17644 ; free virtual = 56258

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.148 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 11b78145e

Time (s): cpu = 00:02:08 ; elapsed = 00:01:07 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17648 ; free virtual = 56262

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.064 | TNS=-0.144 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 10dc520ed

Time (s): cpu = 00:02:11 ; elapsed = 00:01:10 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17652 ; free virtual = 56266
Phase 4 Rip-up And Reroute | Checksum: 10dc520ed

Time (s): cpu = 00:02:11 ; elapsed = 00:01:10 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17652 ; free virtual = 56266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 180d3d8d0

Time (s): cpu = 00:02:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17654 ; free virtual = 56268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 197ca4fdb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17653 ; free virtual = 56267

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197ca4fdb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17653 ; free virtual = 56267
Phase 5 Delay and Skew Optimization | Checksum: 197ca4fdb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17653 ; free virtual = 56267

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b60d8968

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17654 ; free virtual = 56268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1014395e0

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17653 ; free virtual = 56267
Phase 6 Post Hold Fix | Checksum: 1014395e0

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17653 ; free virtual = 56267

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.58794 %
  Global Horizontal Routing Utilization  = 7.86888 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14d1fc4f8

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17653 ; free virtual = 56267

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14d1fc4f8

Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17652 ; free virtual = 56265

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 144479b6e

Time (s): cpu = 00:02:22 ; elapsed = 00:01:15 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17646 ; free virtual = 56260

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 16bc9f636

Time (s): cpu = 00:02:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17620 ; free virtual = 56234
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:35 ; elapsed = 00:01:18 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17797 ; free virtual = 56411

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1047 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:22 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17797 ; free virtual = 56411
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17797 ; free virtual = 56411
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17704 ; free virtual = 56391
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3557.785 ; gain = 0.000 ; free physical = 17772 ; free virtual = 56407
Command: write_bitstream -force tcm.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'tri_mode_ethernet_mac_0' (tri_mode_ethernet_mac_0_block) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a hardware_evaluation license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive multiplier stage MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal ipbus_module/clocks/pll/inst/clkout2_PLL125 on the ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 pin of ipbus_module/clocks/pll/inst/plle2_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 129 net(s) have no routable loads. The problem bus(es) and/or net(s) are PM_SC[5].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[9].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[6].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[0].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[5].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[1].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[8].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[1].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[2].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[8].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[2].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fl_upg/BF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 117 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "DD2AF9A3" for option USR_ACCESS
TIMESTAMP = Wed Oct 27 15:38:35 2021

Creating bitmap...
Creating bitstream...
Writing bitstream ./tcm.bit...
Writing bitstream ./tcm.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
1058 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3846.898 ; gain = 0.000 ; free physical = 17735 ; free virtual = 56383
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 15:38:42 2021...
[Wed Oct 27 15:38:47 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:06:35 ; elapsed = 00:21:08 . Memory (MB): peak = 2310.375 ; gain = 0.000 ; free physical = 19680 ; free virtual = 58328
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2310.375 ; gain = 0.000 ; free physical = 19595 ; free virtual = 58242
INFO: [Netlist 29-17] Analyzing 2132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2799.715 ; gain = 42.008 ; free physical = 18904 ; free virtual = 57551
Restored from archive | CPU: 1.820000 secs | Memory: 52.958824 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2799.715 ; gain = 42.008 ; free physical = 18904 ; free virtual = 57551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.715 ; gain = 0.000 ; free physical = 18908 ; free virtual = 57555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 80 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2799.715 ; gain = 489.340 ; free physical = 18908 ; free virtual = 57555
# report_timing_summary -file impl_1_timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 15:39:05 2021...
