
---------- Begin Simulation Statistics ----------
final_tick                                 8516178000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 813484                       # Number of bytes of host memory used
host_op_rate                                   105884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   179.19                       # Real time elapsed on the host
host_tick_rate                               47526664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973113                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008516                       # Number of seconds simulated
sim_ticks                                  8516178000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11938142                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7250596                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973113                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.703236                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.703236                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    486498                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   263134                       # number of floating regfile writes
system.cpu.idleCycles                         1562798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               308046                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2512330                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.429994                       # Inst execution rate
system.cpu.iew.exec_refs                      4940085                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1810782                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1139860                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3487146                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1427                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             26628                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2072787                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27054125                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3129303                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            468995                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24356170                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5846                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430340                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 262688                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438593                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4160                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       224772                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          83274                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26985863                       # num instructions consuming a value
system.cpu.iew.wb_count                      24070234                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638069                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17218837                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.413206                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24208595                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34489066                       # number of integer regfile reads
system.cpu.int_regfile_writes                19234387                       # number of integer regfile writes
system.cpu.ipc                               0.587118                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.587118                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            448864      1.81%      1.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19120294     77.02%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14219      0.06%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7037      0.03%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17881      0.07%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3565      0.01%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                37421      0.15%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22913      0.09%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61054      0.25%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4080      0.02%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              32      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             141      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             49      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3101486     12.49%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1663473      6.70%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123722      0.50%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         198791      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24825165                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  520714                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1012387                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       467235                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             784854                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      336664                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013561                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  268191     79.66%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    779      0.23%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    215      0.06%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   152      0.05%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   45      0.01%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17437      5.18%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19353      5.75%     90.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22022      6.54%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8470      2.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24192251                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64484861                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23602999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          34354201                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27048527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24825165                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5598                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8081012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             40695                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3604                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9391543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15469559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.604775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.224563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8548261     55.26%     55.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1267425      8.19%     63.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1206813      7.80%     71.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1164593      7.53%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1022717      6.61%     85.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              845622      5.47%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              766750      4.96%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              448167      2.90%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199211      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15469559                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.457530                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            162266                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           225954                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3487146                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2072787                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10740553                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         17032357                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          129825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          960                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808541                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            155                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3453478                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2584226                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            297316                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1487377                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1249107                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             83.980524                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  192293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          225528                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              55254                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           170274                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        34200                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7999378                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            255109                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14282799                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.328389                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.290875                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8877429     62.15%     62.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1530604     10.72%     72.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          793164      5.55%     78.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1135610      7.95%     86.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          468582      3.28%     89.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          249911      1.75%     91.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          175231      1.23%     92.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144062      1.01%     93.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          908206      6.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14282799                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973113                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761633                       # Number of memory references committed
system.cpu.commit.loads                       2352567                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110702                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664118                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879157     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315696     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973113                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        908206                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4153556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4153556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4171597                       # number of overall hits
system.cpu.dcache.overall_hits::total         4171597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       147150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         147150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148223                       # number of overall misses
system.cpu.dcache.overall_misses::total        148223                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3831519997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3831519997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3831519997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3831519997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4300706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4300706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4319820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4319820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26038.192300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26038.192300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25849.699419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25849.699419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.354430                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.285714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66010                       # number of writebacks
system.cpu.dcache.writebacks::total             66010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92114                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92114                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2219325997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2219325997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2244539997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2244539997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021324                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24254.663851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24254.663851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24366.980014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24366.980014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91402                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2767245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2767245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       124290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2867551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2867551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2891535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2891535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23071.457881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23071.457881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        69505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1290548500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1290548500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18567.707359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18567.707359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    963968497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    963968497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42168.350700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42168.350700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    928777497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    928777497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42224.836197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42224.836197                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1073                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1073                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19114                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19114                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          613                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          613                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25214000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25214000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032071                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032071                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41132.137031                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41132.137031                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.052341                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4263923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.390354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.052341                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8731554                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8731554                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7773622                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2857776                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4331213                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                244260                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 262688                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1228624                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 45369                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               29308765                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                194025                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3128576                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1811263                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17072                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1940                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8252705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16181791                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3453478                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1496654                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6887166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  614250                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         13                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2591                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19708                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2576838                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                158998                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15469559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.993916                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.183654                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10505228     67.91%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   246192      1.59%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   297058      1.92%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   312201      2.02%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   435642      2.82%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   382307      2.47%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   303249      1.96%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   306958      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2680724     17.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15469559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.202760                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.950062                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2239006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2239006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2239006                       # number of overall hits
system.cpu.icache.overall_hits::total         2239006                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       337830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         337830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       337830                       # number of overall misses
system.cpu.icache.overall_misses::total        337830                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5209150989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5209150989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5209150989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5209150989                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2576836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2576836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2576836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2576836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131103                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15419.444659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15419.444659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15419.444659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15419.444659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3900                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.926380                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       312163                       # number of writebacks
system.cpu.icache.writebacks::total            312163                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24968                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24968                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24968                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24968                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       312862                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       312862                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       312862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       312862                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4587727994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4587727994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4587727994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4587727994                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.121413                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121413                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.121413                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.121413                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14663.743101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14663.743101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14663.743101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14663.743101                       # average overall mshr miss latency
system.cpu.icache.replacements                 312163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2239006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2239006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       337830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        337830                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5209150989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5209150989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2576836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2576836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15419.444659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15419.444659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24968                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24968                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       312862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       312862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4587727994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4587727994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.121413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14663.743101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14663.743101                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.512766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2551867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            312861                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.156552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.512766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5466533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5466533                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2580356                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         36107                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      201069                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1134579                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2359                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4160                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 663721                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6065                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    885                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8516178000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 262688                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7955950                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1789941                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4424                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4368469                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1088087                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28523315                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13412                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 140124                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16089                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 900066                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              34                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31643806                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    70159997                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 41800972                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    579371                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459475                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10184328                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  85                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    678098                       # count of insts added to the skid buffer
system.cpu.rob.reads                         40293420                       # The number of ROB reads
system.cpu.rob.writes                        55138603                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973113                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               299790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73397                       # number of demand (read+write) hits
system.l2.demand_hits::total                   373187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              299790                       # number of overall hits
system.l2.overall_hits::.cpu.data               73397                       # number of overall hits
system.l2.overall_hits::total                  373187                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18517                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12850                       # number of overall misses
system.l2.overall_misses::.cpu.data             18517                       # number of overall misses
system.l2.overall_misses::total                 31367                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    942972000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1321986500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2264958500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    942972000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1321986500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2264958500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           312640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404554                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          312640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404554                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.041102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077535                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.041102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077535                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73383.035019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71393.125236                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72208.324035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73383.035019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71393.125236                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72208.324035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10116                       # number of writebacks
system.l2.writebacks::total                     10116                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    811921250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1132972000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1944893250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    811921250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1132972000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1944893250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.041102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.041102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63184.533074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61185.505211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62004.439379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63184.533074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61185.505211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62004.439379                       # average overall mshr miss latency
system.l2.replacements                          23272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       312038                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           312038                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       312038                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       312038                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              200                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  200                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              200                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10526                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11301                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    782008500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     782008500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69198.168304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69198.168304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11301                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11301                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    666483250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    666483250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58975.599504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58975.599504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         299790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             299790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    942972000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    942972000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       312640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.041102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73383.035019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73383.035019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    811921250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    811921250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.041102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63184.533074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63184.533074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    539978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    539978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        70087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74830.654102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74830.654102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    466488750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    466488750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64646.445399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64646.445399                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7931.284821                       # Cycle average of tags in use
system.l2.tags.total_refs                      808140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.684592                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.097136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3679.502179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4230.685506                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968174                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5524                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6496840                       # Number of tag accesses
system.l2.tags.data_accesses                  6496840                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000974560500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9503                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10116                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31367                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10116                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10116                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.688119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.763991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.142165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           602     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.658416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.630876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              412     67.99%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.50%     68.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              177     29.21%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2007488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               647424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    235.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8515508500                       # Total gap between requests
system.mem_ctrls.avgGap                     205277.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       822400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1182592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       646080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 96569141.697132214904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 138864171.227985143661                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75865018.321599200368                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12850                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10116                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    387865750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    522289000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 197104389500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30184.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28205.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19484419.68                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       822400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1185088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2007488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       822400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       822400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       647424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       647424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12850                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10116                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10116                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     96569142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    139157260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        235726402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     96569142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     96569142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76022836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76022836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76022836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     96569142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    139157260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       311749238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31328                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10095                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          744                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               322754750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156640000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          910154750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10302.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29052.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23141                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6108                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   217.780919                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.645069                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.324391                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5504     45.23%     45.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3402     27.96%     73.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1183      9.72%     82.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          593      4.87%     87.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          386      3.17%     90.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          227      1.87%     92.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          154      1.27%     94.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          118      0.97%     95.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          602      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12169                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2004992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             646080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              235.433313                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.865018                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43496880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23107755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116082120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25191720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 671801520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2336648880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1302508320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4518837195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.617983                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3362947000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    284180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4869051000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43425480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23073600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107599800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27504180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 671801520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2440108440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1215384480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4528897500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.799300                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3136024500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    284180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5095973500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10116                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13059                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11301                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20066                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2654912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2654912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2654912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31367                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23751500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39208750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            382948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       312163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312862                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       937664                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       275630                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1213294                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     39987328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10107136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50094464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23494                       # Total snoops (count)
system.tol2bus.snoopTraffic                    661632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           428248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 427130     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1118      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             428248                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8516178000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          782443500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         469396290                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138022896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
