{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582927393071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582927393073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 19:03:12 2020 " "Processing started: Fri Feb 28 19:03:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582927393073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582927393073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 --analyze_file=/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 --analyze_file=/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582927393074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582927393576 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "HELLO_FPGA2.v(464) " "Verilog HDL syntax warning at HELLO_FPGA2.v(464): extra block comment delimiter characters /* within block comment" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 464 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1582927393691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr HELLO_FPGA2.v(224) " "Verilog HDL Declaration information at HELLO_FPGA2.v(224): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 224 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582927393692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg HELLO_FPGA2.v(223) " "Verilog HDL Declaration information at HELLO_FPGA2.v(223): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/SYNTH/Synth/HELLO_FPGA2.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1582927393692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1212 " "Peak virtual memory: 1212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582927393710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 19:03:13 2020 " "Processing ended: Fri Feb 28 19:03:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582927393710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582927393710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582927393710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582927393710 ""}
