
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 9106d6b3b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `counter_64_bit_formal'. Setting top module to counter_64_bit_formal.

2.1. Analyzing design hierarchy..
Top module:  \counter_64_bit_formal
Used module:     \counter_64_bit

2.2. Analyzing design hierarchy..
Top module:  \counter_64_bit_formal
Used module:     \counter_64_bit
Removed 0 unused modules.
Module counter_64_bit_formal directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== counter_64_bit_formal ===

   Number of wires:                 57
   Number of wire bits:            435
   Number of public wires:          19
   Number of public wire bits:     334
   Number of ports:                  6
   Number of port bits:            132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add                            1
     $anyinit                       13
     $assert                         5
     $assume                         2
     $eq                             3
     $ff                            10
     $initstate                      1
     $le                             1
     $logic_and                      9
     $logic_not                      7
     $mux                            4
     $not                            2
     counter_64_bit                  1

=== counter_64_bit ===

   Number of wires:                 12
   Number of wire bits:            453
   Number of public wires:           7
   Number of public wire bits:     196
   Number of ports:                  6
   Number of port bits:            132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $anyinit                        1
     $assume                         1
     $mux                            3
     $not                            1

=== design hierarchy ===

   counter_64_bit_formal             1
     counter_64_bit                  1

   Number of wires:                 69
   Number of wire bits:            888
   Number of public wires:          26
   Number of public wire bits:     530
   Number of ports:                 12
   Number of port bits:            264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $add                            2
     $anyinit                       14
     $assert                         5
     $assume                         3
     $eq                             3
     $ff                            10
     $initstate                      1
     $le                             1
     $logic_and                      9
     $logic_not                      7
     $mux                            7
     $not                            3

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module counter_64_bit.
Creating SMT-LIBv2 representation of module counter_64_bit_formal.

End of script. Logfile hash: 1236fc0a47, CPU: user 0.01s system 0.02s, MEM: 16.62 MB peak
Yosys 0.50+56 (git sha1 9106d6b3b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 71% 2x write_smt2 (0 sec), 18% 2x read_rtlil (0 sec), ...
