
SHIFT_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000847c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  08008610  08008610  00009610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c3c  08008c3c  0000a1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c3c  08008c3c  00009c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c44  08008c44  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c44  08008c44  00009c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c48  08008c48  00009c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08008c4c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e4  2**0
                  CONTENTS
 10 .bss          00000258  200001e4  200001e4  0000a1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000043c  2000043c  0000a1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d8b6  00000000  00000000  0000a214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000234e  00000000  00000000  00017aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b90  00000000  00000000  00019e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008f2  00000000  00000000  0001a9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ce3  00000000  00000000  0001b29a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ef87  00000000  00000000  0003cf7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7842  00000000  00000000  0004bf04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00113746  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003fb4  00000000  00000000  0011378c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  00117740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080085f4 	.word	0x080085f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080085f4 	.word	0x080085f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <AHT21_Write>:
uint32_t i2c_RETRY_TIME   = 100;

static I2C_HandleTypeDef *aht21_hi2c = NULL;

static HAL_StatusTypeDef AHT21_Write(uint8_t *data, uint16_t len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	807b      	strh	r3, [r7, #2]
    if (aht21_hi2c == NULL) return HAL_ERROR;
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <AHT21_Write+0x3c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d101      	bne.n	8000eec <AHT21_Write+0x18>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e00d      	b.n	8000f08 <AHT21_Write+0x34>
    return HAL_I2C_Master_Transmit(aht21_hi2c, AHT_21_ADDR, data, len, i2c_RETRY_TIME);
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <AHT21_Write+0x3c>)
 8000eee:	6818      	ldr	r0, [r3, #0]
 8000ef0:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <AHT21_Write+0x40>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <AHT21_Write+0x44>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	887a      	ldrh	r2, [r7, #2]
 8000efc:	9300      	str	r3, [sp, #0]
 8000efe:	4613      	mov	r3, r2
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	f001 fe2b 	bl	8002b5c <HAL_I2C_Master_Transmit>
 8000f06:	4603      	mov	r3, r0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000200 	.word	0x20000200
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000004 	.word	0x20000004

08000f1c <AHT21_Read>:

static HAL_StatusTypeDef AHT21_Read(uint8_t *data, uint16_t len)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	460b      	mov	r3, r1
 8000f26:	807b      	strh	r3, [r7, #2]
    if (aht21_hi2c == NULL) return HAL_ERROR;
 8000f28:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <AHT21_Read+0x3c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d101      	bne.n	8000f34 <AHT21_Read+0x18>
 8000f30:	2301      	movs	r3, #1
 8000f32:	e00d      	b.n	8000f50 <AHT21_Read+0x34>
    return HAL_I2C_Master_Receive(aht21_hi2c, AHT_21_ADDR, data, len, i2c_RETRY_TIME);
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <AHT21_Read+0x3c>)
 8000f36:	6818      	ldr	r0, [r3, #0]
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <AHT21_Read+0x40>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <AHT21_Read+0x44>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	887a      	ldrh	r2, [r7, #2]
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	4613      	mov	r3, r2
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	f001 ff05 	bl	8002d58 <HAL_I2C_Master_Receive>
 8000f4e:	4603      	mov	r3, r0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000200 	.word	0x20000200
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20000004 	.word	0x20000004

08000f64 <AHT21_Init>:

HAL_StatusTypeDef AHT21_Init(I2C_HandleTypeDef *hi2c)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;
    uint8_t buff[1];

    aht21_hi2c = hi2c;
 8000f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8000fe4 <AHT21_Init+0x80>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]

    // Check device presence
    ret = HAL_I2C_IsDeviceReady(aht21_hi2c, AHT_21_ADDR, 2, i2c_RETRY_TIME);
 8000f72:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe4 <AHT21_Init+0x80>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe8 <AHT21_Init+0x84>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <AHT21_Init+0x88>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2202      	movs	r2, #2
 8000f82:	f002 fc47 	bl	8003814 <HAL_I2C_IsDeviceReady>
 8000f86:	4603      	mov	r3, r0
 8000f88:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return HAL_ERROR;
 8000f8a:	7bfb      	ldrb	r3, [r7, #15]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <AHT21_Init+0x30>
 8000f90:	2301      	movs	r3, #1
 8000f92:	e023      	b.n	8000fdc <AHT21_Init+0x78>

    // Read status byte (0x71)
    buff[0] = 0x71;
 8000f94:	2371      	movs	r3, #113	@ 0x71
 8000f96:	733b      	strb	r3, [r7, #12]
    ret = AHT21_Write(buff, 1);
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ff98 	bl	8000ed4 <AHT21_Write>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return HAL_ERROR;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <AHT21_Init+0x4e>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e014      	b.n	8000fdc <AHT21_Init+0x78>

    ret = AHT21_Read(buff, 1);
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ffaf 	bl	8000f1c <AHT21_Read>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return HAL_ERROR;
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <AHT21_Init+0x68>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e007      	b.n	8000fdc <AHT21_Init+0x78>

    // Check calibration bits (typical check used in many AHT2x drivers)
    if ( (buff[0] & 0x18) != 0x18 )
 8000fcc:	7b3b      	ldrb	r3, [r7, #12]
 8000fce:	f003 0318 	and.w	r3, r3, #24
 8000fd2:	2b18      	cmp	r3, #24
 8000fd4:	d001      	beq.n	8000fda <AHT21_Init+0x76>
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e000      	b.n	8000fdc <AHT21_Init+0x78>

    return HAL_OK;
 8000fda:	2300      	movs	r3, #0
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000200 	.word	0x20000200
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	20000004 	.word	0x20000004

08000ff0 <AHT21_TriggerMeasurement>:

// -----------------------------------------------------------------------------
// AHT21 measurement (humidity + temperature share same command)
// -----------------------------------------------------------------------------
static HAL_StatusTypeDef AHT21_TriggerMeasurement(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
    uint8_t cmd[3] = { 0xAC, 0x33, 0x00 };
 8000ff6:	4a09      	ldr	r2, [pc, #36]	@ (800101c <AHT21_TriggerMeasurement+0x2c>)
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	6812      	ldr	r2, [r2, #0]
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	8019      	strh	r1, [r3, #0]
 8001000:	3302      	adds	r3, #2
 8001002:	0c12      	lsrs	r2, r2, #16
 8001004:	701a      	strb	r2, [r3, #0]
    return AHT21_Write(cmd, 3);
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2103      	movs	r1, #3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff ff62 	bl	8000ed4 <AHT21_Write>
 8001010:	4603      	mov	r3, r0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	08008610 	.word	0x08008610

08001020 <AHT21_Read6>:

static HAL_StatusTypeDef AHT21_Read6(uint8_t buff[6])
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    return AHT21_Read(buff, 6);
 8001028:	2106      	movs	r1, #6
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff76 	bl	8000f1c <AHT21_Read>
 8001030:	4603      	mov	r3, r0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <AHT21_Read_Humidity>:


uint32_t AHT21_Read_Humidity(void)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b086      	sub	sp, #24
 800103e:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;
    uint8_t buff[6];
    uint32_t humidity_raw;
    uint32_t humidity_pct;

    ret = AHT21_TriggerMeasurement();
 8001040:	f7ff ffd6 	bl	8000ff0 <AHT21_TriggerMeasurement>
 8001044:	4603      	mov	r3, r0
 8001046:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return 0xFFFFFFFF;
 8001048:	7dfb      	ldrb	r3, [r7, #23]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d002      	beq.n	8001054 <AHT21_Read_Humidity+0x1a>
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	e01f      	b.n	8001094 <AHT21_Read_Humidity+0x5a>

    HAL_Delay(100);
 8001054:	2064      	movs	r0, #100	@ 0x64
 8001056:	f001 f869 	bl	800212c <HAL_Delay>

    ret = AHT21_Read6(buff);
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ffdf 	bl	8001020 <AHT21_Read6>
 8001062:	4603      	mov	r3, r0
 8001064:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return 0xFFFFFFFF;
 8001066:	7dfb      	ldrb	r3, [r7, #23]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d002      	beq.n	8001072 <AHT21_Read_Humidity+0x38>
 800106c:	f04f 33ff 	mov.w	r3, #4294967295
 8001070:	e010      	b.n	8001094 <AHT21_Read_Humidity+0x5a>

    // Humidity is 20-bit: buff[1..3]
    humidity_raw = ((uint32_t)buff[1] << 12) | ((uint32_t)buff[2] << 4) | ((uint32_t)buff[3] >> 4);
 8001072:	797b      	ldrb	r3, [r7, #5]
 8001074:	031a      	lsls	r2, r3, #12
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	011b      	lsls	r3, r3, #4
 800107a:	4313      	orrs	r3, r2
 800107c:	79fa      	ldrb	r2, [r7, #7]
 800107e:	0912      	lsrs	r2, r2, #4
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	4313      	orrs	r3, r2
 8001084:	613b      	str	r3, [r7, #16]

    // %RH = raw * 100 / 2^20
    humidity_pct = (humidity_raw * 100U) / 0x100000U;
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	2264      	movs	r2, #100	@ 0x64
 800108a:	fb02 f303 	mul.w	r3, r2, r3
 800108e:	0d1b      	lsrs	r3, r3, #20
 8001090:	60fb      	str	r3, [r7, #12]

    return humidity_pct;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <AHT21_Read_Temperature>:

int32_t AHT21_Read_Temperature(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;
    uint8_t buff[6];
    uint32_t temp_raw;
    int32_t temp_c;

    ret = AHT21_TriggerMeasurement();
 80010a2:	f7ff ffa5 	bl	8000ff0 <AHT21_TriggerMeasurement>
 80010a6:	4603      	mov	r3, r0
 80010a8:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return (int32_t)0x80000000; // INT32_MIN-ish sentinel
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <AHT21_Read_Temperature+0x1a>
 80010b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80010b4:	e020      	b.n	80010f8 <AHT21_Read_Temperature+0x5c>

    HAL_Delay(100);
 80010b6:	2064      	movs	r0, #100	@ 0x64
 80010b8:	f001 f838 	bl	800212c <HAL_Delay>

    ret = AHT21_Read6(buff);
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff ffae 	bl	8001020 <AHT21_Read6>
 80010c4:	4603      	mov	r3, r0
 80010c6:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return (int32_t)0x80000000;
 80010c8:	7dfb      	ldrb	r3, [r7, #23]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d002      	beq.n	80010d4 <AHT21_Read_Temperature+0x38>
 80010ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80010d2:	e011      	b.n	80010f8 <AHT21_Read_Temperature+0x5c>

    // Temperature is 20-bit: buff[3..5] (lower nibble of buff[3])
    temp_raw = (((uint32_t)(buff[3] & 0x0F)) << 16) | ((uint32_t)buff[4] << 8) | (uint32_t)buff[5];
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	041b      	lsls	r3, r3, #16
 80010d8:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 80010dc:	7a3b      	ldrb	r3, [r7, #8]
 80010de:	021b      	lsls	r3, r3, #8
 80010e0:	4313      	orrs	r3, r2
 80010e2:	7a7a      	ldrb	r2, [r7, #9]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]

    // T(C) = raw * 200 / 2^20 - 50
    temp_c = (int32_t)((temp_raw * 200U) / 0x100000U) - 50;
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	22c8      	movs	r2, #200	@ 0xc8
 80010ec:	fb02 f303 	mul.w	r3, r2, r3
 80010f0:	0d1b      	lsrs	r3, r3, #20
 80010f2:	3b32      	subs	r3, #50	@ 0x32
 80010f4:	60fb      	str	r3, [r7, #12]

    return temp_c;
 80010f6:	68fb      	ldr	r3, [r7, #12]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <MPU6050_WriteReg>:

/* -----------------------------
 *  Low-level I2C helpers
 * ----------------------------- */
static HAL_StatusTypeDef MPU6050_WriteReg(uint8_t reg_addr, uint8_t val)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af04      	add	r7, sp, #16
 8001106:	4603      	mov	r3, r0
 8001108:	460a      	mov	r2, r1
 800110a:	71fb      	strb	r3, [r7, #7]
 800110c:	4613      	mov	r3, r2
 800110e:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&hi2c1,
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	b29a      	uxth	r2, r3
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	9302      	str	r3, [sp, #8]
 800111a:	2301      	movs	r3, #1
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	1dbb      	adds	r3, r7, #6
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2301      	movs	r3, #1
 8001124:	21d0      	movs	r1, #208	@ 0xd0
 8001126:	4804      	ldr	r0, [pc, #16]	@ (8001138 <MPU6050_WriteReg+0x38>)
 8001128:	f002 f848 	bl	80031bc <HAL_I2C_Mem_Write>
 800112c:	4603      	mov	r3, r0
                             reg_addr,
                             I2C_MEMADD_SIZE_8BIT,
                             &val,
                             1,
                             MPU6050_I2C_TIMEOUT_MS);
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000204 	.word	0x20000204

0800113c <MPU6050_ReadReg>:
                             len,
                             MPU6050_I2C_TIMEOUT_MS);
}

static HAL_StatusTypeDef MPU6050_ReadReg(uint8_t reg_addr, uint8_t *val)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af04      	add	r7, sp, #16
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Read(&hi2c1,
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	b29a      	uxth	r2, r3
 800114c:	f04f 33ff 	mov.w	r3, #4294967295
 8001150:	9302      	str	r3, [sp, #8]
 8001152:	2301      	movs	r3, #1
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2301      	movs	r3, #1
 800115c:	21d0      	movs	r1, #208	@ 0xd0
 800115e:	4804      	ldr	r0, [pc, #16]	@ (8001170 <MPU6050_ReadReg+0x34>)
 8001160:	f002 f926 	bl	80033b0 <HAL_I2C_Mem_Read>
 8001164:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            val,
                            1,
                            MPU6050_I2C_TIMEOUT_MS);
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000204 	.word	0x20000204

08001174 <MPU6050_ReadRegs>:

static HAL_StatusTypeDef MPU6050_ReadRegs(uint8_t reg_addr, uint8_t *data, uint8_t len)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af04      	add	r7, sp, #16
 800117a:	4603      	mov	r3, r0
 800117c:	6039      	str	r1, [r7, #0]
 800117e:	71fb      	strb	r3, [r7, #7]
 8001180:	4613      	mov	r3, r2
 8001182:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Read(&hi2c1,
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	b29a      	uxth	r2, r3
 8001188:	79bb      	ldrb	r3, [r7, #6]
 800118a:	b29b      	uxth	r3, r3
 800118c:	f04f 31ff 	mov.w	r1, #4294967295
 8001190:	9102      	str	r1, [sp, #8]
 8001192:	9301      	str	r3, [sp, #4]
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	21d0      	movs	r1, #208	@ 0xd0
 800119c:	4803      	ldr	r0, [pc, #12]	@ (80011ac <MPU6050_ReadRegs+0x38>)
 800119e:	f002 f907 	bl	80033b0 <HAL_I2C_Mem_Read>
 80011a2:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            MPU6050_I2C_TIMEOUT_MS);
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000204 	.word	0x20000204

080011b0 <MPU6050_Initialization>:

/* -----------------------------
 *  Initialization / bring-up
 * ----------------------------- */
void MPU6050_Initialization(void)
{
 80011b0:	b5b0      	push	{r4, r5, r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status;
    uint8_t who_am_i = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	707b      	strb	r3, [r7, #1]

    HAL_Delay(MPU6050_STARTUP_DELAY_MS);
 80011ba:	2032      	movs	r0, #50	@ 0x32
 80011bc:	f000 ffb6 	bl	800212c <HAL_Delay>
    //printf("Checking MPU6050...\n");

    status = MPU6050_ReadReg(MPU6050_WHO_AM_I, &who_am_i);
 80011c0:	1c7b      	adds	r3, r7, #1
 80011c2:	4619      	mov	r1, r3
 80011c4:	2075      	movs	r0, #117	@ 0x75
 80011c6:	f7ff ffb9 	bl	800113c <MPU6050_ReadReg>
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d005      	beq.n	80011e0 <MPU6050_Initialization+0x30>
    {
        printf("ERROR: I2C read WHO_AM_I failed (status=%d)\n", (int)status);
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4619      	mov	r1, r3
 80011d8:	486a      	ldr	r0, [pc, #424]	@ (8001384 <MPU6050_Initialization+0x1d4>)
 80011da:	f005 fa2f 	bl	800663c <iprintf>
        return;
 80011de:	e0cd      	b.n	800137c <MPU6050_Initialization+0x1cc>
    }

    if (who_am_i == 0x68)
 80011e0:	787b      	ldrb	r3, [r7, #1]
 80011e2:	2b68      	cmp	r3, #104	@ 0x68
 80011e4:	d10e      	bne.n	8001204 <MPU6050_Initialization+0x54>
    {
        printf("MPU6050 WHO_AM_I = 0x%02X ... OK\n", who_am_i);
 80011e6:	787b      	ldrb	r3, [r7, #1]
 80011e8:	4619      	mov	r1, r3
 80011ea:	4867      	ldr	r0, [pc, #412]	@ (8001388 <MPU6050_Initialization+0x1d8>)
 80011ec:	f005 fa26 	bl	800663c <iprintf>
        printf("ERROR: MPU6050 WHO_AM_I = 0x%02X (expected 0x68)\n", who_am_i);
        return; /* don't hard-hang during bring-up */
    }

    /* Reset device */
    status = MPU6050_WriteReg(MPU6050_PWR_MGMT_1, (1U << 7));
 80011f0:	2180      	movs	r1, #128	@ 0x80
 80011f2:	206b      	movs	r0, #107	@ 0x6b
 80011f4:	f7ff ff84 	bl	8001100 <MPU6050_WriteReg>
 80011f8:	4603      	mov	r3, r0
 80011fa:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: reset failed\n"); return; }
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00a      	beq.n	8001218 <MPU6050_Initialization+0x68>
 8001202:	e005      	b.n	8001210 <MPU6050_Initialization+0x60>
        printf("ERROR: MPU6050 WHO_AM_I = 0x%02X (expected 0x68)\n", who_am_i);
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	4619      	mov	r1, r3
 8001208:	4860      	ldr	r0, [pc, #384]	@ (800138c <MPU6050_Initialization+0x1dc>)
 800120a:	f005 fa17 	bl	800663c <iprintf>
        return; /* don't hard-hang during bring-up */
 800120e:	e0b5      	b.n	800137c <MPU6050_Initialization+0x1cc>
    if (status != HAL_OK) { printf("ERROR: reset failed\n"); return; }
 8001210:	485f      	ldr	r0, [pc, #380]	@ (8001390 <MPU6050_Initialization+0x1e0>)
 8001212:	f005 fa7b 	bl	800670c <puts>
 8001216:	e0b1      	b.n	800137c <MPU6050_Initialization+0x1cc>
    HAL_Delay(100);
 8001218:	2064      	movs	r0, #100	@ 0x64
 800121a:	f000 ff87 	bl	800212c <HAL_Delay>

    /* Wake up (clear sleep), select internal clock */
    status = MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x00);
 800121e:	2100      	movs	r1, #0
 8001220:	206b      	movs	r0, #107	@ 0x6b
 8001222:	f7ff ff6d 	bl	8001100 <MPU6050_WriteReg>
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: wake failed\n"); return; }
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d003      	beq.n	8001238 <MPU6050_Initialization+0x88>
 8001230:	4858      	ldr	r0, [pc, #352]	@ (8001394 <MPU6050_Initialization+0x1e4>)
 8001232:	f005 fa6b 	bl	800670c <puts>
 8001236:	e0a1      	b.n	800137c <MPU6050_Initialization+0x1cc>
    HAL_Delay(50);
 8001238:	2032      	movs	r0, #50	@ 0x32
 800123a:	f000 ff77 	bl	800212c <HAL_Delay>

    /* Sample rate divider:
     * Sample Rate = Gyro Output Rate / (1 + SMPRT_DIV)
     * (Gyro output rate is 8 kHz when DLPF disabled, else 1 kHz)
     */
    status = MPU6050_WriteReg(MPU6050_SMPRT_DIV, 39); /* example: ~200 Hz when base is 8 kHz */
 800123e:	2127      	movs	r1, #39	@ 0x27
 8001240:	2019      	movs	r0, #25
 8001242:	f7ff ff5d 	bl	8001100 <MPU6050_WriteReg>
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: SMPRT_DIV write failed\n"); return; }
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <MPU6050_Initialization+0xa8>
 8001250:	4851      	ldr	r0, [pc, #324]	@ (8001398 <MPU6050_Initialization+0x1e8>)
 8001252:	f005 fa5b 	bl	800670c <puts>
 8001256:	e091      	b.n	800137c <MPU6050_Initialization+0x1cc>
    HAL_Delay(10);
 8001258:	200a      	movs	r0, #10
 800125a:	f000 ff67 	bl	800212c <HAL_Delay>

    /* DLPF / FSYNC config (0x00 = DLPF disabled / cfg=0) */
    status = MPU6050_WriteReg(MPU6050_CONFIG, 0x00);
 800125e:	2100      	movs	r1, #0
 8001260:	201a      	movs	r0, #26
 8001262:	f7ff ff4d 	bl	8001100 <MPU6050_WriteReg>
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: CONFIG write failed\n"); return; }
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d003      	beq.n	8001278 <MPU6050_Initialization+0xc8>
 8001270:	484a      	ldr	r0, [pc, #296]	@ (800139c <MPU6050_Initialization+0x1ec>)
 8001272:	f005 fa4b 	bl	800670c <puts>
 8001276:	e081      	b.n	800137c <MPU6050_Initialization+0x1cc>
    HAL_Delay(10);
 8001278:	200a      	movs	r0, #10
 800127a:	f000 ff57 	bl	800212c <HAL_Delay>

    /* Gyro full scale:
     * 0: +/-250 dps, 1: +/-500 dps, 2: +/-1000 dps, 3: +/-2000 dps
     */
    {
        uint8_t FS_SCALE_GYRO = 0x0;
 800127e:	2300      	movs	r3, #0
 8001280:	71bb      	strb	r3, [r7, #6]
        status = MPU6050_WriteReg(MPU6050_GYRO_CONFIG, (uint8_t)(FS_SCALE_GYRO << 3));
 8001282:	79bb      	ldrb	r3, [r7, #6]
 8001284:	00db      	lsls	r3, r3, #3
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4619      	mov	r1, r3
 800128a:	201b      	movs	r0, #27
 800128c:	f7ff ff38 	bl	8001100 <MPU6050_WriteReg>
 8001290:	4603      	mov	r3, r0
 8001292:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) { printf("ERROR: GYRO_CONFIG write failed\n"); return; }
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <MPU6050_Initialization+0xf2>
 800129a:	4841      	ldr	r0, [pc, #260]	@ (80013a0 <MPU6050_Initialization+0x1f0>)
 800129c:	f005 fa36 	bl	800670c <puts>
 80012a0:	e06c      	b.n	800137c <MPU6050_Initialization+0x1cc>
        HAL_Delay(10);
 80012a2:	200a      	movs	r0, #10
 80012a4:	f000 ff42 	bl	800212c <HAL_Delay>

        /* Accel full scale:
         * 0: +/-2g, 1: +/-4g, 2: +/-8g, 3: +/-16g
         */
        uint8_t FS_SCALE_ACC = 0x0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	717b      	strb	r3, [r7, #5]
        status = MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, (uint8_t)(FS_SCALE_ACC << 3));
 80012ac:	797b      	ldrb	r3, [r7, #5]
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	4619      	mov	r1, r3
 80012b4:	201c      	movs	r0, #28
 80012b6:	f7ff ff23 	bl	8001100 <MPU6050_WriteReg>
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) { printf("ERROR: ACCEL_CONFIG write failed\n"); return; }
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <MPU6050_Initialization+0x11c>
 80012c4:	4837      	ldr	r0, [pc, #220]	@ (80013a4 <MPU6050_Initialization+0x1f4>)
 80012c6:	f005 fa21 	bl	800670c <puts>
 80012ca:	e057      	b.n	800137c <MPU6050_Initialization+0x1cc>
        HAL_Delay(10);
 80012cc:	200a      	movs	r0, #10
 80012ce:	f000 ff2d 	bl	800212c <HAL_Delay>

        MPU6050_Get_LSB_Sensitivity(FS_SCALE_GYRO, FS_SCALE_ACC);
 80012d2:	797a      	ldrb	r2, [r7, #5]
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f8cb 	bl	8001474 <MPU6050_Get_LSB_Sensitivity>
        printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n", LSB_Sensitivity_GYRO, LSB_Sensitivity_ACC);
 80012de:	4b32      	ldr	r3, [pc, #200]	@ (80013a8 <MPU6050_Initialization+0x1f8>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f930 	bl	8000548 <__aeabi_f2d>
 80012e8:	4604      	mov	r4, r0
 80012ea:	460d      	mov	r5, r1
 80012ec:	4b2f      	ldr	r3, [pc, #188]	@ (80013ac <MPU6050_Initialization+0x1fc>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f929 	bl	8000548 <__aeabi_f2d>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	e9cd 2300 	strd	r2, r3, [sp]
 80012fe:	4622      	mov	r2, r4
 8001300:	462b      	mov	r3, r5
 8001302:	482b      	ldr	r0, [pc, #172]	@ (80013b0 <MPU6050_Initialization+0x200>)
 8001304:	f005 f99a 	bl	800663c <iprintf>
    }

    /* Interrupt pin config */
    {
        uint8_t INT_LEVEL    = 0x0; /* 0: active high, 1: active low */
 8001308:	2300      	movs	r3, #0
 800130a:	713b      	strb	r3, [r7, #4]
        uint8_t LATCH_INT_EN = 0x0; /* 0: 50us pulse, 1: latch until cleared */
 800130c:	2300      	movs	r3, #0
 800130e:	70fb      	strb	r3, [r7, #3]
        uint8_t INT_RD_CLEAR = 0x1; /* 1: cleared by any read */
 8001310:	2301      	movs	r3, #1
 8001312:	70bb      	strb	r3, [r7, #2]

        status = MPU6050_WriteReg(MPU6050_INT_PIN_CFG,
                                  (uint8_t)((INT_LEVEL << 7) |
 8001314:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001318:	01db      	lsls	r3, r3, #7
 800131a:	b25a      	sxtb	r2, r3
 800131c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001320:	015b      	lsls	r3, r3, #5
 8001322:	b25b      	sxtb	r3, r3
 8001324:	4313      	orrs	r3, r2
 8001326:	b25a      	sxtb	r2, r3
                                            (LATCH_INT_EN << 5) |
 8001328:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	b25b      	sxtb	r3, r3
 8001330:	4313      	orrs	r3, r2
 8001332:	b25b      	sxtb	r3, r3
        status = MPU6050_WriteReg(MPU6050_INT_PIN_CFG,
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4619      	mov	r1, r3
 8001338:	2037      	movs	r0, #55	@ 0x37
 800133a:	f7ff fee1 	bl	8001100 <MPU6050_WriteReg>
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
                                            (INT_RD_CLEAR << 4)));
        if (status != HAL_OK) { printf("ERROR: INT_PIN_CFG write failed\n"); return; }
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <MPU6050_Initialization+0x1a0>
 8001348:	481a      	ldr	r0, [pc, #104]	@ (80013b4 <MPU6050_Initialization+0x204>)
 800134a:	f005 f9df 	bl	800670c <puts>
 800134e:	e015      	b.n	800137c <MPU6050_Initialization+0x1cc>
        HAL_Delay(10);
 8001350:	200a      	movs	r0, #10
 8001352:	f000 feeb 	bl	800212c <HAL_Delay>

        /* Enable Data Ready interrupt */
        status = MPU6050_WriteReg(MPU6050_INT_ENABLE, 0x01);
 8001356:	2101      	movs	r1, #1
 8001358:	2038      	movs	r0, #56	@ 0x38
 800135a:	f7ff fed1 	bl	8001100 <MPU6050_WriteReg>
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) { printf("ERROR: INT_ENABLE write failed\n"); return; }
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d003      	beq.n	8001370 <MPU6050_Initialization+0x1c0>
 8001368:	4813      	ldr	r0, [pc, #76]	@ (80013b8 <MPU6050_Initialization+0x208>)
 800136a:	f005 f9cf 	bl	800670c <puts>
 800136e:	e005      	b.n	800137c <MPU6050_Initialization+0x1cc>
        HAL_Delay(10);
 8001370:	200a      	movs	r0, #10
 8001372:	f000 fedb 	bl	800212c <HAL_Delay>
    }

    printf("MPU6050 initialization finished\n");
 8001376:	4811      	ldr	r0, [pc, #68]	@ (80013bc <MPU6050_Initialization+0x20c>)
 8001378:	f005 f9c8 	bl	800670c <puts>
}
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bdb0      	pop	{r4, r5, r7, pc}
 8001382:	bf00      	nop
 8001384:	08008614 	.word	0x08008614
 8001388:	08008644 	.word	0x08008644
 800138c:	08008668 	.word	0x08008668
 8001390:	0800869c 	.word	0x0800869c
 8001394:	080086b0 	.word	0x080086b0
 8001398:	080086c4 	.word	0x080086c4
 800139c:	080086e4 	.word	0x080086e4
 80013a0:	08008700 	.word	0x08008700
 80013a4:	08008720 	.word	0x08008720
 80013a8:	2000000c 	.word	0x2000000c
 80013ac:	20000008 	.word	0x20000008
 80013b0:	08008744 	.word	0x08008744
 80013b4:	08008778 	.word	0x08008778
 80013b8:	08008798 	.word	0x08008798
 80013bc:	080087b8 	.word	0x080087b8

080013c0 <MPU6050_Get6AxisRawData>:
 *  Data read + convert
 * ----------------------------- */

/* Read raw accel/gyro/temp registers into the provided struct */
void MPU6050_Get6AxisRawData(Struct_MPU6050 *mpu6050)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
    uint8_t data[14];

    if (MPU6050_ReadRegs(MPU6050_ACCEL_XOUT_H, data, sizeof(data)) != HAL_OK)
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	220e      	movs	r2, #14
 80013ce:	4619      	mov	r1, r3
 80013d0:	203b      	movs	r0, #59	@ 0x3b
 80013d2:	f7ff fecf 	bl	8001174 <MPU6050_ReadRegs>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d146      	bne.n	800146a <MPU6050_Get6AxisRawData+0xaa>
        return;

    mpu6050->acc_x_raw       = (int16_t)((data[0] << 8) | data[1]);
 80013dc:	7a3b      	ldrb	r3, [r7, #8]
 80013de:	b21b      	sxth	r3, r3
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21a      	sxth	r2, r3
 80013e4:	7a7b      	ldrb	r3, [r7, #9]
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b21a      	sxth	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	801a      	strh	r2, [r3, #0]
    mpu6050->acc_y_raw       = (int16_t)((data[2] << 8) | data[3]);
 80013f0:	7abb      	ldrb	r3, [r7, #10]
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	b21a      	sxth	r2, r3
 80013f8:	7afb      	ldrb	r3, [r7, #11]
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b21a      	sxth	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	805a      	strh	r2, [r3, #2]
    mpu6050->acc_z_raw       = (int16_t)((data[4] << 8) | data[5]);
 8001404:	7b3b      	ldrb	r3, [r7, #12]
 8001406:	b21b      	sxth	r3, r3
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	b21a      	sxth	r2, r3
 800140c:	7b7b      	ldrb	r3, [r7, #13]
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b21a      	sxth	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	809a      	strh	r2, [r3, #4]
    mpu6050->temperature_raw = (int16_t)((data[6] << 8) | data[7]);
 8001418:	7bbb      	ldrb	r3, [r7, #14]
 800141a:	b21b      	sxth	r3, r3
 800141c:	021b      	lsls	r3, r3, #8
 800141e:	b21a      	sxth	r2, r3
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	b21a      	sxth	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	80da      	strh	r2, [r3, #6]
    mpu6050->gyro_x_raw      = (int16_t)((data[8] << 8) | data[9]);
 800142c:	7c3b      	ldrb	r3, [r7, #16]
 800142e:	b21b      	sxth	r3, r3
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b21a      	sxth	r2, r3
 8001434:	7c7b      	ldrb	r3, [r7, #17]
 8001436:	b21b      	sxth	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b21a      	sxth	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	811a      	strh	r2, [r3, #8]
    mpu6050->gyro_y_raw      = (int16_t)((data[10] << 8) | data[11]);
 8001440:	7cbb      	ldrb	r3, [r7, #18]
 8001442:	b21b      	sxth	r3, r3
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b21a      	sxth	r2, r3
 8001448:	7cfb      	ldrb	r3, [r7, #19]
 800144a:	b21b      	sxth	r3, r3
 800144c:	4313      	orrs	r3, r2
 800144e:	b21a      	sxth	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	815a      	strh	r2, [r3, #10]
    mpu6050->gyro_z_raw      = (int16_t)((data[12] << 8) | data[13]);
 8001454:	7d3b      	ldrb	r3, [r7, #20]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	7d7b      	ldrb	r3, [r7, #21]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21a      	sxth	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	819a      	strh	r2, [r3, #12]
 8001468:	e000      	b.n	800146c <MPU6050_Get6AxisRawData+0xac>
        return;
 800146a:	bf00      	nop
}
 800146c:	3718      	adds	r7, #24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <MPU6050_Get_LSB_Sensitivity>:

void MPU6050_Get_LSB_Sensitivity(uint8_t FS_SCALE_GYRO, uint8_t FS_SCALE_ACC)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	460a      	mov	r2, r1
 800147e:	71fb      	strb	r3, [r7, #7]
 8001480:	4613      	mov	r3, r2
 8001482:	71bb      	strb	r3, [r7, #6]
    switch (FS_SCALE_GYRO)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	2b03      	cmp	r3, #3
 8001488:	d81a      	bhi.n	80014c0 <MPU6050_Get_LSB_Sensitivity+0x4c>
 800148a:	a201      	add	r2, pc, #4	@ (adr r2, 8001490 <MPU6050_Get_LSB_Sensitivity+0x1c>)
 800148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001490:	080014a1 	.word	0x080014a1
 8001494:	080014a9 	.word	0x080014a9
 8001498:	080014b1 	.word	0x080014b1
 800149c:	080014b9 	.word	0x080014b9
    {
        case 0: LSB_Sensitivity_GYRO = 131.0f; break;
 80014a0:	4b20      	ldr	r3, [pc, #128]	@ (8001524 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 80014a2:	4a21      	ldr	r2, [pc, #132]	@ (8001528 <MPU6050_Get_LSB_Sensitivity+0xb4>)
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	e00f      	b.n	80014c8 <MPU6050_Get_LSB_Sensitivity+0x54>
        case 1: LSB_Sensitivity_GYRO = 65.5f;  break;
 80014a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001524 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 80014aa:	4a20      	ldr	r2, [pc, #128]	@ (800152c <MPU6050_Get_LSB_Sensitivity+0xb8>)
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	e00b      	b.n	80014c8 <MPU6050_Get_LSB_Sensitivity+0x54>
        case 2: LSB_Sensitivity_GYRO = 32.8f;  break;
 80014b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 80014b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001530 <MPU6050_Get_LSB_Sensitivity+0xbc>)
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e007      	b.n	80014c8 <MPU6050_Get_LSB_Sensitivity+0x54>
        case 3: LSB_Sensitivity_GYRO = 16.4f;  break;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 80014ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001534 <MPU6050_Get_LSB_Sensitivity+0xc0>)
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	e003      	b.n	80014c8 <MPU6050_Get_LSB_Sensitivity+0x54>
        default: LSB_Sensitivity_GYRO = 131.0f; break;
 80014c0:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 80014c2:	4a19      	ldr	r2, [pc, #100]	@ (8001528 <MPU6050_Get_LSB_Sensitivity+0xb4>)
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	bf00      	nop
    }

    switch (FS_SCALE_ACC)
 80014c8:	79bb      	ldrb	r3, [r7, #6]
 80014ca:	2b03      	cmp	r3, #3
 80014cc:	d81e      	bhi.n	800150c <MPU6050_Get_LSB_Sensitivity+0x98>
 80014ce:	a201      	add	r2, pc, #4	@ (adr r2, 80014d4 <MPU6050_Get_LSB_Sensitivity+0x60>)
 80014d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d4:	080014e5 	.word	0x080014e5
 80014d8:	080014ef 	.word	0x080014ef
 80014dc:	080014f9 	.word	0x080014f9
 80014e0:	08001503 	.word	0x08001503
    {
        case 0: LSB_Sensitivity_ACC = 16384.0f; break;
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 80014e6:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e013      	b.n	8001516 <MPU6050_Get_LSB_Sensitivity+0xa2>
        case 1: LSB_Sensitivity_ACC = 8192.0f;  break;
 80014ee:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 80014f0:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e00e      	b.n	8001516 <MPU6050_Get_LSB_Sensitivity+0xa2>
        case 2: LSB_Sensitivity_ACC = 4096.0f;  break;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 80014fa:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	e009      	b.n	8001516 <MPU6050_Get_LSB_Sensitivity+0xa2>
        case 3: LSB_Sensitivity_ACC = 2048.0f;  break;
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 8001504:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	e004      	b.n	8001516 <MPU6050_Get_LSB_Sensitivity+0xa2>
        default: LSB_Sensitivity_ACC = 16384.0f; break;
 800150c:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 800150e:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	bf00      	nop
    }
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	2000000c 	.word	0x2000000c
 8001528:	43030000 	.word	0x43030000
 800152c:	42830000 	.word	0x42830000
 8001530:	42033333 	.word	0x42033333
 8001534:	41833333 	.word	0x41833333
 8001538:	20000008 	.word	0x20000008

0800153c <MPU6050_DataConvert>:

/* Convert raw -> engineering units: accel in g, gyro in dps, temp in degC */
void MPU6050_DataConvert(Struct_MPU6050 *mpu6050)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    mpu6050->acc_x = (float)mpu6050->acc_x_raw / LSB_Sensitivity_ACC;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001552:	4b35      	ldr	r3, [pc, #212]	@ (8001628 <MPU6050_DataConvert+0xec>)
 8001554:	ed93 7a00 	vldr	s14, [r3]
 8001558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	edc3 7a04 	vstr	s15, [r3, #16]
    mpu6050->acc_y = (float)mpu6050->acc_y_raw / LSB_Sensitivity_ACC;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001570:	4b2d      	ldr	r3, [pc, #180]	@ (8001628 <MPU6050_DataConvert+0xec>)
 8001572:	ed93 7a00 	vldr	s14, [r3]
 8001576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	edc3 7a05 	vstr	s15, [r3, #20]
    mpu6050->acc_z = (float)mpu6050->acc_z_raw / LSB_Sensitivity_ACC;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001586:	ee07 3a90 	vmov	s15, r3
 800158a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800158e:	4b26      	ldr	r3, [pc, #152]	@ (8001628 <MPU6050_DataConvert+0xec>)
 8001590:	ed93 7a00 	vldr	s14, [r3]
 8001594:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	edc3 7a06 	vstr	s15, [r3, #24]

    mpu6050->temperature = ((float)mpu6050->temperature_raw / 340.0f) + 36.53f;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ac:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800162c <MPU6050_DataConvert+0xf0>
 80015b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001630 <MPU6050_DataConvert+0xf4>
 80015b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	edc3 7a07 	vstr	s15, [r3, #28]

    mpu6050->gyro_x = (float)mpu6050->gyro_x_raw / LSB_Sensitivity_GYRO;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015d0:	4b18      	ldr	r3, [pc, #96]	@ (8001634 <MPU6050_DataConvert+0xf8>)
 80015d2:	ed93 7a00 	vldr	s14, [r3]
 80015d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	edc3 7a08 	vstr	s15, [r3, #32]
    mpu6050->gyro_y = (float)mpu6050->gyro_y_raw / LSB_Sensitivity_GYRO;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ee:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <MPU6050_DataConvert+0xf8>)
 80015f0:	ed93 7a00 	vldr	s14, [r3]
 80015f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    mpu6050->gyro_z = (float)mpu6050->gyro_z_raw / LSB_Sensitivity_GYRO;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001604:	ee07 3a90 	vmov	s15, r3
 8001608:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800160c:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <MPU6050_DataConvert+0xf8>)
 800160e:	ed93 7a00 	vldr	s14, [r3]
 8001612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	20000008 	.word	0x20000008
 800162c:	43aa0000 	.word	0x43aa0000
 8001630:	42121eb8 	.word	0x42121eb8
 8001634:	2000000c 	.word	0x2000000c

08001638 <MPU6050_DataReady>:

/* Returns 1 when INT pin is high (Data Ready), else 0 */
int MPU6050_DataReady(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MPU6050_INT_PORT, MPU6050_INT_PIN) == GPIO_PIN_SET) ? 1 : 0;
 800163c:	2101      	movs	r1, #1
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MPU6050_DataReady+0x1c>)
 8001640:	f001 f8d8 	bl	80027f4 <HAL_GPIO_ReadPin>
 8001644:	4603      	mov	r3, r0
 8001646:	2b01      	cmp	r3, #1
 8001648:	bf0c      	ite	eq
 800164a:	2301      	moveq	r3, #1
 800164c:	2300      	movne	r3, #0
 800164e:	b2db      	uxtb	r3, r3
}
 8001650:	4618      	mov	r0, r3
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40020000 	.word	0x40020000

08001658 <MPU6050_ProcessData>:

/* One-call helper: read raw + convert */
void MPU6050_ProcessData(Struct_MPU6050 *mpu6050)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
    MPU6050_Get6AxisRawData(mpu6050);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff fead 	bl	80013c0 <MPU6050_Get6AxisRawData>
    MPU6050_DataConvert(mpu6050);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ff68 	bl	800153c <MPU6050_DataConvert>
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800167c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001680:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d013      	beq.n	80016b4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800168c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001690:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001694:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001698:	2b00      	cmp	r3, #0
 800169a:	d00b      	beq.n	80016b4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800169c:	e000      	b.n	80016a0 <ITM_SendChar+0x2c>
    {
      __NOP();
 800169e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80016a0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f9      	beq.n	800169e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80016aa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80016b4:	687b      	ldr	r3, [r7, #4]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_write>:
  ITM_SendChar(ch);
  return ch;
}

int _write(int file, char *ptr, int len)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b086      	sub	sp, #24
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
  int i;
  for (i = 0; i < len; i++) {
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	e009      	b.n	80016e8 <_write+0x26>
    ITM_SendChar((*ptr++));
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	60ba      	str	r2, [r7, #8]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ffc9 	bl	8001674 <ITM_SendChar>
  for (i = 0; i < len; i++) {
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dbf1      	blt.n	80016d4 <_write+0x12>
  }
  return len;
 80016f0:	687b      	ldr	r3, [r7, #4]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001702:	f000 fca1 	bl	8002048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001706:	f000 f8b7 	bl	8001878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170a:	f000 f977 	bl	80019fc <MX_GPIO_Init>
  MX_I2C1_Init();
 800170e:	f000 f91d 	bl	800194c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001712:	f000 f949 	bl	80019a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("SWO Debug Start...\r\n");
 8001716:	4846      	ldr	r0, [pc, #280]	@ (8001830 <main+0x134>)
 8001718:	f004 fff8 	bl	800670c <puts>
  if (MAX30102_Init(&hi2c1) != HAL_OK) {
 800171c:	4845      	ldr	r0, [pc, #276]	@ (8001834 <main+0x138>)
 800171e:	f000 fa31 	bl	8001b84 <MAX30102_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d003      	beq.n	8001730 <main+0x34>
    printf("MAX30102 Init FAIL\r\n");
 8001728:	4843      	ldr	r0, [pc, #268]	@ (8001838 <main+0x13c>)
 800172a:	f004 ffef 	bl	800670c <puts>
 800172e:	e002      	b.n	8001736 <main+0x3a>
  } else {
    printf("MAX30102 Init OK\r\n");
 8001730:	4842      	ldr	r0, [pc, #264]	@ (800183c <main+0x140>)
 8001732:	f004 ffeb 	bl	800670c <puts>
  }

  if (AHT21_Init(&hi2c1) != HAL_OK){
 8001736:	483f      	ldr	r0, [pc, #252]	@ (8001834 <main+0x138>)
 8001738:	f7ff fc14 	bl	8000f64 <AHT21_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <main+0x4e>
  	printf("AHT21 Init FAIL\r\n");
 8001742:	483f      	ldr	r0, [pc, #252]	@ (8001840 <main+0x144>)
 8001744:	f004 ffe2 	bl	800670c <puts>
 8001748:	e002      	b.n	8001750 <main+0x54>
  }	else {
  	printf("AHT21 Init OK\r\n");
 800174a:	483e      	ldr	r0, [pc, #248]	@ (8001844 <main+0x148>)
 800174c:	f004 ffde 	bl	800670c <puts>
  }

  MPU6050_Initialization();
 8001750:	f7ff fd2e 	bl	80011b0 <MPU6050_Initialization>
  printf("MPU6050 Init Complete\r\n");
 8001754:	483c      	ldr	r0, [pc, #240]	@ (8001848 <main+0x14c>)
 8001756:	f004 ffd9 	bl	800670c <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	max30102_ok = (MAX30102_ReadFIFO_OneSample(&max30102_red, &max30102_ir) == HAL_OK) ? 1 : 0;
 800175a:	493c      	ldr	r1, [pc, #240]	@ (800184c <main+0x150>)
 800175c:	483c      	ldr	r0, [pc, #240]	@ (8001850 <main+0x154>)
 800175e:	f000 fa65 	bl	8001c2c <MAX30102_ReadFIFO_OneSample>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf0c      	ite	eq
 8001768:	2301      	moveq	r3, #1
 800176a:	2300      	movne	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	461a      	mov	r2, r3
 8001770:	4b38      	ldr	r3, [pc, #224]	@ (8001854 <main+0x158>)
 8001772:	701a      	strb	r2, [r3, #0]
	printf("RED=%lu IR=%lu OK=%u\r\n", (unsigned long)max30102_red, (unsigned long)max30102_ir, max30102_ok);
 8001774:	4b36      	ldr	r3, [pc, #216]	@ (8001850 <main+0x154>)
 8001776:	6819      	ldr	r1, [r3, #0]
 8001778:	4b34      	ldr	r3, [pc, #208]	@ (800184c <main+0x150>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	4b35      	ldr	r3, [pc, #212]	@ (8001854 <main+0x158>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	4835      	ldr	r0, [pc, #212]	@ (8001858 <main+0x15c>)
 8001782:	f004 ff5b 	bl	800663c <iprintf>

	aht21_humidity = AHT21_Read_Humidity();
 8001786:	f7ff fc58 	bl	800103a <AHT21_Read_Humidity>
 800178a:	4603      	mov	r3, r0
 800178c:	4a33      	ldr	r2, [pc, #204]	@ (800185c <main+0x160>)
 800178e:	6013      	str	r3, [r2, #0]
	aht21_temperature = AHT21_Read_Temperature();
 8001790:	f7ff fc84 	bl	800109c <AHT21_Read_Temperature>
 8001794:	4603      	mov	r3, r0
 8001796:	4a32      	ldr	r2, [pc, #200]	@ (8001860 <main+0x164>)
 8001798:	6013      	str	r3, [r2, #0]
	aht21_ok = (aht21_humidity != 0xFFFFFFFF && aht21_temperature != (int32_t)0x80000000);
 800179a:	4b30      	ldr	r3, [pc, #192]	@ (800185c <main+0x160>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a2:	d006      	beq.n	80017b2 <main+0xb6>
 80017a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001860 <main+0x164>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80017ac:	d001      	beq.n	80017b2 <main+0xb6>
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <main+0xb8>
 80017b2:	2300      	movs	r3, #0
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001864 <main+0x168>)
 80017b8:	701a      	strb	r2, [r3, #0]
	printf("AHT21: T=%ldC H=%lu%% OK=%u\r\n", (long)aht21_temperature, (unsigned long)aht21_humidity, aht21_ok);
 80017ba:	4b29      	ldr	r3, [pc, #164]	@ (8001860 <main+0x164>)
 80017bc:	6819      	ldr	r1, [r3, #0]
 80017be:	4b27      	ldr	r3, [pc, #156]	@ (800185c <main+0x160>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4b28      	ldr	r3, [pc, #160]	@ (8001864 <main+0x168>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	4828      	ldr	r0, [pc, #160]	@ (8001868 <main+0x16c>)
 80017c8:	f004 ff38 	bl	800663c <iprintf>

	if (MPU6050_DataReady())
 80017cc:	f7ff ff34 	bl	8001638 <MPU6050_DataReady>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d022      	beq.n	800181c <main+0x120>
	{
		MPU6050_ProcessData(&MPU6050_Data);
 80017d6:	4825      	ldr	r0, [pc, #148]	@ (800186c <main+0x170>)
 80017d8:	f7ff ff3e 	bl	8001658 <MPU6050_ProcessData>

		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
				MPU6050_Data.acc_x_raw,
 80017dc:	4b23      	ldr	r3, [pc, #140]	@ (800186c <main+0x170>)
 80017de:	f9b3 3000 	ldrsh.w	r3, [r3]
		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
 80017e2:	4618      	mov	r0, r3
				MPU6050_Data.acc_y_raw,
 80017e4:	4b21      	ldr	r3, [pc, #132]	@ (800186c <main+0x170>)
 80017e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
 80017ea:	461c      	mov	r4, r3
				MPU6050_Data.acc_z_raw,
 80017ec:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <main+0x170>)
 80017ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
 80017f2:	461d      	mov	r5, r3
				MPU6050_Data.gyro_x_raw,
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <main+0x170>)
 80017f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
 80017fa:	461a      	mov	r2, r3
				MPU6050_Data.gyro_y_raw,
 80017fc:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <main+0x170>)
 80017fe:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
 8001802:	4619      	mov	r1, r3
				MPU6050_Data.gyro_z_raw);
 8001804:	4b19      	ldr	r3, [pc, #100]	@ (800186c <main+0x170>)
 8001806:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
		printf("AX=%d AY=%d AZ=%d | GX=%d GY=%d GZ=%d\r\n",
 800180a:	9302      	str	r3, [sp, #8]
 800180c:	9101      	str	r1, [sp, #4]
 800180e:	9200      	str	r2, [sp, #0]
 8001810:	462b      	mov	r3, r5
 8001812:	4622      	mov	r2, r4
 8001814:	4601      	mov	r1, r0
 8001816:	4816      	ldr	r0, [pc, #88]	@ (8001870 <main+0x174>)
 8001818:	f004 ff10 	bl	800663c <iprintf>
	else
	{
		//printf("MPU6050 Not Ready\r\n");
	}

	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800181c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001820:	4814      	ldr	r0, [pc, #80]	@ (8001874 <main+0x178>)
 8001822:	f001 f818 	bl	8002856 <HAL_GPIO_TogglePin>

	HAL_Delay(1000);
 8001826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800182a:	f000 fc7f 	bl	800212c <HAL_Delay>
	max30102_ok = (MAX30102_ReadFIFO_OneSample(&max30102_red, &max30102_ir) == HAL_OK) ? 1 : 0;
 800182e:	e794      	b.n	800175a <main+0x5e>
 8001830:	080087d8 	.word	0x080087d8
 8001834:	20000204 	.word	0x20000204
 8001838:	080087ec 	.word	0x080087ec
 800183c:	08008800 	.word	0x08008800
 8001840:	08008814 	.word	0x08008814
 8001844:	08008828 	.word	0x08008828
 8001848:	08008838 	.word	0x08008838
 800184c:	200002a4 	.word	0x200002a4
 8001850:	200002a0 	.word	0x200002a0
 8001854:	200002a8 	.word	0x200002a8
 8001858:	08008850 	.word	0x08008850
 800185c:	200002ac 	.word	0x200002ac
 8001860:	200002b0 	.word	0x200002b0
 8001864:	200002b4 	.word	0x200002b4
 8001868:	08008868 	.word	0x08008868
 800186c:	200002b8 	.word	0x200002b8
 8001870:	08008888 	.word	0x08008888
 8001874:	40020c00 	.word	0x40020c00

08001878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b094      	sub	sp, #80	@ 0x50
 800187c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800187e:	f107 0320 	add.w	r3, r7, #32
 8001882:	2230      	movs	r2, #48	@ 0x30
 8001884:	2100      	movs	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f005 f820 	bl	80068cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	4b28      	ldr	r3, [pc, #160]	@ (8001944 <SystemClock_Config+0xcc>)
 80018a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a4:	4a27      	ldr	r2, [pc, #156]	@ (8001944 <SystemClock_Config+0xcc>)
 80018a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ac:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <SystemClock_Config+0xcc>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <SystemClock_Config+0xd0>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a21      	ldr	r2, [pc, #132]	@ (8001948 <SystemClock_Config+0xd0>)
 80018c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c6:	6013      	str	r3, [r2, #0]
 80018c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001948 <SystemClock_Config+0xd0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018d4:	2301      	movs	r3, #1
 80018d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018de:	2302      	movs	r3, #2
 80018e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018e8:	2308      	movs	r3, #8
 80018ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80018ec:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80018f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018f2:	2302      	movs	r3, #2
 80018f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018f6:	2304      	movs	r3, #4
 80018f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	4618      	mov	r0, r3
 8001900:	f002 fdba 	bl	8004478 <HAL_RCC_OscConfig>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800190a:	f000 f8ef 	bl	8001aec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800190e:	230f      	movs	r3, #15
 8001910:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001912:	2302      	movs	r3, #2
 8001914:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800191a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800191e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001924:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	2105      	movs	r1, #5
 800192c:	4618      	mov	r0, r3
 800192e:	f003 f81b 	bl	8004968 <HAL_RCC_ClockConfig>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001938:	f000 f8d8 	bl	8001aec <Error_Handler>
  }
}
 800193c:	bf00      	nop
 800193e:	3750      	adds	r7, #80	@ 0x50
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40023800 	.word	0x40023800
 8001948:	40007000 	.word	0x40007000

0800194c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <MX_I2C1_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	@ (80019a0 <MX_I2C1_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001956:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_I2C1_Init+0x50>)
 8001958:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <MX_I2C1_Init+0x58>)
 800195a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <MX_I2C1_Init+0x50>)
 800196a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800196e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <MX_I2C1_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_I2C1_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <MX_I2C1_Init+0x50>)
 800198a:	f000 ffa3 	bl	80028d4 <HAL_I2C_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f000 f8aa 	bl	8001aec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000204 	.word	0x20000204
 80019a0:	40005400 	.word	0x40005400
 80019a4:	000186a0 	.word	0x000186a0

080019a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019ae:	4a12      	ldr	r2, [pc, #72]	@ (80019f8 <MX_USART2_UART_Init+0x50>)
 80019b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019b2:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019c6:	4b0b      	ldr	r3, [pc, #44]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019de:	4805      	ldr	r0, [pc, #20]	@ (80019f4 <MX_USART2_UART_Init+0x4c>)
 80019e0:	f003 f9e2 	bl	8004da8 <HAL_UART_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019ea:	f000 f87f 	bl	8001aec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000258 	.word	0x20000258
 80019f8:	40004400 	.word	0x40004400

080019fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	@ 0x28
 8001a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	4b32      	ldr	r3, [pc, #200]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a31      	ldr	r2, [pc, #196]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b2f      	ldr	r3, [pc, #188]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a2a      	ldr	r2, [pc, #168]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b28      	ldr	r3, [pc, #160]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	4b24      	ldr	r3, [pc, #144]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a23      	ldr	r2, [pc, #140]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a54:	f043 0308 	orr.w	r3, r3, #8
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae0 <MX_GPIO_Init+0xe4>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a88:	4816      	ldr	r0, [pc, #88]	@ (8001ae4 <MX_GPIO_Init+0xe8>)
 8001a8a:	f000 fecb 	bl	8002824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a92:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4811      	ldr	r0, [pc, #68]	@ (8001ae8 <MX_GPIO_Init+0xec>)
 8001aa4:	f000 fd0a 	bl	80024bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001aa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4808      	ldr	r0, [pc, #32]	@ (8001ae4 <MX_GPIO_Init+0xe8>)
 8001ac2:	f000 fcfb 	bl	80024bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2100      	movs	r1, #0
 8001aca:	2007      	movs	r0, #7
 8001acc:	f000 fc2d 	bl	800232a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001ad0:	2007      	movs	r0, #7
 8001ad2:	f000 fc46 	bl	8002362 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ad6:	bf00      	nop
 8001ad8:	3728      	adds	r7, #40	@ 0x28
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40020c00 	.word	0x40020c00
 8001ae8:	40020000 	.word	0x40020000

08001aec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af0:	b672      	cpsid	i
}
 8001af2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <Error_Handler+0x8>

08001af8 <MAX30102_WriteReg>:
#include "max30102.h"

I2C_HandleTypeDef *max30102_hi2c = NULL;

static HAL_StatusTypeDef MAX30102_WriteReg(uint8_t reg, uint8_t value)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af02      	add	r7, sp, #8
 8001afe:	4603      	mov	r3, r0
 8001b00:	460a      	mov	r2, r1
 8001b02:	71fb      	strb	r3, [r7, #7]
 8001b04:	4613      	mov	r3, r2
 8001b06:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { reg, value };
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	733b      	strb	r3, [r7, #12]
 8001b0c:	79bb      	ldrb	r3, [r7, #6]
 8001b0e:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(max30102_hi2c, MAX30102_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
 8001b10:	4b07      	ldr	r3, [pc, #28]	@ (8001b30 <MAX30102_WriteReg+0x38>)
 8001b12:	6818      	ldr	r0, [r3, #0]
 8001b14:	f107 020c 	add.w	r2, r7, #12
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	2302      	movs	r3, #2
 8001b20:	21ae      	movs	r1, #174	@ 0xae
 8001b22:	f001 f81b 	bl	8002b5c <HAL_I2C_Master_Transmit>
 8001b26:	4603      	mov	r3, r0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	200002e4 	.word	0x200002e4

08001b34 <MAX30102_ReadRegs>:
        return HAL_ERROR;
    return HAL_I2C_Master_Receive(max30102_hi2c, MAX30102_I2C_ADDR, value, 1, HAL_MAX_DELAY);
}

static HAL_StatusTypeDef MAX30102_ReadRegs(uint8_t reg, uint8_t *data, uint16_t len) // read multiple bytes
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	6039      	str	r1, [r7, #0]
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	4613      	mov	r3, r2
 8001b42:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(max30102_hi2c, MAX30102_I2C_ADDR, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8001b44:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MAX30102_ReadRegs+0x4c>)
 8001b46:	6818      	ldr	r0, [r3, #0]
 8001b48:	1dfa      	adds	r2, r7, #7
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2301      	movs	r3, #1
 8001b52:	21ae      	movs	r1, #174	@ 0xae
 8001b54:	f001 f802 	bl	8002b5c <HAL_I2C_Master_Transmit>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MAX30102_ReadRegs+0x2e>
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e00a      	b.n	8001b78 <MAX30102_ReadRegs+0x44>
    return HAL_I2C_Master_Receive(max30102_hi2c, MAX30102_I2C_ADDR, data, len, HAL_MAX_DELAY);
 8001b62:	4b07      	ldr	r3, [pc, #28]	@ (8001b80 <MAX30102_ReadRegs+0x4c>)
 8001b64:	6818      	ldr	r0, [r3, #0]
 8001b66:	88bb      	ldrh	r3, [r7, #4]
 8001b68:	f04f 32ff 	mov.w	r2, #4294967295
 8001b6c:	9200      	str	r2, [sp, #0]
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	21ae      	movs	r1, #174	@ 0xae
 8001b72:	f001 f8f1 	bl	8002d58 <HAL_I2C_Master_Receive>
 8001b76:	4603      	mov	r3, r0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200002e4 	.word	0x200002e4

08001b84 <MAX30102_Init>:

HAL_StatusTypeDef MAX30102_Init(I2C_HandleTypeDef *hi2c)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
    max30102_hi2c = hi2c;
 8001b8c:	4a26      	ldr	r2, [pc, #152]	@ (8001c28 <MAX30102_Init+0xa4>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6013      	str	r3, [r2, #0]
    HAL_StatusTypeDef status;

    status = MAX30102_WriteReg(REG_MODE_CONFIG, (1U << MODE_RESET_BIT));
 8001b92:	2140      	movs	r1, #64	@ 0x40
 8001b94:	2009      	movs	r0, #9
 8001b96:	f7ff ffaf 	bl	8001af8 <MAX30102_WriteReg>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MAX30102_Init+0x24>
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	e03a      	b.n	8001c1e <MAX30102_Init+0x9a>

    HAL_Delay(10);
 8001ba8:	200a      	movs	r0, #10
 8001baa:	f000 fabf 	bl	800212c <HAL_Delay>

    status = MAX30102_WriteReg(REG_MODE_CONFIG, MODE_SPO2);
 8001bae:	2103      	movs	r1, #3
 8001bb0:	2009      	movs	r0, #9
 8001bb2:	f7ff ffa1 	bl	8001af8 <MAX30102_WriteReg>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MAX30102_Init+0x40>
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	e02c      	b.n	8001c1e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_SPO2_CONFIG,
 8001bc4:	2107      	movs	r1, #7
 8001bc6:	200a      	movs	r0, #10
 8001bc8:	f7ff ff96 	bl	8001af8 <MAX30102_WriteReg>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	73fb      	strb	r3, [r7, #15]
        (SPO2_ADC_RGE_VAL << 5) | (SPO2_SR_100HZ << 2) | (LED_PW_411US << 0));
    if (status != HAL_OK) return status;
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MAX30102_Init+0x56>
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
 8001bd8:	e021      	b.n	8001c1e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_FIFO_CONFIG, 0x4FU);
 8001bda:	214f      	movs	r1, #79	@ 0x4f
 8001bdc:	2008      	movs	r0, #8
 8001bde:	f7ff ff8b 	bl	8001af8 <MAX30102_WriteReg>
 8001be2:	4603      	mov	r3, r0
 8001be4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001be6:	7bfb      	ldrb	r3, [r7, #15]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MAX30102_Init+0x6c>
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
 8001bee:	e016      	b.n	8001c1e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_LED1_PA, 0x24U);
 8001bf0:	2124      	movs	r1, #36	@ 0x24
 8001bf2:	200c      	movs	r0, #12
 8001bf4:	f7ff ff80 	bl	8001af8 <MAX30102_WriteReg>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MAX30102_Init+0x82>
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	e00b      	b.n	8001c1e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_LED2_PA, 0x24U);
 8001c06:	2124      	movs	r1, #36	@ 0x24
 8001c08:	200d      	movs	r0, #13
 8001c0a:	f7ff ff75 	bl	8001af8 <MAX30102_WriteReg>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MAX30102_Init+0x98>
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
 8001c1a:	e000      	b.n	8001c1e <MAX30102_Init+0x9a>

    return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200002e4 	.word	0x200002e4

08001c2c <MAX30102_ReadFIFO_OneSample>:
    *rd_ptr = r;
    return HAL_OK;
}

HAL_StatusTypeDef MAX30102_ReadFIFO_OneSample(uint32_t *red, uint32_t *ir)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
    uint8_t buf[FIFO_SAMPLE_BYTES];
    if (MAX30102_ReadRegs(REG_FIFO_DATA, buf, FIFO_SAMPLE_BYTES) != HAL_OK)
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	2206      	movs	r2, #6
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2007      	movs	r0, #7
 8001c40:	f7ff ff78 	bl	8001b34 <MAX30102_ReadRegs>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MAX30102_ReadFIFO_OneSample+0x22>
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e012      	b.n	8001c74 <MAX30102_ReadFIFO_OneSample+0x48>

    *red = (uint32_t)buf[0] << 16 | (uint32_t)buf[1] << 8 | buf[2];
 8001c4e:	7a3b      	ldrb	r3, [r7, #8]
 8001c50:	041a      	lsls	r2, r3, #16
 8001c52:	7a7b      	ldrb	r3, [r7, #9]
 8001c54:	021b      	lsls	r3, r3, #8
 8001c56:	4313      	orrs	r3, r2
 8001c58:	7aba      	ldrb	r2, [r7, #10]
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	601a      	str	r2, [r3, #0]
    *ir  = (uint32_t)buf[3] << 16 | (uint32_t)buf[4] << 8 | buf[5];
 8001c60:	7afb      	ldrb	r3, [r7, #11]
 8001c62:	041a      	lsls	r2, r3, #16
 8001c64:	7b3b      	ldrb	r3, [r7, #12]
 8001c66:	021b      	lsls	r3, r3, #8
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	7b7a      	ldrb	r2, [r7, #13]
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	607b      	str	r3, [r7, #4]
 8001c86:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c92:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	603b      	str	r3, [r7, #0]
 8001ca2:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	4a08      	ldr	r2, [pc, #32]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cae:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb6:	603b      	str	r3, [r7, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800

08001ccc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a19      	ldr	r2, [pc, #100]	@ (8001d50 <HAL_I2C_MspInit+0x84>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d12b      	bne.n	8001d46 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <HAL_I2C_MspInit+0x88>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	4a17      	ldr	r2, [pc, #92]	@ (8001d54 <HAL_I2C_MspInit+0x88>)
 8001cf8:	f043 0302 	orr.w	r3, r3, #2
 8001cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <HAL_I2C_MspInit+0x88>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	613b      	str	r3, [r7, #16]
 8001d08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d0a:	23c0      	movs	r3, #192	@ 0xc0
 8001d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d0e:	2312      	movs	r3, #18
 8001d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d1a:	2304      	movs	r3, #4
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4619      	mov	r1, r3
 8001d24:	480c      	ldr	r0, [pc, #48]	@ (8001d58 <HAL_I2C_MspInit+0x8c>)
 8001d26:	f000 fbc9 	bl	80024bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <HAL_I2C_MspInit+0x88>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	4a08      	ldr	r2, [pc, #32]	@ (8001d54 <HAL_I2C_MspInit+0x88>)
 8001d34:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d3a:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <HAL_I2C_MspInit+0x88>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d46:	bf00      	nop
 8001d48:	3728      	adds	r7, #40	@ 0x28
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40005400 	.word	0x40005400
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020400 	.word	0x40020400

08001d5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	@ 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a1d      	ldr	r2, [pc, #116]	@ (8001df0 <HAL_UART_MspInit+0x94>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d133      	bne.n	8001de6 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <HAL_UART_MspInit+0x98>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	4a1b      	ldr	r2, [pc, #108]	@ (8001df4 <HAL_UART_MspInit+0x98>)
 8001d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d8e:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <HAL_UART_MspInit+0x98>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <HAL_UART_MspInit+0x98>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da2:	4a14      	ldr	r2, [pc, #80]	@ (8001df4 <HAL_UART_MspInit+0x98>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001daa:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <HAL_UART_MspInit+0x98>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001db6:	230c      	movs	r3, #12
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dc6:	2307      	movs	r3, #7
 8001dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4809      	ldr	r0, [pc, #36]	@ (8001df8 <HAL_UART_MspInit+0x9c>)
 8001dd2:	f000 fb73 	bl	80024bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2100      	movs	r1, #0
 8001dda:	2026      	movs	r0, #38	@ 0x26
 8001ddc:	f000 faa5 	bl	800232a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001de0:	2026      	movs	r0, #38	@ 0x26
 8001de2:	f000 fabe 	bl	8002362 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001de6:	bf00      	nop
 8001de8:	3728      	adds	r7, #40	@ 0x28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40004400 	.word	0x40004400
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020000 	.word	0x40020000

08001dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <NMI_Handler+0x4>

08001e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <HardFault_Handler+0x4>

08001e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <MemManage_Handler+0x4>

08001e14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <BusFault_Handler+0x4>

08001e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <UsageFault_Handler+0x4>

08001e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e52:	f000 f94b 	bl	80020ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001e5e:	2002      	movs	r0, #2
 8001e60:	f000 fd14 	bl	800288c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e6c:	4802      	ldr	r0, [pc, #8]	@ (8001e78 <USART2_IRQHandler+0x10>)
 8001e6e:	f002 ffeb 	bl	8004e48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000258 	.word	0x20000258

08001e7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return 1;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_kill>:

int _kill(int pid, int sig)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e96:	f004 fd6b 	bl	8006970 <__errno>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2216      	movs	r2, #22
 8001e9e:	601a      	str	r2, [r3, #0]
  return -1;
 8001ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_exit>:

void _exit (int status)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff ffe7 	bl	8001e8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ebe:	bf00      	nop
 8001ec0:	e7fd      	b.n	8001ebe <_exit+0x12>

08001ec2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e00a      	b.n	8001eea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	4601      	mov	r1, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	b2ca      	uxtb	r2, r1
 8001ee2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	dbf0      	blt.n	8001ed4 <_read+0x12>
  }

  return len;
 8001ef2:	687b      	ldr	r3, [r7, #4]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_close>:
  }
  return len;
}

int _close(int file)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f24:	605a      	str	r2, [r3, #4]
  return 0;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <_isatty>:

int _isatty(int file)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f3c:	2301      	movs	r3, #1
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b085      	sub	sp, #20
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	60f8      	str	r0, [r7, #12]
 8001f52:	60b9      	str	r1, [r7, #8]
 8001f54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <_sbrk+0x5c>)
 8001f6e:	4b15      	ldr	r3, [pc, #84]	@ (8001fc4 <_sbrk+0x60>)
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f78:	4b13      	ldr	r3, [pc, #76]	@ (8001fc8 <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <_sbrk+0x64>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	@ (8001fcc <_sbrk+0x68>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f86:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d207      	bcs.n	8001fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f94:	f004 fcec 	bl	8006970 <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	e009      	b.n	8001fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001faa:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a05      	ldr	r2, [pc, #20]	@ (8001fc8 <_sbrk+0x64>)
 8001fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20020000 	.word	0x20020000
 8001fc4:	00000400 	.word	0x00000400
 8001fc8:	200002e8 	.word	0x200002e8
 8001fcc:	20000440 	.word	0x20000440

08001fd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <SystemInit+0x20>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <SystemInit+0x20>)
 8001fdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fe0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ff4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800202c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ff8:	f7ff ffea 	bl	8001fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ffc:	480c      	ldr	r0, [pc, #48]	@ (8002030 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ffe:	490d      	ldr	r1, [pc, #52]	@ (8002034 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002000:	4a0d      	ldr	r2, [pc, #52]	@ (8002038 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002004:	e002      	b.n	800200c <LoopCopyDataInit>

08002006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200a:	3304      	adds	r3, #4

0800200c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800200c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002010:	d3f9      	bcc.n	8002006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002012:	4a0a      	ldr	r2, [pc, #40]	@ (800203c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002014:	4c0a      	ldr	r4, [pc, #40]	@ (8002040 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002018:	e001      	b.n	800201e <LoopFillZerobss>

0800201a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800201c:	3204      	adds	r2, #4

0800201e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002020:	d3fb      	bcc.n	800201a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002022:	f004 fcab 	bl	800697c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002026:	f7ff fb69 	bl	80016fc <main>
  bx  lr    
 800202a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800202c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002034:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002038:	08008c4c 	.word	0x08008c4c
  ldr r2, =_sbss
 800203c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002040:	2000043c 	.word	0x2000043c

08002044 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002044:	e7fe      	b.n	8002044 <ADC_IRQHandler>
	...

08002048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800204c:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <HAL_Init+0x40>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a0d      	ldr	r2, [pc, #52]	@ (8002088 <HAL_Init+0x40>)
 8002052:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002056:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002058:	4b0b      	ldr	r3, [pc, #44]	@ (8002088 <HAL_Init+0x40>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <HAL_Init+0x40>)
 800205e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002062:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002064:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <HAL_Init+0x40>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a07      	ldr	r2, [pc, #28]	@ (8002088 <HAL_Init+0x40>)
 800206a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800206e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002070:	2003      	movs	r0, #3
 8002072:	f000 f94f 	bl	8002314 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002076:	200f      	movs	r0, #15
 8002078:	f000 f808 	bl	800208c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800207c:	f7ff fdfe 	bl	8001c7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40023c00 	.word	0x40023c00

0800208c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002094:	4b12      	ldr	r3, [pc, #72]	@ (80020e0 <HAL_InitTick+0x54>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <HAL_InitTick+0x58>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	4619      	mov	r1, r3
 800209e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 f967 	bl	800237e <HAL_SYSTICK_Config>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e00e      	b.n	80020d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b0f      	cmp	r3, #15
 80020be:	d80a      	bhi.n	80020d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020c0:	2200      	movs	r2, #0
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	f04f 30ff 	mov.w	r0, #4294967295
 80020c8:	f000 f92f 	bl	800232a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020cc:	4a06      	ldr	r2, [pc, #24]	@ (80020e8 <HAL_InitTick+0x5c>)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
 80020d4:	e000      	b.n	80020d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000010 	.word	0x20000010
 80020e4:	20000018 	.word	0x20000018
 80020e8:	20000014 	.word	0x20000014

080020ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_IncTick+0x20>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	461a      	mov	r2, r3
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_IncTick+0x24>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4413      	add	r3, r2
 80020fc:	4a04      	ldr	r2, [pc, #16]	@ (8002110 <HAL_IncTick+0x24>)
 80020fe:	6013      	str	r3, [r2, #0]
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20000018 	.word	0x20000018
 8002110:	200002ec 	.word	0x200002ec

08002114 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return uwTick;
 8002118:	4b03      	ldr	r3, [pc, #12]	@ (8002128 <HAL_GetTick+0x14>)
 800211a:	681b      	ldr	r3, [r3, #0]
}
 800211c:	4618      	mov	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	200002ec 	.word	0x200002ec

0800212c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002134:	f7ff ffee 	bl	8002114 <HAL_GetTick>
 8002138:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002144:	d005      	beq.n	8002152 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002146:	4b0a      	ldr	r3, [pc, #40]	@ (8002170 <HAL_Delay+0x44>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	461a      	mov	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4413      	add	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002152:	bf00      	nop
 8002154:	f7ff ffde 	bl	8002114 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	429a      	cmp	r2, r3
 8002162:	d8f7      	bhi.n	8002154 <HAL_Delay+0x28>
  {
  }
}
 8002164:	bf00      	nop
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000018 	.word	0x20000018

08002174 <__NVIC_SetPriorityGrouping>:
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002184:	4b0c      	ldr	r3, [pc, #48]	@ (80021b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218a:	68ba      	ldr	r2, [r7, #8]
 800218c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002190:	4013      	ands	r3, r2
 8002192:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800219c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021a6:	4a04      	ldr	r2, [pc, #16]	@ (80021b8 <__NVIC_SetPriorityGrouping+0x44>)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	60d3      	str	r3, [r2, #12]
}
 80021ac:	bf00      	nop
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_GetPriorityGrouping>:
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c0:	4b04      	ldr	r3, [pc, #16]	@ (80021d4 <__NVIC_GetPriorityGrouping+0x18>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	0a1b      	lsrs	r3, r3, #8
 80021c6:	f003 0307 	and.w	r3, r3, #7
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <__NVIC_EnableIRQ>:
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	db0b      	blt.n	8002202 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	f003 021f 	and.w	r2, r3, #31
 80021f0:	4907      	ldr	r1, [pc, #28]	@ (8002210 <__NVIC_EnableIRQ+0x38>)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	095b      	lsrs	r3, r3, #5
 80021f8:	2001      	movs	r0, #1
 80021fa:	fa00 f202 	lsl.w	r2, r0, r2
 80021fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	e000e100 	.word	0xe000e100

08002214 <__NVIC_SetPriority>:
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	6039      	str	r1, [r7, #0]
 800221e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db0a      	blt.n	800223e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	b2da      	uxtb	r2, r3
 800222c:	490c      	ldr	r1, [pc, #48]	@ (8002260 <__NVIC_SetPriority+0x4c>)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	0112      	lsls	r2, r2, #4
 8002234:	b2d2      	uxtb	r2, r2
 8002236:	440b      	add	r3, r1
 8002238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800223c:	e00a      	b.n	8002254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	b2da      	uxtb	r2, r3
 8002242:	4908      	ldr	r1, [pc, #32]	@ (8002264 <__NVIC_SetPriority+0x50>)
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	3b04      	subs	r3, #4
 800224c:	0112      	lsls	r2, r2, #4
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	440b      	add	r3, r1
 8002252:	761a      	strb	r2, [r3, #24]
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000e100 	.word	0xe000e100
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <NVIC_EncodePriority>:
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	@ 0x24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	f1c3 0307 	rsb	r3, r3, #7
 8002282:	2b04      	cmp	r3, #4
 8002284:	bf28      	it	cs
 8002286:	2304      	movcs	r3, #4
 8002288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3304      	adds	r3, #4
 800228e:	2b06      	cmp	r3, #6
 8002290:	d902      	bls.n	8002298 <NVIC_EncodePriority+0x30>
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3b03      	subs	r3, #3
 8002296:	e000      	b.n	800229a <NVIC_EncodePriority+0x32>
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800229c:	f04f 32ff 	mov.w	r2, #4294967295
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43da      	mvns	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	401a      	ands	r2, r3
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022b0:	f04f 31ff 	mov.w	r1, #4294967295
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ba:	43d9      	mvns	r1, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c0:	4313      	orrs	r3, r2
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3724      	adds	r7, #36	@ 0x24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
	...

080022d0 <SysTick_Config>:
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3b01      	subs	r3, #1
 80022dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022e0:	d301      	bcc.n	80022e6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00f      	b.n	8002306 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <SysTick_Config+0x40>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ee:	210f      	movs	r1, #15
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f7ff ff8e 	bl	8002214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f8:	4b05      	ldr	r3, [pc, #20]	@ (8002310 <SysTick_Config+0x40>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022fe:	4b04      	ldr	r3, [pc, #16]	@ (8002310 <SysTick_Config+0x40>)
 8002300:	2207      	movs	r2, #7
 8002302:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	e000e010 	.word	0xe000e010

08002314 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f7ff ff29 	bl	8002174 <__NVIC_SetPriorityGrouping>
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800232a:	b580      	push	{r7, lr}
 800232c:	b086      	sub	sp, #24
 800232e:	af00      	add	r7, sp, #0
 8002330:	4603      	mov	r3, r0
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	607a      	str	r2, [r7, #4]
 8002336:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800233c:	f7ff ff3e 	bl	80021bc <__NVIC_GetPriorityGrouping>
 8002340:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68b9      	ldr	r1, [r7, #8]
 8002346:	6978      	ldr	r0, [r7, #20]
 8002348:	f7ff ff8e 	bl	8002268 <NVIC_EncodePriority>
 800234c:	4602      	mov	r2, r0
 800234e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff5d 	bl	8002214 <__NVIC_SetPriority>
}
 800235a:	bf00      	nop
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff31 	bl	80021d8 <__NVIC_EnableIRQ>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f7ff ffa2 	bl	80022d0 <SysTick_Config>
 800238c:	4603      	mov	r3, r0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b084      	sub	sp, #16
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023a4:	f7ff feb6 	bl	8002114 <HAL_GetTick>
 80023a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d008      	beq.n	80023c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2280      	movs	r2, #128	@ 0x80
 80023ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e052      	b.n	800246e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0216 	bic.w	r2, r2, #22
 80023d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	695a      	ldr	r2, [r3, #20]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d103      	bne.n	80023f8 <HAL_DMA_Abort+0x62>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d007      	beq.n	8002408 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0208 	bic.w	r2, r2, #8
 8002406:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f022 0201 	bic.w	r2, r2, #1
 8002416:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002418:	e013      	b.n	8002442 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800241a:	f7ff fe7b 	bl	8002114 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b05      	cmp	r3, #5
 8002426:	d90c      	bls.n	8002442 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2220      	movs	r2, #32
 800242c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2203      	movs	r2, #3
 8002432:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e015      	b.n	800246e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1e4      	bne.n	800241a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002454:	223f      	movs	r2, #63	@ 0x3f
 8002456:	409a      	lsls	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d004      	beq.n	8002494 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2280      	movs	r2, #128	@ 0x80
 800248e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e00c      	b.n	80024ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2205      	movs	r2, #5
 8002498:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024bc:	b480      	push	{r7}
 80024be:	b089      	sub	sp, #36	@ 0x24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	61fb      	str	r3, [r7, #28]
 80024d6:	e16b      	b.n	80027b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024d8:	2201      	movs	r2, #1
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4013      	ands	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	f040 815a 	bne.w	80027aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d005      	beq.n	800250e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800250a:	2b02      	cmp	r3, #2
 800250c:	d130      	bne.n	8002570 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	2203      	movs	r2, #3
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43db      	mvns	r3, r3
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68da      	ldr	r2, [r3, #12]
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002544:	2201      	movs	r2, #1
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	4013      	ands	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	f003 0201 	and.w	r2, r3, #1
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0303 	and.w	r3, r3, #3
 8002578:	2b03      	cmp	r3, #3
 800257a:	d017      	beq.n	80025ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	2203      	movs	r2, #3
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d123      	bne.n	8002600 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	08da      	lsrs	r2, r3, #3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3208      	adds	r2, #8
 80025c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	220f      	movs	r2, #15
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	691a      	ldr	r2, [r3, #16]
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	08da      	lsrs	r2, r3, #3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3208      	adds	r2, #8
 80025fa:	69b9      	ldr	r1, [r7, #24]
 80025fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	2203      	movs	r2, #3
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4013      	ands	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 0203 	and.w	r2, r3, #3
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 80b4 	beq.w	80027aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	4b60      	ldr	r3, [pc, #384]	@ (80027c8 <HAL_GPIO_Init+0x30c>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264a:	4a5f      	ldr	r2, [pc, #380]	@ (80027c8 <HAL_GPIO_Init+0x30c>)
 800264c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002650:	6453      	str	r3, [r2, #68]	@ 0x44
 8002652:	4b5d      	ldr	r3, [pc, #372]	@ (80027c8 <HAL_GPIO_Init+0x30c>)
 8002654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800265e:	4a5b      	ldr	r2, [pc, #364]	@ (80027cc <HAL_GPIO_Init+0x310>)
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	3302      	adds	r3, #2
 8002666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800266a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	220f      	movs	r2, #15
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43db      	mvns	r3, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4013      	ands	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a52      	ldr	r2, [pc, #328]	@ (80027d0 <HAL_GPIO_Init+0x314>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d02b      	beq.n	80026e2 <HAL_GPIO_Init+0x226>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a51      	ldr	r2, [pc, #324]	@ (80027d4 <HAL_GPIO_Init+0x318>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d025      	beq.n	80026de <HAL_GPIO_Init+0x222>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a50      	ldr	r2, [pc, #320]	@ (80027d8 <HAL_GPIO_Init+0x31c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d01f      	beq.n	80026da <HAL_GPIO_Init+0x21e>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a4f      	ldr	r2, [pc, #316]	@ (80027dc <HAL_GPIO_Init+0x320>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d019      	beq.n	80026d6 <HAL_GPIO_Init+0x21a>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a4e      	ldr	r2, [pc, #312]	@ (80027e0 <HAL_GPIO_Init+0x324>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d013      	beq.n	80026d2 <HAL_GPIO_Init+0x216>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a4d      	ldr	r2, [pc, #308]	@ (80027e4 <HAL_GPIO_Init+0x328>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d00d      	beq.n	80026ce <HAL_GPIO_Init+0x212>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a4c      	ldr	r2, [pc, #304]	@ (80027e8 <HAL_GPIO_Init+0x32c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d007      	beq.n	80026ca <HAL_GPIO_Init+0x20e>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a4b      	ldr	r2, [pc, #300]	@ (80027ec <HAL_GPIO_Init+0x330>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d101      	bne.n	80026c6 <HAL_GPIO_Init+0x20a>
 80026c2:	2307      	movs	r3, #7
 80026c4:	e00e      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026c6:	2308      	movs	r3, #8
 80026c8:	e00c      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026ca:	2306      	movs	r3, #6
 80026cc:	e00a      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026ce:	2305      	movs	r3, #5
 80026d0:	e008      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026d2:	2304      	movs	r3, #4
 80026d4:	e006      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026d6:	2303      	movs	r3, #3
 80026d8:	e004      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026da:	2302      	movs	r3, #2
 80026dc:	e002      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026de:	2301      	movs	r3, #1
 80026e0:	e000      	b.n	80026e4 <HAL_GPIO_Init+0x228>
 80026e2:	2300      	movs	r3, #0
 80026e4:	69fa      	ldr	r2, [r7, #28]
 80026e6:	f002 0203 	and.w	r2, r2, #3
 80026ea:	0092      	lsls	r2, r2, #2
 80026ec:	4093      	lsls	r3, r2
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026f4:	4935      	ldr	r1, [pc, #212]	@ (80027cc <HAL_GPIO_Init+0x310>)
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	089b      	lsrs	r3, r3, #2
 80026fa:	3302      	adds	r3, #2
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002702:	4b3b      	ldr	r3, [pc, #236]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	4313      	orrs	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002726:	4a32      	ldr	r2, [pc, #200]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800272c:	4b30      	ldr	r3, [pc, #192]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	43db      	mvns	r3, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4013      	ands	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d003      	beq.n	8002750 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4313      	orrs	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002750:	4a27      	ldr	r2, [pc, #156]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002756:	4b26      	ldr	r3, [pc, #152]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	43db      	mvns	r3, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4013      	ands	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800277a:	4a1d      	ldr	r2, [pc, #116]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027a4:	4a12      	ldr	r2, [pc, #72]	@ (80027f0 <HAL_GPIO_Init+0x334>)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3301      	adds	r3, #1
 80027ae:	61fb      	str	r3, [r7, #28]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	2b0f      	cmp	r3, #15
 80027b4:	f67f ae90 	bls.w	80024d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027b8:	bf00      	nop
 80027ba:	bf00      	nop
 80027bc:	3724      	adds	r7, #36	@ 0x24
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	40023800 	.word	0x40023800
 80027cc:	40013800 	.word	0x40013800
 80027d0:	40020000 	.word	0x40020000
 80027d4:	40020400 	.word	0x40020400
 80027d8:	40020800 	.word	0x40020800
 80027dc:	40020c00 	.word	0x40020c00
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40021400 	.word	0x40021400
 80027e8:	40021800 	.word	0x40021800
 80027ec:	40021c00 	.word	0x40021c00
 80027f0:	40013c00 	.word	0x40013c00

080027f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	691a      	ldr	r2, [r3, #16]
 8002804:	887b      	ldrh	r3, [r7, #2]
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800280c:	2301      	movs	r3, #1
 800280e:	73fb      	strb	r3, [r7, #15]
 8002810:	e001      	b.n	8002816 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002812:	2300      	movs	r3, #0
 8002814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002816:	7bfb      	ldrb	r3, [r7, #15]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3714      	adds	r7, #20
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	460b      	mov	r3, r1
 800282e:	807b      	strh	r3, [r7, #2]
 8002830:	4613      	mov	r3, r2
 8002832:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002834:	787b      	ldrb	r3, [r7, #1]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800283a:	887a      	ldrh	r2, [r7, #2]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002840:	e003      	b.n	800284a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002842:	887b      	ldrh	r3, [r7, #2]
 8002844:	041a      	lsls	r2, r3, #16
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	619a      	str	r2, [r3, #24]
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002856:	b480      	push	{r7}
 8002858:	b085      	sub	sp, #20
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
 800285e:	460b      	mov	r3, r1
 8002860:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002868:	887a      	ldrh	r2, [r7, #2]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4013      	ands	r3, r2
 800286e:	041a      	lsls	r2, r3, #16
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	43d9      	mvns	r1, r3
 8002874:	887b      	ldrh	r3, [r7, #2]
 8002876:	400b      	ands	r3, r1
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	619a      	str	r2, [r3, #24]
}
 800287e:	bf00      	nop
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002896:	4b08      	ldr	r3, [pc, #32]	@ (80028b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	88fb      	ldrh	r3, [r7, #6]
 800289c:	4013      	ands	r3, r2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d006      	beq.n	80028b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028a2:	4a05      	ldr	r2, [pc, #20]	@ (80028b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028a4:	88fb      	ldrh	r3, [r7, #6]
 80028a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028a8:	88fb      	ldrh	r3, [r7, #6]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 f806 	bl	80028bc <HAL_GPIO_EXTI_Callback>
  }
}
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40013c00 	.word	0x40013c00

080028bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
	...

080028d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e12b      	b.n	8002b3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d106      	bne.n	8002900 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff f9e6 	bl	8001ccc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2224      	movs	r2, #36	@ 0x24
 8002904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002926:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002936:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002938:	f002 fa0e 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 800293c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	4a81      	ldr	r2, [pc, #516]	@ (8002b48 <HAL_I2C_Init+0x274>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d807      	bhi.n	8002958 <HAL_I2C_Init+0x84>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4a80      	ldr	r2, [pc, #512]	@ (8002b4c <HAL_I2C_Init+0x278>)
 800294c:	4293      	cmp	r3, r2
 800294e:	bf94      	ite	ls
 8002950:	2301      	movls	r3, #1
 8002952:	2300      	movhi	r3, #0
 8002954:	b2db      	uxtb	r3, r3
 8002956:	e006      	b.n	8002966 <HAL_I2C_Init+0x92>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4a7d      	ldr	r2, [pc, #500]	@ (8002b50 <HAL_I2C_Init+0x27c>)
 800295c:	4293      	cmp	r3, r2
 800295e:	bf94      	ite	ls
 8002960:	2301      	movls	r3, #1
 8002962:	2300      	movhi	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e0e7      	b.n	8002b3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4a78      	ldr	r2, [pc, #480]	@ (8002b54 <HAL_I2C_Init+0x280>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	0c9b      	lsrs	r3, r3, #18
 8002978:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	430a      	orrs	r2, r1
 800298c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4a6a      	ldr	r2, [pc, #424]	@ (8002b48 <HAL_I2C_Init+0x274>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d802      	bhi.n	80029a8 <HAL_I2C_Init+0xd4>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3301      	adds	r3, #1
 80029a6:	e009      	b.n	80029bc <HAL_I2C_Init+0xe8>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80029ae:	fb02 f303 	mul.w	r3, r2, r3
 80029b2:	4a69      	ldr	r2, [pc, #420]	@ (8002b58 <HAL_I2C_Init+0x284>)
 80029b4:	fba2 2303 	umull	r2, r3, r2, r3
 80029b8:	099b      	lsrs	r3, r3, #6
 80029ba:	3301      	adds	r3, #1
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	430b      	orrs	r3, r1
 80029c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80029ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	495c      	ldr	r1, [pc, #368]	@ (8002b48 <HAL_I2C_Init+0x274>)
 80029d8:	428b      	cmp	r3, r1
 80029da:	d819      	bhi.n	8002a10 <HAL_I2C_Init+0x13c>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1e59      	subs	r1, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80029ea:	1c59      	adds	r1, r3, #1
 80029ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80029f0:	400b      	ands	r3, r1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00a      	beq.n	8002a0c <HAL_I2C_Init+0x138>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	1e59      	subs	r1, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a04:	3301      	adds	r3, #1
 8002a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a0a:	e051      	b.n	8002ab0 <HAL_I2C_Init+0x1dc>
 8002a0c:	2304      	movs	r3, #4
 8002a0e:	e04f      	b.n	8002ab0 <HAL_I2C_Init+0x1dc>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d111      	bne.n	8002a3c <HAL_I2C_Init+0x168>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1e58      	subs	r0, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6859      	ldr	r1, [r3, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	440b      	add	r3, r1
 8002a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	bf0c      	ite	eq
 8002a34:	2301      	moveq	r3, #1
 8002a36:	2300      	movne	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	e012      	b.n	8002a62 <HAL_I2C_Init+0x18e>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	1e58      	subs	r0, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6859      	ldr	r1, [r3, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	0099      	lsls	r1, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a52:	3301      	adds	r3, #1
 8002a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_I2C_Init+0x196>
 8002a66:	2301      	movs	r3, #1
 8002a68:	e022      	b.n	8002ab0 <HAL_I2C_Init+0x1dc>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10e      	bne.n	8002a90 <HAL_I2C_Init+0x1bc>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1e58      	subs	r0, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6859      	ldr	r1, [r3, #4]
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	440b      	add	r3, r1
 8002a80:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a84:	3301      	adds	r3, #1
 8002a86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a8e:	e00f      	b.n	8002ab0 <HAL_I2C_Init+0x1dc>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	1e58      	subs	r0, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	0099      	lsls	r1, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	6809      	ldr	r1, [r1, #0]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	69da      	ldr	r2, [r3, #28]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ade:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6911      	ldr	r1, [r2, #16]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	68d2      	ldr	r2, [r2, #12]
 8002aea:	4311      	orrs	r1, r2
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	430b      	orrs	r3, r1
 8002af2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	695a      	ldr	r2, [r3, #20]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	431a      	orrs	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 0201 	orr.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	000186a0 	.word	0x000186a0
 8002b4c:	001e847f 	.word	0x001e847f
 8002b50:	003d08ff 	.word	0x003d08ff
 8002b54:	431bde83 	.word	0x431bde83
 8002b58:	10624dd3 	.word	0x10624dd3

08002b5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b088      	sub	sp, #32
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	461a      	mov	r2, r3
 8002b68:	460b      	mov	r3, r1
 8002b6a:	817b      	strh	r3, [r7, #10]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b70:	f7ff fad0 	bl	8002114 <HAL_GetTick>
 8002b74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b20      	cmp	r3, #32
 8002b80:	f040 80e0 	bne.w	8002d44 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	2319      	movs	r3, #25
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	4970      	ldr	r1, [pc, #448]	@ (8002d50 <HAL_I2C_Master_Transmit+0x1f4>)
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f001 fa3c 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	e0d3      	b.n	8002d46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <HAL_I2C_Master_Transmit+0x50>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	e0cc      	b.n	8002d46 <HAL_I2C_Master_Transmit+0x1ea>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d007      	beq.n	8002bd2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 0201 	orr.w	r2, r2, #1
 8002bd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002be0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2221      	movs	r2, #33	@ 0x21
 8002be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2210      	movs	r2, #16
 8002bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	893a      	ldrh	r2, [r7, #8]
 8002c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4a50      	ldr	r2, [pc, #320]	@ (8002d54 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c14:	8979      	ldrh	r1, [r7, #10]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	6a3a      	ldr	r2, [r7, #32]
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f000 ff28 	bl	8003a70 <I2C_MasterRequestWrite>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e08d      	b.n	8002d46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	613b      	str	r3, [r7, #16]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c40:	e066      	b.n	8002d10 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	6a39      	ldr	r1, [r7, #32]
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f001 fafa 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00d      	beq.n	8002c6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d107      	bne.n	8002c6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e06b      	b.n	8002d46 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	781a      	ldrb	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d11b      	bne.n	8002ce4 <HAL_I2C_Master_Transmit+0x188>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d017      	beq.n	8002ce4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb8:	781a      	ldrb	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc4:	1c5a      	adds	r2, r3, #1
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	6a39      	ldr	r1, [r7, #32]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f001 faf1 	bl	80042d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00d      	beq.n	8002d10 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d107      	bne.n	8002d0c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d0a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e01a      	b.n	8002d46 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d194      	bne.n	8002c42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	e000      	b.n	8002d46 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d44:	2302      	movs	r3, #2
  }
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	00100002 	.word	0x00100002
 8002d54:	ffff0000 	.word	0xffff0000

08002d58 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08c      	sub	sp, #48	@ 0x30
 8002d5c:	af02      	add	r7, sp, #8
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	607a      	str	r2, [r7, #4]
 8002d62:	461a      	mov	r2, r3
 8002d64:	460b      	mov	r3, r1
 8002d66:	817b      	strh	r3, [r7, #10]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d6c:	f7ff f9d2 	bl	8002114 <HAL_GetTick>
 8002d70:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	f040 8217 	bne.w	80031ae <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	2319      	movs	r3, #25
 8002d86:	2201      	movs	r2, #1
 8002d88:	497c      	ldr	r1, [pc, #496]	@ (8002f7c <HAL_I2C_Master_Receive+0x224>)
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f001 f93e 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002d96:	2302      	movs	r3, #2
 8002d98:	e20a      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_I2C_Master_Receive+0x50>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e203      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d007      	beq.n	8002dce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ddc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2222      	movs	r2, #34	@ 0x22
 8002de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2210      	movs	r2, #16
 8002dea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	893a      	ldrh	r2, [r7, #8]
 8002dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4a5c      	ldr	r2, [pc, #368]	@ (8002f80 <HAL_I2C_Master_Receive+0x228>)
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e10:	8979      	ldrh	r1, [r7, #10]
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f000 feac 	bl	8003b74 <I2C_MasterRequestRead>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e1c4      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d113      	bne.n	8002e56 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e2e:	2300      	movs	r3, #0
 8002e30:	623b      	str	r3, [r7, #32]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	623b      	str	r3, [r7, #32]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	623b      	str	r3, [r7, #32]
 8002e42:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	e198      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d11b      	bne.n	8002e96 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	695b      	ldr	r3, [r3, #20]
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	61fb      	str	r3, [r7, #28]
 8002e82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	e178      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d11b      	bne.n	8002ed6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002eac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ebc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	61bb      	str	r3, [r7, #24]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	61bb      	str	r3, [r7, #24]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	61bb      	str	r3, [r7, #24]
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	e158      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ee4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	617b      	str	r3, [r7, #20]
 8002efa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002efc:	e144      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f02:	2b03      	cmp	r3, #3
 8002f04:	f200 80f1 	bhi.w	80030ea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d123      	bne.n	8002f58 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f001 fa23 	bl	8004360 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e145      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f56:	e117      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d14e      	bne.n	8002ffe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f66:	2200      	movs	r2, #0
 8002f68:	4906      	ldr	r1, [pc, #24]	@ (8002f84 <HAL_I2C_Master_Receive+0x22c>)
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f001 f84e 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d008      	beq.n	8002f88 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e11a      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
 8002f7a:	bf00      	nop
 8002f7c:	00100002 	.word	0x00100002
 8002f80:	ffff0000 	.word	0xffff0000
 8002f84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002faa:	1c5a      	adds	r2, r3, #1
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fdc:	1c5a      	adds	r2, r3, #1
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ffc:	e0c4      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003004:	2200      	movs	r2, #0
 8003006:	496c      	ldr	r1, [pc, #432]	@ (80031b8 <HAL_I2C_Master_Receive+0x460>)
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 ffff 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e0cb      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003026:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691a      	ldr	r2, [r3, #16]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003050:	b29b      	uxth	r3, r3
 8003052:	3b01      	subs	r3, #1
 8003054:	b29a      	uxth	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003060:	2200      	movs	r2, #0
 8003062:	4955      	ldr	r1, [pc, #340]	@ (80031b8 <HAL_I2C_Master_Receive+0x460>)
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 ffd1 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e09d      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003082:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	691a      	ldr	r2, [r3, #16]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003096:	1c5a      	adds	r2, r3, #1
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030a0:	3b01      	subs	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	691a      	ldr	r2, [r3, #16]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c8:	1c5a      	adds	r2, r3, #1
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030de:	b29b      	uxth	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030e8:	e04e      	b.n	8003188 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f001 f936 	bl	8004360 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e058      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	691a      	ldr	r2, [r3, #16]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800311a:	3b01      	subs	r3, #1
 800311c:	b29a      	uxth	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003126:	b29b      	uxth	r3, r3
 8003128:	3b01      	subs	r3, #1
 800312a:	b29a      	uxth	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	f003 0304 	and.w	r3, r3, #4
 800313a:	2b04      	cmp	r3, #4
 800313c:	d124      	bne.n	8003188 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003142:	2b03      	cmp	r3, #3
 8003144:	d107      	bne.n	8003156 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003154:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318c:	2b00      	cmp	r3, #0
 800318e:	f47f aeb6 	bne.w	8002efe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2220      	movs	r2, #32
 8003196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	e000      	b.n	80031b0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80031ae:	2302      	movs	r3, #2
  }
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3728      	adds	r7, #40	@ 0x28
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	00010004 	.word	0x00010004

080031bc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	4608      	mov	r0, r1
 80031c6:	4611      	mov	r1, r2
 80031c8:	461a      	mov	r2, r3
 80031ca:	4603      	mov	r3, r0
 80031cc:	817b      	strh	r3, [r7, #10]
 80031ce:	460b      	mov	r3, r1
 80031d0:	813b      	strh	r3, [r7, #8]
 80031d2:	4613      	mov	r3, r2
 80031d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031d6:	f7fe ff9d 	bl	8002114 <HAL_GetTick>
 80031da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b20      	cmp	r3, #32
 80031e6:	f040 80d9 	bne.w	800339c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	2319      	movs	r3, #25
 80031f0:	2201      	movs	r2, #1
 80031f2:	496d      	ldr	r1, [pc, #436]	@ (80033a8 <HAL_I2C_Mem_Write+0x1ec>)
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 ff09 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	e0cc      	b.n	800339e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800320a:	2b01      	cmp	r3, #1
 800320c:	d101      	bne.n	8003212 <HAL_I2C_Mem_Write+0x56>
 800320e:	2302      	movs	r3, #2
 8003210:	e0c5      	b.n	800339e <HAL_I2C_Mem_Write+0x1e2>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b01      	cmp	r3, #1
 8003226:	d007      	beq.n	8003238 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003246:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2221      	movs	r2, #33	@ 0x21
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2240      	movs	r2, #64	@ 0x40
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6a3a      	ldr	r2, [r7, #32]
 8003262:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003268:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4a4d      	ldr	r2, [pc, #308]	@ (80033ac <HAL_I2C_Mem_Write+0x1f0>)
 8003278:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800327a:	88f8      	ldrh	r0, [r7, #6]
 800327c:	893a      	ldrh	r2, [r7, #8]
 800327e:	8979      	ldrh	r1, [r7, #10]
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	9301      	str	r3, [sp, #4]
 8003284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	4603      	mov	r3, r0
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 fd40 	bl	8003d10 <I2C_RequestMemoryWrite>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d052      	beq.n	800333c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e081      	b.n	800339e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 ffce 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00d      	beq.n	80032c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d107      	bne.n	80032c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e06b      	b.n	800339e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ca:	781a      	ldrb	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	1c5a      	adds	r2, r3, #1
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	3b01      	subs	r3, #1
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	695b      	ldr	r3, [r3, #20]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b04      	cmp	r3, #4
 8003302:	d11b      	bne.n	800333c <HAL_I2C_Mem_Write+0x180>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003308:	2b00      	cmp	r3, #0
 800330a:	d017      	beq.n	800333c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	781a      	ldrb	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1aa      	bne.n	800329a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f000 ffc1 	bl	80042d0 <I2C_WaitOnBTFFlagUntilTimeout>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00d      	beq.n	8003370 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	2b04      	cmp	r3, #4
 800335a:	d107      	bne.n	800336c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800336a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e016      	b.n	800339e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800337e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2220      	movs	r2, #32
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003398:	2300      	movs	r3, #0
 800339a:	e000      	b.n	800339e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800339c:	2302      	movs	r3, #2
  }
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3718      	adds	r7, #24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	00100002 	.word	0x00100002
 80033ac:	ffff0000 	.word	0xffff0000

080033b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b08c      	sub	sp, #48	@ 0x30
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	4608      	mov	r0, r1
 80033ba:	4611      	mov	r1, r2
 80033bc:	461a      	mov	r2, r3
 80033be:	4603      	mov	r3, r0
 80033c0:	817b      	strh	r3, [r7, #10]
 80033c2:	460b      	mov	r3, r1
 80033c4:	813b      	strh	r3, [r7, #8]
 80033c6:	4613      	mov	r3, r2
 80033c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033ca:	f7fe fea3 	bl	8002114 <HAL_GetTick>
 80033ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b20      	cmp	r3, #32
 80033da:	f040 8214 	bne.w	8003806 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	2319      	movs	r3, #25
 80033e4:	2201      	movs	r2, #1
 80033e6:	497b      	ldr	r1, [pc, #492]	@ (80035d4 <HAL_I2C_Mem_Read+0x224>)
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	f000 fe0f 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80033f4:	2302      	movs	r3, #2
 80033f6:	e207      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_I2C_Mem_Read+0x56>
 8003402:	2302      	movs	r3, #2
 8003404:	e200      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b01      	cmp	r3, #1
 800341a:	d007      	beq.n	800342c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0201 	orr.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800343a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2222      	movs	r2, #34	@ 0x22
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2240      	movs	r2, #64	@ 0x40
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003456:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800345c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	4a5b      	ldr	r2, [pc, #364]	@ (80035d8 <HAL_I2C_Mem_Read+0x228>)
 800346c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800346e:	88f8      	ldrh	r0, [r7, #6]
 8003470:	893a      	ldrh	r2, [r7, #8]
 8003472:	8979      	ldrh	r1, [r7, #10]
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	9301      	str	r3, [sp, #4]
 8003478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	4603      	mov	r3, r0
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f000 fcdc 	bl	8003e3c <I2C_RequestMemoryRead>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e1bc      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003492:	2b00      	cmp	r3, #0
 8003494:	d113      	bne.n	80034be <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003496:	2300      	movs	r3, #0
 8003498:	623b      	str	r3, [r7, #32]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	623b      	str	r3, [r7, #32]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	623b      	str	r3, [r7, #32]
 80034aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	e190      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d11b      	bne.n	80034fe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d6:	2300      	movs	r3, #0
 80034d8:	61fb      	str	r3, [r7, #28]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	61fb      	str	r3, [r7, #28]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	e170      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003502:	2b02      	cmp	r3, #2
 8003504:	d11b      	bne.n	800353e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003514:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003524:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003526:	2300      	movs	r3, #0
 8003528:	61bb      	str	r3, [r7, #24]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	61bb      	str	r3, [r7, #24]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	61bb      	str	r3, [r7, #24]
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	e150      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	617b      	str	r3, [r7, #20]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003554:	e144      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355a:	2b03      	cmp	r3, #3
 800355c:	f200 80f1 	bhi.w	8003742 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003564:	2b01      	cmp	r3, #1
 8003566:	d123      	bne.n	80035b0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800356a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 fef7 	bl	8004360 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e145      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	691a      	ldr	r2, [r3, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003598:	3b01      	subs	r3, #1
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035ae:	e117      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d14e      	bne.n	8003656 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035be:	2200      	movs	r2, #0
 80035c0:	4906      	ldr	r1, [pc, #24]	@ (80035dc <HAL_I2C_Mem_Read+0x22c>)
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 fd22 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d008      	beq.n	80035e0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e11a      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
 80035d2:	bf00      	nop
 80035d4:	00100002 	.word	0x00100002
 80035d8:	ffff0000 	.word	0xffff0000
 80035dc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691a      	ldr	r2, [r3, #16]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	b2d2      	uxtb	r2, r2
 80035fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800360c:	3b01      	subs	r3, #1
 800360e:	b29a      	uxth	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003618:	b29b      	uxth	r3, r3
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	691a      	ldr	r2, [r3, #16]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003634:	1c5a      	adds	r2, r3, #1
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800363e:	3b01      	subs	r3, #1
 8003640:	b29a      	uxth	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364a:	b29b      	uxth	r3, r3
 800364c:	3b01      	subs	r3, #1
 800364e:	b29a      	uxth	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003654:	e0c4      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800365c:	2200      	movs	r2, #0
 800365e:	496c      	ldr	r1, [pc, #432]	@ (8003810 <HAL_I2C_Mem_Read+0x460>)
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 fcd3 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e0cb      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800367e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691a      	ldr	r2, [r3, #16]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003692:	1c5a      	adds	r2, r3, #1
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369c:	3b01      	subs	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	3b01      	subs	r3, #1
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b8:	2200      	movs	r2, #0
 80036ba:	4955      	ldr	r1, [pc, #340]	@ (8003810 <HAL_I2C_Mem_Read+0x460>)
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 fca5 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e09d      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ee:	1c5a      	adds	r2, r3, #1
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003704:	b29b      	uxth	r3, r3
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691a      	ldr	r2, [r3, #16]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003740:	e04e      	b.n	80037e0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003744:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 fe0a 	bl	8004360 <I2C_WaitOnRXNEFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e058      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003760:	b2d2      	uxtb	r2, r2
 8003762:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003772:	3b01      	subs	r3, #1
 8003774:	b29a      	uxth	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800377e:	b29b      	uxth	r3, r3
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f003 0304 	and.w	r3, r3, #4
 8003792:	2b04      	cmp	r3, #4
 8003794:	d124      	bne.n	80037e0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379a:	2b03      	cmp	r3, #3
 800379c:	d107      	bne.n	80037ae <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ac:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	3b01      	subs	r3, #1
 80037da:	b29a      	uxth	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f47f aeb6 	bne.w	8003556 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2220      	movs	r2, #32
 80037ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	e000      	b.n	8003808 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003806:	2302      	movs	r3, #2
  }
}
 8003808:	4618      	mov	r0, r3
 800380a:	3728      	adds	r7, #40	@ 0x28
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	00010004 	.word	0x00010004

08003814 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b08a      	sub	sp, #40	@ 0x28
 8003818:	af02      	add	r7, sp, #8
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	607a      	str	r2, [r7, #4]
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	460b      	mov	r3, r1
 8003822:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003824:	f7fe fc76 	bl	8002114 <HAL_GetTick>
 8003828:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800382a:	2300      	movs	r3, #0
 800382c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b20      	cmp	r3, #32
 8003838:	f040 8111 	bne.w	8003a5e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	2319      	movs	r3, #25
 8003842:	2201      	movs	r2, #1
 8003844:	4988      	ldr	r1, [pc, #544]	@ (8003a68 <HAL_I2C_IsDeviceReady+0x254>)
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fbe0 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003852:	2302      	movs	r3, #2
 8003854:	e104      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_I2C_IsDeviceReady+0x50>
 8003860:	2302      	movs	r3, #2
 8003862:	e0fd      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b01      	cmp	r3, #1
 8003878:	d007      	beq.n	800388a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 0201 	orr.w	r2, r2, #1
 8003888:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003898:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2224      	movs	r2, #36	@ 0x24
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4a70      	ldr	r2, [pc, #448]	@ (8003a6c <HAL_I2C_IsDeviceReady+0x258>)
 80038ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038bc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 fb9e 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00d      	beq.n	80038f2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038e4:	d103      	bne.n	80038ee <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038ec:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e0b6      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038f2:	897b      	ldrh	r3, [r7, #10]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	461a      	mov	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003900:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003902:	f7fe fc07 	bl	8002114 <HAL_GetTick>
 8003906:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b02      	cmp	r3, #2
 8003914:	bf0c      	ite	eq
 8003916:	2301      	moveq	r3, #1
 8003918:	2300      	movne	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800392c:	bf0c      	ite	eq
 800392e:	2301      	moveq	r3, #1
 8003930:	2300      	movne	r3, #0
 8003932:	b2db      	uxtb	r3, r3
 8003934:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003936:	e025      	b.n	8003984 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003938:	f7fe fbec 	bl	8002114 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d302      	bcc.n	800394e <HAL_I2C_IsDeviceReady+0x13a>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d103      	bne.n	8003956 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	22a0      	movs	r2, #160	@ 0xa0
 8003952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b02      	cmp	r3, #2
 8003962:	bf0c      	ite	eq
 8003964:	2301      	moveq	r3, #1
 8003966:	2300      	movne	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003976:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397a:	bf0c      	ite	eq
 800397c:	2301      	moveq	r3, #1
 800397e:	2300      	movne	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2ba0      	cmp	r3, #160	@ 0xa0
 800398e:	d005      	beq.n	800399c <HAL_I2C_IsDeviceReady+0x188>
 8003990:	7dfb      	ldrb	r3, [r7, #23]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d102      	bne.n	800399c <HAL_I2C_IsDeviceReady+0x188>
 8003996:	7dbb      	ldrb	r3, [r7, #22]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0cd      	beq.n	8003938 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d129      	bne.n	8003a06 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	613b      	str	r3, [r7, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	613b      	str	r3, [r7, #16]
 80039d6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	2319      	movs	r3, #25
 80039de:	2201      	movs	r2, #1
 80039e0:	4921      	ldr	r1, [pc, #132]	@ (8003a68 <HAL_I2C_IsDeviceReady+0x254>)
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 fb12 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e036      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	e02c      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a14:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a1e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	2319      	movs	r3, #25
 8003a26:	2201      	movs	r2, #1
 8003a28:	490f      	ldr	r1, [pc, #60]	@ (8003a68 <HAL_I2C_IsDeviceReady+0x254>)
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 faee 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e012      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	f4ff af32 	bcc.w	80038ae <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e000      	b.n	8003a60 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003a5e:	2302      	movs	r3, #2
  }
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3720      	adds	r7, #32
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	00100002 	.word	0x00100002
 8003a6c:	ffff0000 	.word	0xffff0000

08003a70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d006      	beq.n	8003a9a <I2C_MasterRequestWrite+0x2a>
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d003      	beq.n	8003a9a <I2C_MasterRequestWrite+0x2a>
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a98:	d108      	bne.n	8003aac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e00b      	b.n	8003ac4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab0:	2b12      	cmp	r3, #18
 8003ab2:	d107      	bne.n	8003ac4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ac2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 fa9b 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00d      	beq.n	8003af8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aea:	d103      	bne.n	8003af4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003af2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e035      	b.n	8003b64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b00:	d108      	bne.n	8003b14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b02:	897b      	ldrh	r3, [r7, #10]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	461a      	mov	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b10:	611a      	str	r2, [r3, #16]
 8003b12:	e01b      	b.n	8003b4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b14:	897b      	ldrh	r3, [r7, #10]
 8003b16:	11db      	asrs	r3, r3, #7
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	f003 0306 	and.w	r3, r3, #6
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	f063 030f 	orn	r3, r3, #15
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	490e      	ldr	r1, [pc, #56]	@ (8003b6c <I2C_MasterRequestWrite+0xfc>)
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 fae4 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e010      	b.n	8003b64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b42:	897b      	ldrh	r3, [r7, #10]
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	4907      	ldr	r1, [pc, #28]	@ (8003b70 <I2C_MasterRequestWrite+0x100>)
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 fad4 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	00010008 	.word	0x00010008
 8003b70:	00010002 	.word	0x00010002

08003b74 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	603b      	str	r3, [r7, #0]
 8003b80:	460b      	mov	r3, r1
 8003b82:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b98:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d006      	beq.n	8003bae <I2C_MasterRequestRead+0x3a>
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d003      	beq.n	8003bae <I2C_MasterRequestRead+0x3a>
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bac:	d108      	bne.n	8003bc0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	e00b      	b.n	8003bd8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc4:	2b11      	cmp	r3, #17
 8003bc6:	d107      	bne.n	8003bd8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 fa11 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00d      	beq.n	8003c0c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bfe:	d103      	bne.n	8003c08 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e079      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c14:	d108      	bne.n	8003c28 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c16:	897b      	ldrh	r3, [r7, #10]
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	b2da      	uxtb	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	611a      	str	r2, [r3, #16]
 8003c26:	e05f      	b.n	8003ce8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c28:	897b      	ldrh	r3, [r7, #10]
 8003c2a:	11db      	asrs	r3, r3, #7
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	f003 0306 	and.w	r3, r3, #6
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f063 030f 	orn	r3, r3, #15
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4930      	ldr	r1, [pc, #192]	@ (8003d08 <I2C_MasterRequestRead+0x194>)
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f000 fa5a 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e054      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c56:	897b      	ldrh	r3, [r7, #10]
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	4929      	ldr	r1, [pc, #164]	@ (8003d0c <I2C_MasterRequestRead+0x198>)
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 fa4a 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e044      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	613b      	str	r3, [r7, #16]
 8003c8a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c9a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 f9af 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00d      	beq.n	8003cd0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc2:	d103      	bne.n	8003ccc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cca:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e017      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003cd0:	897b      	ldrh	r3, [r7, #10]
 8003cd2:	11db      	asrs	r3, r3, #7
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	f003 0306 	and.w	r3, r3, #6
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f063 030e 	orn	r3, r3, #14
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4907      	ldr	r1, [pc, #28]	@ (8003d0c <I2C_MasterRequestRead+0x198>)
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 fa06 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e000      	b.n	8003d00 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	00010008 	.word	0x00010008
 8003d0c:	00010002 	.word	0x00010002

08003d10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	4608      	mov	r0, r1
 8003d1a:	4611      	mov	r1, r2
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4603      	mov	r3, r0
 8003d20:	817b      	strh	r3, [r7, #10]
 8003d22:	460b      	mov	r3, r1
 8003d24:	813b      	strh	r3, [r7, #8]
 8003d26:	4613      	mov	r3, r2
 8003d28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 f960 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00d      	beq.n	8003d6e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d60:	d103      	bne.n	8003d6a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d68:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e05f      	b.n	8003e2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d6e:	897b      	ldrh	r3, [r7, #10]
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	461a      	mov	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d80:	6a3a      	ldr	r2, [r7, #32]
 8003d82:	492d      	ldr	r1, [pc, #180]	@ (8003e38 <I2C_RequestMemoryWrite+0x128>)
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 f9bb 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e04c      	b.n	8003e2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dac:	6a39      	ldr	r1, [r7, #32]
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f000 fa46 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00d      	beq.n	8003dd6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d107      	bne.n	8003dd2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e02b      	b.n	8003e2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d105      	bne.n	8003de8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ddc:	893b      	ldrh	r3, [r7, #8]
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	611a      	str	r2, [r3, #16]
 8003de6:	e021      	b.n	8003e2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003de8:	893b      	ldrh	r3, [r7, #8]
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df8:	6a39      	ldr	r1, [r7, #32]
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f000 fa20 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00d      	beq.n	8003e22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d107      	bne.n	8003e1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e005      	b.n	8003e2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e22:	893b      	ldrh	r3, [r7, #8]
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3718      	adds	r7, #24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	00010002 	.word	0x00010002

08003e3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b088      	sub	sp, #32
 8003e40:	af02      	add	r7, sp, #8
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	4608      	mov	r0, r1
 8003e46:	4611      	mov	r1, r2
 8003e48:	461a      	mov	r2, r3
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	817b      	strh	r3, [r7, #10]
 8003e4e:	460b      	mov	r3, r1
 8003e50:	813b      	strh	r3, [r7, #8]
 8003e52:	4613      	mov	r3, r2
 8003e54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	6a3b      	ldr	r3, [r7, #32]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 f8c2 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00d      	beq.n	8003eaa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e9c:	d103      	bne.n	8003ea6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ea4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e0aa      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003eaa:	897b      	ldrh	r3, [r7, #10]
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	461a      	mov	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003eb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	6a3a      	ldr	r2, [r7, #32]
 8003ebe:	4952      	ldr	r1, [pc, #328]	@ (8004008 <I2C_RequestMemoryRead+0x1cc>)
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 f91d 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e097      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	617b      	str	r3, [r7, #20]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee8:	6a39      	ldr	r1, [r7, #32]
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f9a8 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00d      	beq.n	8003f12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d107      	bne.n	8003f0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e076      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f12:	88fb      	ldrh	r3, [r7, #6]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d105      	bne.n	8003f24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f18:	893b      	ldrh	r3, [r7, #8]
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	611a      	str	r2, [r3, #16]
 8003f22:	e021      	b.n	8003f68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f24:	893b      	ldrh	r3, [r7, #8]
 8003f26:	0a1b      	lsrs	r3, r3, #8
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f34:	6a39      	ldr	r1, [r7, #32]
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 f982 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00d      	beq.n	8003f5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d107      	bne.n	8003f5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e050      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f5e:	893b      	ldrh	r3, [r7, #8]
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f6a:	6a39      	ldr	r1, [r7, #32]
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f967 	bl	8004240 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00d      	beq.n	8003f94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d107      	bne.n	8003f90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e035      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fa2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	6a3b      	ldr	r3, [r7, #32]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 f82b 	bl	800400c <I2C_WaitOnFlagUntilTimeout>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00d      	beq.n	8003fd8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fca:	d103      	bne.n	8003fd4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e013      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003fd8:	897b      	ldrh	r3, [r7, #10]
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fea:	6a3a      	ldr	r2, [r7, #32]
 8003fec:	4906      	ldr	r1, [pc, #24]	@ (8004008 <I2C_RequestMemoryRead+0x1cc>)
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f000 f886 	bl	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	00010002 	.word	0x00010002

0800400c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	603b      	str	r3, [r7, #0]
 8004018:	4613      	mov	r3, r2
 800401a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800401c:	e048      	b.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004024:	d044      	beq.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004026:	f7fe f875 	bl	8002114 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	429a      	cmp	r2, r3
 8004034:	d302      	bcc.n	800403c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d139      	bne.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	0c1b      	lsrs	r3, r3, #16
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b01      	cmp	r3, #1
 8004044:	d10d      	bne.n	8004062 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	43da      	mvns	r2, r3
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	4013      	ands	r3, r2
 8004052:	b29b      	uxth	r3, r3
 8004054:	2b00      	cmp	r3, #0
 8004056:	bf0c      	ite	eq
 8004058:	2301      	moveq	r3, #1
 800405a:	2300      	movne	r3, #0
 800405c:	b2db      	uxtb	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	e00c      	b.n	800407c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	43da      	mvns	r2, r3
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	4013      	ands	r3, r2
 800406e:	b29b      	uxth	r3, r3
 8004070:	2b00      	cmp	r3, #0
 8004072:	bf0c      	ite	eq
 8004074:	2301      	moveq	r3, #1
 8004076:	2300      	movne	r3, #0
 8004078:	b2db      	uxtb	r3, r3
 800407a:	461a      	mov	r2, r3
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	429a      	cmp	r2, r3
 8004080:	d116      	bne.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409c:	f043 0220 	orr.w	r2, r3, #32
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e023      	b.n	80040f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	0c1b      	lsrs	r3, r3, #16
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d10d      	bne.n	80040d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	43da      	mvns	r2, r3
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	4013      	ands	r3, r2
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	bf0c      	ite	eq
 80040cc:	2301      	moveq	r3, #1
 80040ce:	2300      	movne	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	461a      	mov	r2, r3
 80040d4:	e00c      	b.n	80040f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	43da      	mvns	r2, r3
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	4013      	ands	r3, r2
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	bf0c      	ite	eq
 80040e8:	2301      	moveq	r3, #1
 80040ea:	2300      	movne	r3, #0
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	461a      	mov	r2, r3
 80040f0:	79fb      	ldrb	r3, [r7, #7]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d093      	beq.n	800401e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800410e:	e071      	b.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800411a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800411e:	d123      	bne.n	8004168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800412e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004138:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2220      	movs	r2, #32
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004154:	f043 0204 	orr.w	r2, r3, #4
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e067      	b.n	8004238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416e:	d041      	beq.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004170:	f7fd ffd0 	bl	8002114 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	429a      	cmp	r2, r3
 800417e:	d302      	bcc.n	8004186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d136      	bne.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	0c1b      	lsrs	r3, r3, #16
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b01      	cmp	r3, #1
 800418e:	d10c      	bne.n	80041aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	43da      	mvns	r2, r3
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4013      	ands	r3, r2
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	bf14      	ite	ne
 80041a2:	2301      	movne	r3, #1
 80041a4:	2300      	moveq	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	e00b      	b.n	80041c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	43da      	mvns	r2, r3
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4013      	ands	r3, r2
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	bf14      	ite	ne
 80041bc:	2301      	movne	r3, #1
 80041be:	2300      	moveq	r3, #0
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d016      	beq.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	f043 0220 	orr.w	r2, r3, #32
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e021      	b.n	8004238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	0c1b      	lsrs	r3, r3, #16
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d10c      	bne.n	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	43da      	mvns	r2, r3
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	4013      	ands	r3, r2
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	bf14      	ite	ne
 8004210:	2301      	movne	r3, #1
 8004212:	2300      	moveq	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	e00b      	b.n	8004230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	43da      	mvns	r2, r3
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	4013      	ands	r3, r2
 8004224:	b29b      	uxth	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	bf14      	ite	ne
 800422a:	2301      	movne	r3, #1
 800422c:	2300      	moveq	r3, #0
 800422e:	b2db      	uxtb	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	f47f af6d 	bne.w	8004110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800424c:	e034      	b.n	80042b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f8e3 	bl	800441a <I2C_IsAcknowledgeFailed>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e034      	b.n	80042c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004264:	d028      	beq.n	80042b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004266:	f7fd ff55 	bl	8002114 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	429a      	cmp	r2, r3
 8004274:	d302      	bcc.n	800427c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d11d      	bne.n	80042b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004286:	2b80      	cmp	r3, #128	@ 0x80
 8004288:	d016      	beq.n	80042b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	f043 0220 	orr.w	r2, r3, #32
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e007      	b.n	80042c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c2:	2b80      	cmp	r3, #128	@ 0x80
 80042c4:	d1c3      	bne.n	800424e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042dc:	e034      	b.n	8004348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 f89b 	bl	800441a <I2C_IsAcknowledgeFailed>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e034      	b.n	8004358 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f4:	d028      	beq.n	8004348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f6:	f7fd ff0d 	bl	8002114 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	429a      	cmp	r2, r3
 8004304:	d302      	bcc.n	800430c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d11d      	bne.n	8004348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b04      	cmp	r3, #4
 8004318:	d016      	beq.n	8004348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2220      	movs	r2, #32
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004334:	f043 0220 	orr.w	r2, r3, #32
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e007      	b.n	8004358 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	2b04      	cmp	r3, #4
 8004354:	d1c3      	bne.n	80042de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800436c:	e049      	b.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	f003 0310 	and.w	r3, r3, #16
 8004378:	2b10      	cmp	r3, #16
 800437a:	d119      	bne.n	80043b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f06f 0210 	mvn.w	r2, #16
 8004384:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e030      	b.n	8004412 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b0:	f7fd feb0 	bl	8002114 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d302      	bcc.n	80043c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d11d      	bne.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d0:	2b40      	cmp	r3, #64	@ 0x40
 80043d2:	d016      	beq.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2220      	movs	r2, #32
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	f043 0220 	orr.w	r2, r3, #32
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e007      	b.n	8004412 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800440c:	2b40      	cmp	r3, #64	@ 0x40
 800440e:	d1ae      	bne.n	800436e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800442c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004430:	d11b      	bne.n	800446a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800443a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2220      	movs	r2, #32
 8004446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004456:	f043 0204 	orr.w	r2, r3, #4
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e000      	b.n	800446c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e267      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	2b00      	cmp	r3, #0
 8004494:	d075      	beq.n	8004582 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004496:	4b88      	ldr	r3, [pc, #544]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d00c      	beq.n	80044bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044a2:	4b85      	ldr	r3, [pc, #532]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d112      	bne.n	80044d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ae:	4b82      	ldr	r3, [pc, #520]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ba:	d10b      	bne.n	80044d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044bc:	4b7e      	ldr	r3, [pc, #504]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d05b      	beq.n	8004580 <HAL_RCC_OscConfig+0x108>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d157      	bne.n	8004580 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e242      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044dc:	d106      	bne.n	80044ec <HAL_RCC_OscConfig+0x74>
 80044de:	4b76      	ldr	r3, [pc, #472]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a75      	ldr	r2, [pc, #468]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	e01d      	b.n	8004528 <HAL_RCC_OscConfig+0xb0>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044f4:	d10c      	bne.n	8004510 <HAL_RCC_OscConfig+0x98>
 80044f6:	4b70      	ldr	r3, [pc, #448]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a6f      	ldr	r2, [pc, #444]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	4b6d      	ldr	r3, [pc, #436]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a6c      	ldr	r2, [pc, #432]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	e00b      	b.n	8004528 <HAL_RCC_OscConfig+0xb0>
 8004510:	4b69      	ldr	r3, [pc, #420]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a68      	ldr	r2, [pc, #416]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004516:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	4b66      	ldr	r3, [pc, #408]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a65      	ldr	r2, [pc, #404]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004522:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004526:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d013      	beq.n	8004558 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004530:	f7fd fdf0 	bl	8002114 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004538:	f7fd fdec 	bl	8002114 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	@ 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e207      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454a:	4b5b      	ldr	r3, [pc, #364]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCC_OscConfig+0xc0>
 8004556:	e014      	b.n	8004582 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004558:	f7fd fddc 	bl	8002114 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004560:	f7fd fdd8 	bl	8002114 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b64      	cmp	r3, #100	@ 0x64
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e1f3      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004572:	4b51      	ldr	r3, [pc, #324]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1f0      	bne.n	8004560 <HAL_RCC_OscConfig+0xe8>
 800457e:	e000      	b.n	8004582 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d063      	beq.n	8004656 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800458e:	4b4a      	ldr	r3, [pc, #296]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f003 030c 	and.w	r3, r3, #12
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00b      	beq.n	80045b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800459a:	4b47      	ldr	r3, [pc, #284]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d11c      	bne.n	80045e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045a6:	4b44      	ldr	r3, [pc, #272]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d116      	bne.n	80045e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b2:	4b41      	ldr	r3, [pc, #260]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d005      	beq.n	80045ca <HAL_RCC_OscConfig+0x152>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d001      	beq.n	80045ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e1c7      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ca:	4b3b      	ldr	r3, [pc, #236]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	4937      	ldr	r1, [pc, #220]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045de:	e03a      	b.n	8004656 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d020      	beq.n	800462a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e8:	4b34      	ldr	r3, [pc, #208]	@ (80046bc <HAL_RCC_OscConfig+0x244>)
 80045ea:	2201      	movs	r2, #1
 80045ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ee:	f7fd fd91 	bl	8002114 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f4:	e008      	b.n	8004608 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045f6:	f7fd fd8d 	bl	8002114 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d901      	bls.n	8004608 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e1a8      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004608:	4b2b      	ldr	r3, [pc, #172]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0302 	and.w	r3, r3, #2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0f0      	beq.n	80045f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004614:	4b28      	ldr	r3, [pc, #160]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	4925      	ldr	r1, [pc, #148]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004624:	4313      	orrs	r3, r2
 8004626:	600b      	str	r3, [r1, #0]
 8004628:	e015      	b.n	8004656 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800462a:	4b24      	ldr	r3, [pc, #144]	@ (80046bc <HAL_RCC_OscConfig+0x244>)
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004630:	f7fd fd70 	bl	8002114 <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004636:	e008      	b.n	800464a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004638:	f7fd fd6c 	bl	8002114 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	2b02      	cmp	r3, #2
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e187      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464a:	4b1b      	ldr	r3, [pc, #108]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1f0      	bne.n	8004638 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d036      	beq.n	80046d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d016      	beq.n	8004698 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800466a:	4b15      	ldr	r3, [pc, #84]	@ (80046c0 <HAL_RCC_OscConfig+0x248>)
 800466c:	2201      	movs	r2, #1
 800466e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004670:	f7fd fd50 	bl	8002114 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004678:	f7fd fd4c 	bl	8002114 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e167      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468a:	4b0b      	ldr	r3, [pc, #44]	@ (80046b8 <HAL_RCC_OscConfig+0x240>)
 800468c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0f0      	beq.n	8004678 <HAL_RCC_OscConfig+0x200>
 8004696:	e01b      	b.n	80046d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004698:	4b09      	ldr	r3, [pc, #36]	@ (80046c0 <HAL_RCC_OscConfig+0x248>)
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800469e:	f7fd fd39 	bl	8002114 <HAL_GetTick>
 80046a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a4:	e00e      	b.n	80046c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a6:	f7fd fd35 	bl	8002114 <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d907      	bls.n	80046c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e150      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
 80046b8:	40023800 	.word	0x40023800
 80046bc:	42470000 	.word	0x42470000
 80046c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c4:	4b88      	ldr	r3, [pc, #544]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1ea      	bne.n	80046a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8097 	beq.w	800480c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046de:	2300      	movs	r3, #0
 80046e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e2:	4b81      	ldr	r3, [pc, #516]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10f      	bne.n	800470e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ee:	2300      	movs	r3, #0
 80046f0:	60bb      	str	r3, [r7, #8]
 80046f2:	4b7d      	ldr	r3, [pc, #500]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f6:	4a7c      	ldr	r2, [pc, #496]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80046fe:	4b7a      	ldr	r3, [pc, #488]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004706:	60bb      	str	r3, [r7, #8]
 8004708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800470a:	2301      	movs	r3, #1
 800470c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800470e:	4b77      	ldr	r3, [pc, #476]	@ (80048ec <HAL_RCC_OscConfig+0x474>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004716:	2b00      	cmp	r3, #0
 8004718:	d118      	bne.n	800474c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800471a:	4b74      	ldr	r3, [pc, #464]	@ (80048ec <HAL_RCC_OscConfig+0x474>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a73      	ldr	r2, [pc, #460]	@ (80048ec <HAL_RCC_OscConfig+0x474>)
 8004720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004724:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004726:	f7fd fcf5 	bl	8002114 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800472e:	f7fd fcf1 	bl	8002114 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e10c      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004740:	4b6a      	ldr	r3, [pc, #424]	@ (80048ec <HAL_RCC_OscConfig+0x474>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d106      	bne.n	8004762 <HAL_RCC_OscConfig+0x2ea>
 8004754:	4b64      	ldr	r3, [pc, #400]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004758:	4a63      	ldr	r2, [pc, #396]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004760:	e01c      	b.n	800479c <HAL_RCC_OscConfig+0x324>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b05      	cmp	r3, #5
 8004768:	d10c      	bne.n	8004784 <HAL_RCC_OscConfig+0x30c>
 800476a:	4b5f      	ldr	r3, [pc, #380]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476e:	4a5e      	ldr	r2, [pc, #376]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004770:	f043 0304 	orr.w	r3, r3, #4
 8004774:	6713      	str	r3, [r2, #112]	@ 0x70
 8004776:	4b5c      	ldr	r3, [pc, #368]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477a:	4a5b      	ldr	r2, [pc, #364]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	6713      	str	r3, [r2, #112]	@ 0x70
 8004782:	e00b      	b.n	800479c <HAL_RCC_OscConfig+0x324>
 8004784:	4b58      	ldr	r3, [pc, #352]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004788:	4a57      	ldr	r2, [pc, #348]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004790:	4b55      	ldr	r3, [pc, #340]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004792:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004794:	4a54      	ldr	r2, [pc, #336]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004796:	f023 0304 	bic.w	r3, r3, #4
 800479a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d015      	beq.n	80047d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a4:	f7fd fcb6 	bl	8002114 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047aa:	e00a      	b.n	80047c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ac:	f7fd fcb2 	bl	8002114 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0cb      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c2:	4b49      	ldr	r3, [pc, #292]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0ee      	beq.n	80047ac <HAL_RCC_OscConfig+0x334>
 80047ce:	e014      	b.n	80047fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d0:	f7fd fca0 	bl	8002114 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047d6:	e00a      	b.n	80047ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d8:	f7fd fc9c 	bl	8002114 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e0b5      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ee:	4b3e      	ldr	r3, [pc, #248]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1ee      	bne.n	80047d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d105      	bne.n	800480c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004800:	4b39      	ldr	r3, [pc, #228]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004804:	4a38      	ldr	r2, [pc, #224]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004806:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800480a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 80a1 	beq.w	8004958 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004816:	4b34      	ldr	r3, [pc, #208]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
 800481e:	2b08      	cmp	r3, #8
 8004820:	d05c      	beq.n	80048dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	2b02      	cmp	r3, #2
 8004828:	d141      	bne.n	80048ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482a:	4b31      	ldr	r3, [pc, #196]	@ (80048f0 <HAL_RCC_OscConfig+0x478>)
 800482c:	2200      	movs	r2, #0
 800482e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004830:	f7fd fc70 	bl	8002114 <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004838:	f7fd fc6c 	bl	8002114 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e087      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484a:	4b27      	ldr	r3, [pc, #156]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f0      	bne.n	8004838 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69da      	ldr	r2, [r3, #28]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	019b      	lsls	r3, r3, #6
 8004866:	431a      	orrs	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486c:	085b      	lsrs	r3, r3, #1
 800486e:	3b01      	subs	r3, #1
 8004870:	041b      	lsls	r3, r3, #16
 8004872:	431a      	orrs	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	061b      	lsls	r3, r3, #24
 800487a:	491b      	ldr	r1, [pc, #108]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 800487c:	4313      	orrs	r3, r2
 800487e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004880:	4b1b      	ldr	r3, [pc, #108]	@ (80048f0 <HAL_RCC_OscConfig+0x478>)
 8004882:	2201      	movs	r2, #1
 8004884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004886:	f7fd fc45 	bl	8002114 <HAL_GetTick>
 800488a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800488c:	e008      	b.n	80048a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800488e:	f7fd fc41 	bl	8002114 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d901      	bls.n	80048a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e05c      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a0:	4b11      	ldr	r3, [pc, #68]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0f0      	beq.n	800488e <HAL_RCC_OscConfig+0x416>
 80048ac:	e054      	b.n	8004958 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ae:	4b10      	ldr	r3, [pc, #64]	@ (80048f0 <HAL_RCC_OscConfig+0x478>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b4:	f7fd fc2e 	bl	8002114 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048bc:	f7fd fc2a 	bl	8002114 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e045      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ce:	4b06      	ldr	r3, [pc, #24]	@ (80048e8 <HAL_RCC_OscConfig+0x470>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1f0      	bne.n	80048bc <HAL_RCC_OscConfig+0x444>
 80048da:	e03d      	b.n	8004958 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d107      	bne.n	80048f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e038      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
 80048e8:	40023800 	.word	0x40023800
 80048ec:	40007000 	.word	0x40007000
 80048f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <HAL_RCC_OscConfig+0x4ec>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d028      	beq.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d121      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491a:	429a      	cmp	r2, r3
 800491c:	d11a      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004924:	4013      	ands	r3, r2
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800492a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800492c:	4293      	cmp	r3, r2
 800492e:	d111      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493a:	085b      	lsrs	r3, r3, #1
 800493c:	3b01      	subs	r3, #1
 800493e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004940:	429a      	cmp	r2, r3
 8004942:	d107      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004950:	429a      	cmp	r2, r3
 8004952:	d001      	beq.n	8004958 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e000      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40023800 	.word	0x40023800

08004968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0cc      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800497c:	4b68      	ldr	r3, [pc, #416]	@ (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d90c      	bls.n	80049a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	4b65      	ldr	r3, [pc, #404]	@ (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	b2d2      	uxtb	r2, r2
 8004990:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004992:	4b63      	ldr	r3, [pc, #396]	@ (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0307 	and.w	r3, r3, #7
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	429a      	cmp	r2, r3
 800499e:	d001      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e0b8      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d020      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049bc:	4b59      	ldr	r3, [pc, #356]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	4a58      	ldr	r2, [pc, #352]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0308 	and.w	r3, r3, #8
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049d4:	4b53      	ldr	r3, [pc, #332]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	4a52      	ldr	r2, [pc, #328]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e0:	4b50      	ldr	r3, [pc, #320]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	494d      	ldr	r1, [pc, #308]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d044      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d107      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a06:	4b47      	ldr	r3, [pc, #284]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d119      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e07f      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d003      	beq.n	8004a26 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a22:	2b03      	cmp	r3, #3
 8004a24:	d107      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a26:	4b3f      	ldr	r3, [pc, #252]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d109      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e06f      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a36:	4b3b      	ldr	r3, [pc, #236]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e067      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a46:	4b37      	ldr	r3, [pc, #220]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f023 0203 	bic.w	r2, r3, #3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	4934      	ldr	r1, [pc, #208]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a58:	f7fd fb5c 	bl	8002114 <HAL_GetTick>
 8004a5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5e:	e00a      	b.n	8004a76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a60:	f7fd fb58 	bl	8002114 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e04f      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a76:	4b2b      	ldr	r3, [pc, #172]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 020c 	and.w	r2, r3, #12
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d1eb      	bne.n	8004a60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a88:	4b25      	ldr	r3, [pc, #148]	@ (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d20c      	bcs.n	8004ab0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a96:	4b22      	ldr	r3, [pc, #136]	@ (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	4b20      	ldr	r3, [pc, #128]	@ (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e032      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d008      	beq.n	8004ace <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004abc:	4b19      	ldr	r3, [pc, #100]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4916      	ldr	r1, [pc, #88]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d009      	beq.n	8004aee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ada:	4b12      	ldr	r3, [pc, #72]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	00db      	lsls	r3, r3, #3
 8004ae8:	490e      	ldr	r1, [pc, #56]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aee:	f000 f821 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8004af2:	4602      	mov	r2, r0
 8004af4:	4b0b      	ldr	r3, [pc, #44]	@ (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	091b      	lsrs	r3, r3, #4
 8004afa:	f003 030f 	and.w	r3, r3, #15
 8004afe:	490a      	ldr	r1, [pc, #40]	@ (8004b28 <HAL_RCC_ClockConfig+0x1c0>)
 8004b00:	5ccb      	ldrb	r3, [r1, r3]
 8004b02:	fa22 f303 	lsr.w	r3, r2, r3
 8004b06:	4a09      	ldr	r2, [pc, #36]	@ (8004b2c <HAL_RCC_ClockConfig+0x1c4>)
 8004b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b0a:	4b09      	ldr	r3, [pc, #36]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c8>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fd fabc 	bl	800208c <HAL_InitTick>

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40023c00 	.word	0x40023c00
 8004b24:	40023800 	.word	0x40023800
 8004b28:	080088b0 	.word	0x080088b0
 8004b2c:	20000010 	.word	0x20000010
 8004b30:	20000014 	.word	0x20000014

08004b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b38:	b094      	sub	sp, #80	@ 0x50
 8004b3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b4c:	4b79      	ldr	r3, [pc, #484]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 030c 	and.w	r3, r3, #12
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d00d      	beq.n	8004b74 <HAL_RCC_GetSysClockFreq+0x40>
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	f200 80e1 	bhi.w	8004d20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d002      	beq.n	8004b68 <HAL_RCC_GetSysClockFreq+0x34>
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	d003      	beq.n	8004b6e <HAL_RCC_GetSysClockFreq+0x3a>
 8004b66:	e0db      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b68:	4b73      	ldr	r3, [pc, #460]	@ (8004d38 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b6c:	e0db      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b6e:	4b73      	ldr	r3, [pc, #460]	@ (8004d3c <HAL_RCC_GetSysClockFreq+0x208>)
 8004b70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b72:	e0d8      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b74:	4b6f      	ldr	r3, [pc, #444]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b7c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d063      	beq.n	8004c52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8a:	4b6a      	ldr	r3, [pc, #424]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	099b      	lsrs	r3, r3, #6
 8004b90:	2200      	movs	r2, #0
 8004b92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ba2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ba6:	4622      	mov	r2, r4
 8004ba8:	462b      	mov	r3, r5
 8004baa:	f04f 0000 	mov.w	r0, #0
 8004bae:	f04f 0100 	mov.w	r1, #0
 8004bb2:	0159      	lsls	r1, r3, #5
 8004bb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bb8:	0150      	lsls	r0, r2, #5
 8004bba:	4602      	mov	r2, r0
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	1a51      	subs	r1, r2, r1
 8004bc2:	6139      	str	r1, [r7, #16]
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bd8:	4659      	mov	r1, fp
 8004bda:	018b      	lsls	r3, r1, #6
 8004bdc:	4651      	mov	r1, sl
 8004bde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004be2:	4651      	mov	r1, sl
 8004be4:	018a      	lsls	r2, r1, #6
 8004be6:	4651      	mov	r1, sl
 8004be8:	ebb2 0801 	subs.w	r8, r2, r1
 8004bec:	4659      	mov	r1, fp
 8004bee:	eb63 0901 	sbc.w	r9, r3, r1
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	f04f 0300 	mov.w	r3, #0
 8004bfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c06:	4690      	mov	r8, r2
 8004c08:	4699      	mov	r9, r3
 8004c0a:	4623      	mov	r3, r4
 8004c0c:	eb18 0303 	adds.w	r3, r8, r3
 8004c10:	60bb      	str	r3, [r7, #8]
 8004c12:	462b      	mov	r3, r5
 8004c14:	eb49 0303 	adc.w	r3, r9, r3
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c26:	4629      	mov	r1, r5
 8004c28:	024b      	lsls	r3, r1, #9
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c30:	4621      	mov	r1, r4
 8004c32:	024a      	lsls	r2, r1, #9
 8004c34:	4610      	mov	r0, r2
 8004c36:	4619      	mov	r1, r3
 8004c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c44:	f7fb ffb0 	bl	8000ba8 <__aeabi_uldivmod>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c50:	e058      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c52:	4b38      	ldr	r3, [pc, #224]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	099b      	lsrs	r3, r3, #6
 8004c58:	2200      	movs	r2, #0
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	4611      	mov	r1, r2
 8004c5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c62:	623b      	str	r3, [r7, #32]
 8004c64:	2300      	movs	r3, #0
 8004c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	464b      	mov	r3, r9
 8004c70:	f04f 0000 	mov.w	r0, #0
 8004c74:	f04f 0100 	mov.w	r1, #0
 8004c78:	0159      	lsls	r1, r3, #5
 8004c7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c7e:	0150      	lsls	r0, r2, #5
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4641      	mov	r1, r8
 8004c86:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ca0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ca4:	ebb2 040a 	subs.w	r4, r2, sl
 8004ca8:	eb63 050b 	sbc.w	r5, r3, fp
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	00eb      	lsls	r3, r5, #3
 8004cb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cba:	00e2      	lsls	r2, r4, #3
 8004cbc:	4614      	mov	r4, r2
 8004cbe:	461d      	mov	r5, r3
 8004cc0:	4643      	mov	r3, r8
 8004cc2:	18e3      	adds	r3, r4, r3
 8004cc4:	603b      	str	r3, [r7, #0]
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	eb45 0303 	adc.w	r3, r5, r3
 8004ccc:	607b      	str	r3, [r7, #4]
 8004cce:	f04f 0200 	mov.w	r2, #0
 8004cd2:	f04f 0300 	mov.w	r3, #0
 8004cd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cda:	4629      	mov	r1, r5
 8004cdc:	028b      	lsls	r3, r1, #10
 8004cde:	4621      	mov	r1, r4
 8004ce0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ce4:	4621      	mov	r1, r4
 8004ce6:	028a      	lsls	r2, r1, #10
 8004ce8:	4610      	mov	r0, r2
 8004cea:	4619      	mov	r1, r3
 8004cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cee:	2200      	movs	r2, #0
 8004cf0:	61bb      	str	r3, [r7, #24]
 8004cf2:	61fa      	str	r2, [r7, #28]
 8004cf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cf8:	f7fb ff56 	bl	8000ba8 <__aeabi_uldivmod>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4613      	mov	r3, r2
 8004d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d04:	4b0b      	ldr	r3, [pc, #44]	@ (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	0c1b      	lsrs	r3, r3, #16
 8004d0a:	f003 0303 	and.w	r3, r3, #3
 8004d0e:	3301      	adds	r3, #1
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d1e:	e002      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d20:	4b05      	ldr	r3, [pc, #20]	@ (8004d38 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d22:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3750      	adds	r7, #80	@ 0x50
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d32:	bf00      	nop
 8004d34:	40023800 	.word	0x40023800
 8004d38:	00f42400 	.word	0x00f42400
 8004d3c:	007a1200 	.word	0x007a1200

08004d40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d44:	4b03      	ldr	r3, [pc, #12]	@ (8004d54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d46:	681b      	ldr	r3, [r3, #0]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000010 	.word	0x20000010

08004d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d5c:	f7ff fff0 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d60:	4602      	mov	r2, r0
 8004d62:	4b05      	ldr	r3, [pc, #20]	@ (8004d78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	0a9b      	lsrs	r3, r3, #10
 8004d68:	f003 0307 	and.w	r3, r3, #7
 8004d6c:	4903      	ldr	r1, [pc, #12]	@ (8004d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d6e:	5ccb      	ldrb	r3, [r1, r3]
 8004d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40023800 	.word	0x40023800
 8004d7c:	080088c0 	.word	0x080088c0

08004d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d84:	f7ff ffdc 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	4b05      	ldr	r3, [pc, #20]	@ (8004da0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	0b5b      	lsrs	r3, r3, #13
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	4903      	ldr	r1, [pc, #12]	@ (8004da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d96:	5ccb      	ldrb	r3, [r1, r3]
 8004d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	40023800 	.word	0x40023800
 8004da4:	080088c0 	.word	0x080088c0

08004da8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e042      	b.n	8004e40 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d106      	bne.n	8004dd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fc ffc4 	bl	8001d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2224      	movs	r2, #36	@ 0x24
 8004dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fc99 	bl	8005724 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	691a      	ldr	r2, [r3, #16]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695a      	ldr	r2, [r3, #20]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2220      	movs	r2, #32
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3708      	adds	r7, #8
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b0ba      	sub	sp, #232	@ 0xe8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e7e:	f003 030f 	and.w	r3, r3, #15
 8004e82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004e86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10f      	bne.n	8004eae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e92:	f003 0320 	and.w	r3, r3, #32
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d009      	beq.n	8004eae <HAL_UART_IRQHandler+0x66>
 8004e9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e9e:	f003 0320 	and.w	r3, r3, #32
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 fb7e 	bl	80055a8 <UART_Receive_IT>
      return;
 8004eac:	e273      	b.n	8005396 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004eae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 80de 	beq.w	8005074 <HAL_UART_IRQHandler+0x22c>
 8004eb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ebc:	f003 0301 	and.w	r3, r3, #1
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d106      	bne.n	8004ed2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ec8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 80d1 	beq.w	8005074 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00b      	beq.n	8004ef6 <HAL_UART_IRQHandler+0xae>
 8004ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d005      	beq.n	8004ef6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eee:	f043 0201 	orr.w	r2, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00b      	beq.n	8004f1a <HAL_UART_IRQHandler+0xd2>
 8004f02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d005      	beq.n	8004f1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f12:	f043 0202 	orr.w	r2, r3, #2
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <HAL_UART_IRQHandler+0xf6>
 8004f26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f36:	f043 0204 	orr.w	r2, r3, #4
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f42:	f003 0308 	and.w	r3, r3, #8
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d011      	beq.n	8004f6e <HAL_UART_IRQHandler+0x126>
 8004f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f4e:	f003 0320 	and.w	r3, r3, #32
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d105      	bne.n	8004f62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d005      	beq.n	8004f6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	f043 0208 	orr.w	r2, r3, #8
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f000 820a 	beq.w	800538c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f7c:	f003 0320 	and.w	r3, r3, #32
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d008      	beq.n	8004f96 <HAL_UART_IRQHandler+0x14e>
 8004f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f88:	f003 0320 	and.w	r3, r3, #32
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d002      	beq.n	8004f96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fb09 	bl	80055a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	bf0c      	ite	eq
 8004fa4:	2301      	moveq	r3, #1
 8004fa6:	2300      	movne	r3, #0
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb2:	f003 0308 	and.w	r3, r3, #8
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d103      	bne.n	8004fc2 <HAL_UART_IRQHandler+0x17a>
 8004fba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d04f      	beq.n	8005062 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 fa14 	bl	80053f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd2:	2b40      	cmp	r3, #64	@ 0x40
 8004fd4:	d141      	bne.n	800505a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3314      	adds	r3, #20
 8004fdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fe4:	e853 3f00 	ldrex	r3, [r3]
 8004fe8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004fec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ff0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ff4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	3314      	adds	r3, #20
 8004ffe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005002:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005006:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800500e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005012:	e841 2300 	strex	r3, r2, [r1]
 8005016:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800501a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1d9      	bne.n	8004fd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005026:	2b00      	cmp	r3, #0
 8005028:	d013      	beq.n	8005052 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502e:	4a8a      	ldr	r2, [pc, #552]	@ (8005258 <HAL_UART_IRQHandler+0x410>)
 8005030:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005036:	4618      	mov	r0, r3
 8005038:	f7fd fa1d 	bl	8002476 <HAL_DMA_Abort_IT>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d016      	beq.n	8005070 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800504c:	4610      	mov	r0, r2
 800504e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005050:	e00e      	b.n	8005070 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 f9b6 	bl	80053c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005058:	e00a      	b.n	8005070 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f9b2 	bl	80053c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005060:	e006      	b.n	8005070 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f9ae 	bl	80053c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800506e:	e18d      	b.n	800538c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005070:	bf00      	nop
    return;
 8005072:	e18b      	b.n	800538c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005078:	2b01      	cmp	r3, #1
 800507a:	f040 8167 	bne.w	800534c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800507e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005082:	f003 0310 	and.w	r3, r3, #16
 8005086:	2b00      	cmp	r3, #0
 8005088:	f000 8160 	beq.w	800534c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800508c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005090:	f003 0310 	and.w	r3, r3, #16
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 8159 	beq.w	800534c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800509a:	2300      	movs	r3, #0
 800509c:	60bb      	str	r3, [r7, #8]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60bb      	str	r3, [r7, #8]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	60bb      	str	r3, [r7, #8]
 80050ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	f040 80ce 	bne.w	800525c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80a9 	beq.w	8005228 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050de:	429a      	cmp	r2, r3
 80050e0:	f080 80a2 	bcs.w	8005228 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050f6:	f000 8088 	beq.w	800520a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	330c      	adds	r3, #12
 8005100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005104:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005108:	e853 3f00 	ldrex	r3, [r3]
 800510c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005110:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005118:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	330c      	adds	r3, #12
 8005122:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005126:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800512a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005132:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800513e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1d9      	bne.n	80050fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	3314      	adds	r3, #20
 800514c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005150:	e853 3f00 	ldrex	r3, [r3]
 8005154:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005156:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005158:	f023 0301 	bic.w	r3, r3, #1
 800515c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	3314      	adds	r3, #20
 8005166:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800516a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800516e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005172:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005176:	e841 2300 	strex	r3, r2, [r1]
 800517a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800517c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1e1      	bne.n	8005146 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	3314      	adds	r3, #20
 8005188:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800518c:	e853 3f00 	ldrex	r3, [r3]
 8005190:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005192:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005194:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3314      	adds	r3, #20
 80051a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80051a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80051a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80051ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051ae:	e841 2300 	strex	r3, r2, [r1]
 80051b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80051b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1e3      	bne.n	8005182 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2220      	movs	r2, #32
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	330c      	adds	r3, #12
 80051ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051d2:	e853 3f00 	ldrex	r3, [r3]
 80051d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80051d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051da:	f023 0310 	bic.w	r3, r3, #16
 80051de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80051ec:	65ba      	str	r2, [r7, #88]	@ 0x58
 80051ee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80051f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80051fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e3      	bne.n	80051c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005204:	4618      	mov	r0, r3
 8005206:	f7fd f8c6 	bl	8002396 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2202      	movs	r2, #2
 800520e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005218:	b29b      	uxth	r3, r3
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	b29b      	uxth	r3, r3
 800521e:	4619      	mov	r1, r3
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 f8d9 	bl	80053d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005226:	e0b3      	b.n	8005390 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800522c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005230:	429a      	cmp	r2, r3
 8005232:	f040 80ad 	bne.w	8005390 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005240:	f040 80a6 	bne.w	8005390 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2202      	movs	r2, #2
 8005248:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800524e:	4619      	mov	r1, r3
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f8c1 	bl	80053d8 <HAL_UARTEx_RxEventCallback>
      return;
 8005256:	e09b      	b.n	8005390 <HAL_UART_IRQHandler+0x548>
 8005258:	080054b7 	.word	0x080054b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005264:	b29b      	uxth	r3, r3
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005270:	b29b      	uxth	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	f000 808e 	beq.w	8005394 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005278:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 8089 	beq.w	8005394 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	330c      	adds	r3, #12
 8005288:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005294:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005298:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	330c      	adds	r3, #12
 80052a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80052a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80052a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052ae:	e841 2300 	strex	r3, r2, [r1]
 80052b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1e3      	bne.n	8005282 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	3314      	adds	r3, #20
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	623b      	str	r3, [r7, #32]
   return(result);
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	3314      	adds	r3, #20
 80052da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80052de:	633a      	str	r2, [r7, #48]	@ 0x30
 80052e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e6:	e841 2300 	strex	r3, r2, [r1]
 80052ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1e3      	bne.n	80052ba <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	330c      	adds	r3, #12
 8005306:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0310 	bic.w	r3, r3, #16
 8005316:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	330c      	adds	r3, #12
 8005320:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005324:	61fa      	str	r2, [r7, #28]
 8005326:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005328:	69b9      	ldr	r1, [r7, #24]
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	e841 2300 	strex	r3, r2, [r1]
 8005330:	617b      	str	r3, [r7, #20]
   return(result);
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1e3      	bne.n	8005300 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800533e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f847 	bl	80053d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800534a:	e023      	b.n	8005394 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800534c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005354:	2b00      	cmp	r3, #0
 8005356:	d009      	beq.n	800536c <HAL_UART_IRQHandler+0x524>
 8005358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800535c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005360:	2b00      	cmp	r3, #0
 8005362:	d003      	beq.n	800536c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 f8b7 	bl	80054d8 <UART_Transmit_IT>
    return;
 800536a:	e014      	b.n	8005396 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800536c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00e      	beq.n	8005396 <HAL_UART_IRQHandler+0x54e>
 8005378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800537c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f8f7 	bl	8005578 <UART_EndTransmit_IT>
    return;
 800538a:	e004      	b.n	8005396 <HAL_UART_IRQHandler+0x54e>
    return;
 800538c:	bf00      	nop
 800538e:	e002      	b.n	8005396 <HAL_UART_IRQHandler+0x54e>
      return;
 8005390:	bf00      	nop
 8005392:	e000      	b.n	8005396 <HAL_UART_IRQHandler+0x54e>
      return;
 8005394:	bf00      	nop
  }
}
 8005396:	37e8      	adds	r7, #232	@ 0xe8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	460b      	mov	r3, r1
 80053e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053e4:	bf00      	nop
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b095      	sub	sp, #84	@ 0x54
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	330c      	adds	r3, #12
 80053fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005402:	e853 3f00 	ldrex	r3, [r3]
 8005406:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800540e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	330c      	adds	r3, #12
 8005416:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005418:	643a      	str	r2, [r7, #64]	@ 0x40
 800541a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800541e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e5      	bne.n	80053f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3314      	adds	r3, #20
 8005432:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	e853 3f00 	ldrex	r3, [r3]
 800543a:	61fb      	str	r3, [r7, #28]
   return(result);
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	f023 0301 	bic.w	r3, r3, #1
 8005442:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	3314      	adds	r3, #20
 800544a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800544c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800544e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005450:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005452:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005454:	e841 2300 	strex	r3, r2, [r1]
 8005458:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800545a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1e5      	bne.n	800542c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005464:	2b01      	cmp	r3, #1
 8005466:	d119      	bne.n	800549c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	330c      	adds	r3, #12
 800546e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	60bb      	str	r3, [r7, #8]
   return(result);
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f023 0310 	bic.w	r3, r3, #16
 800547e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	330c      	adds	r3, #12
 8005486:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005488:	61ba      	str	r2, [r7, #24]
 800548a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548c:	6979      	ldr	r1, [r7, #20]
 800548e:	69ba      	ldr	r2, [r7, #24]
 8005490:	e841 2300 	strex	r3, r2, [r1]
 8005494:	613b      	str	r3, [r7, #16]
   return(result);
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1e5      	bne.n	8005468 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054aa:	bf00      	nop
 80054ac:	3754      	adds	r7, #84	@ 0x54
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f7ff ff7a 	bl	80053c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b21      	cmp	r3, #33	@ 0x21
 80054ea:	d13e      	bne.n	800556a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f4:	d114      	bne.n	8005520 <UART_Transmit_IT+0x48>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d110      	bne.n	8005520 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	881b      	ldrh	r3, [r3, #0]
 8005508:	461a      	mov	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005512:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	1c9a      	adds	r2, r3, #2
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	621a      	str	r2, [r3, #32]
 800551e:	e008      	b.n	8005532 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a1b      	ldr	r3, [r3, #32]
 8005524:	1c59      	adds	r1, r3, #1
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6211      	str	r1, [r2, #32]
 800552a:	781a      	ldrb	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005536:	b29b      	uxth	r3, r3
 8005538:	3b01      	subs	r3, #1
 800553a:	b29b      	uxth	r3, r3
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	4619      	mov	r1, r3
 8005540:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10f      	bne.n	8005566 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68da      	ldr	r2, [r3, #12]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005554:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68da      	ldr	r2, [r3, #12]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005564:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005566:	2300      	movs	r3, #0
 8005568:	e000      	b.n	800556c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800556a:	2302      	movs	r3, #2
  }
}
 800556c:	4618      	mov	r0, r3
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800558e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f7ff feff 	bl	800539c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08c      	sub	sp, #48	@ 0x30
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80055b0:	2300      	movs	r3, #0
 80055b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80055b4:	2300      	movs	r3, #0
 80055b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b22      	cmp	r3, #34	@ 0x22
 80055c2:	f040 80aa 	bne.w	800571a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ce:	d115      	bne.n	80055fc <UART_Receive_IT+0x54>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d111      	bne.n	80055fc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f4:	1c9a      	adds	r2, r3, #2
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80055fa:	e024      	b.n	8005646 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005600:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800560a:	d007      	beq.n	800561c <UART_Receive_IT+0x74>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d10a      	bne.n	800562a <UART_Receive_IT+0x82>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d106      	bne.n	800562a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	b2da      	uxtb	r2, r3
 8005624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005626:	701a      	strb	r2, [r3, #0]
 8005628:	e008      	b.n	800563c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	b2db      	uxtb	r3, r3
 8005632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005636:	b2da      	uxtb	r2, r3
 8005638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005640:	1c5a      	adds	r2, r3, #1
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800564a:	b29b      	uxth	r3, r3
 800564c:	3b01      	subs	r3, #1
 800564e:	b29b      	uxth	r3, r3
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	4619      	mov	r1, r3
 8005654:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005656:	2b00      	cmp	r3, #0
 8005658:	d15d      	bne.n	8005716 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68da      	ldr	r2, [r3, #12]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 0220 	bic.w	r2, r2, #32
 8005668:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005678:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695a      	ldr	r2, [r3, #20]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f022 0201 	bic.w	r2, r2, #1
 8005688:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800569c:	2b01      	cmp	r3, #1
 800569e:	d135      	bne.n	800570c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	330c      	adds	r3, #12
 80056ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	e853 3f00 	ldrex	r3, [r3]
 80056b4:	613b      	str	r3, [r7, #16]
   return(result);
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f023 0310 	bic.w	r3, r3, #16
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	330c      	adds	r3, #12
 80056c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c6:	623a      	str	r2, [r7, #32]
 80056c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ca:	69f9      	ldr	r1, [r7, #28]
 80056cc:	6a3a      	ldr	r2, [r7, #32]
 80056ce:	e841 2300 	strex	r3, r2, [r1]
 80056d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1e5      	bne.n	80056a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0310 	and.w	r3, r3, #16
 80056e4:	2b10      	cmp	r3, #16
 80056e6:	d10a      	bne.n	80056fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	60fb      	str	r3, [r7, #12]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	60fb      	str	r3, [r7, #12]
 80056fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005702:	4619      	mov	r1, r3
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff fe67 	bl	80053d8 <HAL_UARTEx_RxEventCallback>
 800570a:	e002      	b.n	8005712 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7ff fe4f 	bl	80053b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	e002      	b.n	800571c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005716:	2300      	movs	r3, #0
 8005718:	e000      	b.n	800571c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800571a:	2302      	movs	r3, #2
  }
}
 800571c:	4618      	mov	r0, r3
 800571e:	3730      	adds	r7, #48	@ 0x30
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005728:	b0c0      	sub	sp, #256	@ 0x100
 800572a:	af00      	add	r7, sp, #0
 800572c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800573c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005740:	68d9      	ldr	r1, [r3, #12]
 8005742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	ea40 0301 	orr.w	r3, r0, r1
 800574c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800574e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	431a      	orrs	r2, r3
 800575c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	431a      	orrs	r2, r3
 8005764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005768:	69db      	ldr	r3, [r3, #28]
 800576a:	4313      	orrs	r3, r2
 800576c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800577c:	f021 010c 	bic.w	r1, r1, #12
 8005780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800578a:	430b      	orrs	r3, r1
 800578c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800578e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800579a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579e:	6999      	ldr	r1, [r3, #24]
 80057a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	ea40 0301 	orr.w	r3, r0, r1
 80057aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	4b8f      	ldr	r3, [pc, #572]	@ (80059f0 <UART_SetConfig+0x2cc>)
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d005      	beq.n	80057c4 <UART_SetConfig+0xa0>
 80057b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	4b8d      	ldr	r3, [pc, #564]	@ (80059f4 <UART_SetConfig+0x2d0>)
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d104      	bne.n	80057ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057c4:	f7ff fadc 	bl	8004d80 <HAL_RCC_GetPCLK2Freq>
 80057c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80057cc:	e003      	b.n	80057d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057ce:	f7ff fac3 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 80057d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057da:	69db      	ldr	r3, [r3, #28]
 80057dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057e0:	f040 810c 	bne.w	80059fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057e8:	2200      	movs	r2, #0
 80057ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80057ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80057f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80057f6:	4622      	mov	r2, r4
 80057f8:	462b      	mov	r3, r5
 80057fa:	1891      	adds	r1, r2, r2
 80057fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80057fe:	415b      	adcs	r3, r3
 8005800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005802:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005806:	4621      	mov	r1, r4
 8005808:	eb12 0801 	adds.w	r8, r2, r1
 800580c:	4629      	mov	r1, r5
 800580e:	eb43 0901 	adc.w	r9, r3, r1
 8005812:	f04f 0200 	mov.w	r2, #0
 8005816:	f04f 0300 	mov.w	r3, #0
 800581a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800581e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005822:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005826:	4690      	mov	r8, r2
 8005828:	4699      	mov	r9, r3
 800582a:	4623      	mov	r3, r4
 800582c:	eb18 0303 	adds.w	r3, r8, r3
 8005830:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005834:	462b      	mov	r3, r5
 8005836:	eb49 0303 	adc.w	r3, r9, r3
 800583a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800583e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800584a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800584e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005852:	460b      	mov	r3, r1
 8005854:	18db      	adds	r3, r3, r3
 8005856:	653b      	str	r3, [r7, #80]	@ 0x50
 8005858:	4613      	mov	r3, r2
 800585a:	eb42 0303 	adc.w	r3, r2, r3
 800585e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005860:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005864:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005868:	f7fb f99e 	bl	8000ba8 <__aeabi_uldivmod>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	4b61      	ldr	r3, [pc, #388]	@ (80059f8 <UART_SetConfig+0x2d4>)
 8005872:	fba3 2302 	umull	r2, r3, r3, r2
 8005876:	095b      	lsrs	r3, r3, #5
 8005878:	011c      	lsls	r4, r3, #4
 800587a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800587e:	2200      	movs	r2, #0
 8005880:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005884:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005888:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800588c:	4642      	mov	r2, r8
 800588e:	464b      	mov	r3, r9
 8005890:	1891      	adds	r1, r2, r2
 8005892:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005894:	415b      	adcs	r3, r3
 8005896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005898:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800589c:	4641      	mov	r1, r8
 800589e:	eb12 0a01 	adds.w	sl, r2, r1
 80058a2:	4649      	mov	r1, r9
 80058a4:	eb43 0b01 	adc.w	fp, r3, r1
 80058a8:	f04f 0200 	mov.w	r2, #0
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058bc:	4692      	mov	sl, r2
 80058be:	469b      	mov	fp, r3
 80058c0:	4643      	mov	r3, r8
 80058c2:	eb1a 0303 	adds.w	r3, sl, r3
 80058c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058ca:	464b      	mov	r3, r9
 80058cc:	eb4b 0303 	adc.w	r3, fp, r3
 80058d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80058d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80058e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80058e8:	460b      	mov	r3, r1
 80058ea:	18db      	adds	r3, r3, r3
 80058ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80058ee:	4613      	mov	r3, r2
 80058f0:	eb42 0303 	adc.w	r3, r2, r3
 80058f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80058fe:	f7fb f953 	bl	8000ba8 <__aeabi_uldivmod>
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	4611      	mov	r1, r2
 8005908:	4b3b      	ldr	r3, [pc, #236]	@ (80059f8 <UART_SetConfig+0x2d4>)
 800590a:	fba3 2301 	umull	r2, r3, r3, r1
 800590e:	095b      	lsrs	r3, r3, #5
 8005910:	2264      	movs	r2, #100	@ 0x64
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	1acb      	subs	r3, r1, r3
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800591e:	4b36      	ldr	r3, [pc, #216]	@ (80059f8 <UART_SetConfig+0x2d4>)
 8005920:	fba3 2302 	umull	r2, r3, r3, r2
 8005924:	095b      	lsrs	r3, r3, #5
 8005926:	005b      	lsls	r3, r3, #1
 8005928:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800592c:	441c      	add	r4, r3
 800592e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005932:	2200      	movs	r2, #0
 8005934:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005938:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800593c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005940:	4642      	mov	r2, r8
 8005942:	464b      	mov	r3, r9
 8005944:	1891      	adds	r1, r2, r2
 8005946:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005948:	415b      	adcs	r3, r3
 800594a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800594c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005950:	4641      	mov	r1, r8
 8005952:	1851      	adds	r1, r2, r1
 8005954:	6339      	str	r1, [r7, #48]	@ 0x30
 8005956:	4649      	mov	r1, r9
 8005958:	414b      	adcs	r3, r1
 800595a:	637b      	str	r3, [r7, #52]	@ 0x34
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005968:	4659      	mov	r1, fp
 800596a:	00cb      	lsls	r3, r1, #3
 800596c:	4651      	mov	r1, sl
 800596e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005972:	4651      	mov	r1, sl
 8005974:	00ca      	lsls	r2, r1, #3
 8005976:	4610      	mov	r0, r2
 8005978:	4619      	mov	r1, r3
 800597a:	4603      	mov	r3, r0
 800597c:	4642      	mov	r2, r8
 800597e:	189b      	adds	r3, r3, r2
 8005980:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005984:	464b      	mov	r3, r9
 8005986:	460a      	mov	r2, r1
 8005988:	eb42 0303 	adc.w	r3, r2, r3
 800598c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800599c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80059a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059a4:	460b      	mov	r3, r1
 80059a6:	18db      	adds	r3, r3, r3
 80059a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059aa:	4613      	mov	r3, r2
 80059ac:	eb42 0303 	adc.w	r3, r2, r3
 80059b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059ba:	f7fb f8f5 	bl	8000ba8 <__aeabi_uldivmod>
 80059be:	4602      	mov	r2, r0
 80059c0:	460b      	mov	r3, r1
 80059c2:	4b0d      	ldr	r3, [pc, #52]	@ (80059f8 <UART_SetConfig+0x2d4>)
 80059c4:	fba3 1302 	umull	r1, r3, r3, r2
 80059c8:	095b      	lsrs	r3, r3, #5
 80059ca:	2164      	movs	r1, #100	@ 0x64
 80059cc:	fb01 f303 	mul.w	r3, r1, r3
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	3332      	adds	r3, #50	@ 0x32
 80059d6:	4a08      	ldr	r2, [pc, #32]	@ (80059f8 <UART_SetConfig+0x2d4>)
 80059d8:	fba2 2303 	umull	r2, r3, r2, r3
 80059dc:	095b      	lsrs	r3, r3, #5
 80059de:	f003 0207 	and.w	r2, r3, #7
 80059e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4422      	add	r2, r4
 80059ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059ec:	e106      	b.n	8005bfc <UART_SetConfig+0x4d8>
 80059ee:	bf00      	nop
 80059f0:	40011000 	.word	0x40011000
 80059f4:	40011400 	.word	0x40011400
 80059f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a00:	2200      	movs	r2, #0
 8005a02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a06:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a0e:	4642      	mov	r2, r8
 8005a10:	464b      	mov	r3, r9
 8005a12:	1891      	adds	r1, r2, r2
 8005a14:	6239      	str	r1, [r7, #32]
 8005a16:	415b      	adcs	r3, r3
 8005a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a1e:	4641      	mov	r1, r8
 8005a20:	1854      	adds	r4, r2, r1
 8005a22:	4649      	mov	r1, r9
 8005a24:	eb43 0501 	adc.w	r5, r3, r1
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	00eb      	lsls	r3, r5, #3
 8005a32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a36:	00e2      	lsls	r2, r4, #3
 8005a38:	4614      	mov	r4, r2
 8005a3a:	461d      	mov	r5, r3
 8005a3c:	4643      	mov	r3, r8
 8005a3e:	18e3      	adds	r3, r4, r3
 8005a40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a44:	464b      	mov	r3, r9
 8005a46:	eb45 0303 	adc.w	r3, r5, r3
 8005a4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a5a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	f04f 0300 	mov.w	r3, #0
 8005a66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	008b      	lsls	r3, r1, #2
 8005a6e:	4621      	mov	r1, r4
 8005a70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a74:	4621      	mov	r1, r4
 8005a76:	008a      	lsls	r2, r1, #2
 8005a78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a7c:	f7fb f894 	bl	8000ba8 <__aeabi_uldivmod>
 8005a80:	4602      	mov	r2, r0
 8005a82:	460b      	mov	r3, r1
 8005a84:	4b60      	ldr	r3, [pc, #384]	@ (8005c08 <UART_SetConfig+0x4e4>)
 8005a86:	fba3 2302 	umull	r2, r3, r3, r2
 8005a8a:	095b      	lsrs	r3, r3, #5
 8005a8c:	011c      	lsls	r4, r3, #4
 8005a8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a92:	2200      	movs	r2, #0
 8005a94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a98:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005aa0:	4642      	mov	r2, r8
 8005aa2:	464b      	mov	r3, r9
 8005aa4:	1891      	adds	r1, r2, r2
 8005aa6:	61b9      	str	r1, [r7, #24]
 8005aa8:	415b      	adcs	r3, r3
 8005aaa:	61fb      	str	r3, [r7, #28]
 8005aac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	1851      	adds	r1, r2, r1
 8005ab4:	6139      	str	r1, [r7, #16]
 8005ab6:	4649      	mov	r1, r9
 8005ab8:	414b      	adcs	r3, r1
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	f04f 0200 	mov.w	r2, #0
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ac8:	4659      	mov	r1, fp
 8005aca:	00cb      	lsls	r3, r1, #3
 8005acc:	4651      	mov	r1, sl
 8005ace:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ad2:	4651      	mov	r1, sl
 8005ad4:	00ca      	lsls	r2, r1, #3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	4619      	mov	r1, r3
 8005ada:	4603      	mov	r3, r0
 8005adc:	4642      	mov	r2, r8
 8005ade:	189b      	adds	r3, r3, r2
 8005ae0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ae4:	464b      	mov	r3, r9
 8005ae6:	460a      	mov	r2, r1
 8005ae8:	eb42 0303 	adc.w	r3, r2, r3
 8005aec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005afa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005afc:	f04f 0200 	mov.w	r2, #0
 8005b00:	f04f 0300 	mov.w	r3, #0
 8005b04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b08:	4649      	mov	r1, r9
 8005b0a:	008b      	lsls	r3, r1, #2
 8005b0c:	4641      	mov	r1, r8
 8005b0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b12:	4641      	mov	r1, r8
 8005b14:	008a      	lsls	r2, r1, #2
 8005b16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b1a:	f7fb f845 	bl	8000ba8 <__aeabi_uldivmod>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	460b      	mov	r3, r1
 8005b22:	4611      	mov	r1, r2
 8005b24:	4b38      	ldr	r3, [pc, #224]	@ (8005c08 <UART_SetConfig+0x4e4>)
 8005b26:	fba3 2301 	umull	r2, r3, r3, r1
 8005b2a:	095b      	lsrs	r3, r3, #5
 8005b2c:	2264      	movs	r2, #100	@ 0x64
 8005b2e:	fb02 f303 	mul.w	r3, r2, r3
 8005b32:	1acb      	subs	r3, r1, r3
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	3332      	adds	r3, #50	@ 0x32
 8005b38:	4a33      	ldr	r2, [pc, #204]	@ (8005c08 <UART_SetConfig+0x4e4>)
 8005b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b3e:	095b      	lsrs	r3, r3, #5
 8005b40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b44:	441c      	add	r4, r3
 8005b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b4e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b50:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b54:	4642      	mov	r2, r8
 8005b56:	464b      	mov	r3, r9
 8005b58:	1891      	adds	r1, r2, r2
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	415b      	adcs	r3, r3
 8005b5e:	60fb      	str	r3, [r7, #12]
 8005b60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b64:	4641      	mov	r1, r8
 8005b66:	1851      	adds	r1, r2, r1
 8005b68:	6039      	str	r1, [r7, #0]
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	414b      	adcs	r3, r1
 8005b6e:	607b      	str	r3, [r7, #4]
 8005b70:	f04f 0200 	mov.w	r2, #0
 8005b74:	f04f 0300 	mov.w	r3, #0
 8005b78:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b7c:	4659      	mov	r1, fp
 8005b7e:	00cb      	lsls	r3, r1, #3
 8005b80:	4651      	mov	r1, sl
 8005b82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b86:	4651      	mov	r1, sl
 8005b88:	00ca      	lsls	r2, r1, #3
 8005b8a:	4610      	mov	r0, r2
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4603      	mov	r3, r0
 8005b90:	4642      	mov	r2, r8
 8005b92:	189b      	adds	r3, r3, r2
 8005b94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b96:	464b      	mov	r3, r9
 8005b98:	460a      	mov	r2, r1
 8005b9a:	eb42 0303 	adc.w	r3, r2, r3
 8005b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005baa:	667a      	str	r2, [r7, #100]	@ 0x64
 8005bac:	f04f 0200 	mov.w	r2, #0
 8005bb0:	f04f 0300 	mov.w	r3, #0
 8005bb4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005bb8:	4649      	mov	r1, r9
 8005bba:	008b      	lsls	r3, r1, #2
 8005bbc:	4641      	mov	r1, r8
 8005bbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bc2:	4641      	mov	r1, r8
 8005bc4:	008a      	lsls	r2, r1, #2
 8005bc6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005bca:	f7fa ffed 	bl	8000ba8 <__aeabi_uldivmod>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c08 <UART_SetConfig+0x4e4>)
 8005bd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005bd8:	095b      	lsrs	r3, r3, #5
 8005bda:	2164      	movs	r1, #100	@ 0x64
 8005bdc:	fb01 f303 	mul.w	r3, r1, r3
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	011b      	lsls	r3, r3, #4
 8005be4:	3332      	adds	r3, #50	@ 0x32
 8005be6:	4a08      	ldr	r2, [pc, #32]	@ (8005c08 <UART_SetConfig+0x4e4>)
 8005be8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bec:	095b      	lsrs	r3, r3, #5
 8005bee:	f003 020f 	and.w	r2, r3, #15
 8005bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4422      	add	r2, r4
 8005bfa:	609a      	str	r2, [r3, #8]
}
 8005bfc:	bf00      	nop
 8005bfe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c02:	46bd      	mov	sp, r7
 8005c04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c08:	51eb851f 	.word	0x51eb851f

08005c0c <__cvt>:
 8005c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c10:	ec57 6b10 	vmov	r6, r7, d0
 8005c14:	2f00      	cmp	r7, #0
 8005c16:	460c      	mov	r4, r1
 8005c18:	4619      	mov	r1, r3
 8005c1a:	463b      	mov	r3, r7
 8005c1c:	bfbb      	ittet	lt
 8005c1e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005c22:	461f      	movlt	r7, r3
 8005c24:	2300      	movge	r3, #0
 8005c26:	232d      	movlt	r3, #45	@ 0x2d
 8005c28:	700b      	strb	r3, [r1, #0]
 8005c2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c2c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005c30:	4691      	mov	r9, r2
 8005c32:	f023 0820 	bic.w	r8, r3, #32
 8005c36:	bfbc      	itt	lt
 8005c38:	4632      	movlt	r2, r6
 8005c3a:	4616      	movlt	r6, r2
 8005c3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c40:	d005      	beq.n	8005c4e <__cvt+0x42>
 8005c42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005c46:	d100      	bne.n	8005c4a <__cvt+0x3e>
 8005c48:	3401      	adds	r4, #1
 8005c4a:	2102      	movs	r1, #2
 8005c4c:	e000      	b.n	8005c50 <__cvt+0x44>
 8005c4e:	2103      	movs	r1, #3
 8005c50:	ab03      	add	r3, sp, #12
 8005c52:	9301      	str	r3, [sp, #4]
 8005c54:	ab02      	add	r3, sp, #8
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	ec47 6b10 	vmov	d0, r6, r7
 8005c5c:	4653      	mov	r3, sl
 8005c5e:	4622      	mov	r2, r4
 8005c60:	f000 ff3e 	bl	8006ae0 <_dtoa_r>
 8005c64:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005c68:	4605      	mov	r5, r0
 8005c6a:	d119      	bne.n	8005ca0 <__cvt+0x94>
 8005c6c:	f019 0f01 	tst.w	r9, #1
 8005c70:	d00e      	beq.n	8005c90 <__cvt+0x84>
 8005c72:	eb00 0904 	add.w	r9, r0, r4
 8005c76:	2200      	movs	r2, #0
 8005c78:	2300      	movs	r3, #0
 8005c7a:	4630      	mov	r0, r6
 8005c7c:	4639      	mov	r1, r7
 8005c7e:	f7fa ff23 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c82:	b108      	cbz	r0, 8005c88 <__cvt+0x7c>
 8005c84:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c88:	2230      	movs	r2, #48	@ 0x30
 8005c8a:	9b03      	ldr	r3, [sp, #12]
 8005c8c:	454b      	cmp	r3, r9
 8005c8e:	d31e      	bcc.n	8005cce <__cvt+0xc2>
 8005c90:	9b03      	ldr	r3, [sp, #12]
 8005c92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c94:	1b5b      	subs	r3, r3, r5
 8005c96:	4628      	mov	r0, r5
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	b004      	add	sp, #16
 8005c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ca4:	eb00 0904 	add.w	r9, r0, r4
 8005ca8:	d1e5      	bne.n	8005c76 <__cvt+0x6a>
 8005caa:	7803      	ldrb	r3, [r0, #0]
 8005cac:	2b30      	cmp	r3, #48	@ 0x30
 8005cae:	d10a      	bne.n	8005cc6 <__cvt+0xba>
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	4630      	mov	r0, r6
 8005cb6:	4639      	mov	r1, r7
 8005cb8:	f7fa ff06 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cbc:	b918      	cbnz	r0, 8005cc6 <__cvt+0xba>
 8005cbe:	f1c4 0401 	rsb	r4, r4, #1
 8005cc2:	f8ca 4000 	str.w	r4, [sl]
 8005cc6:	f8da 3000 	ldr.w	r3, [sl]
 8005cca:	4499      	add	r9, r3
 8005ccc:	e7d3      	b.n	8005c76 <__cvt+0x6a>
 8005cce:	1c59      	adds	r1, r3, #1
 8005cd0:	9103      	str	r1, [sp, #12]
 8005cd2:	701a      	strb	r2, [r3, #0]
 8005cd4:	e7d9      	b.n	8005c8a <__cvt+0x7e>

08005cd6 <__exponent>:
 8005cd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cd8:	2900      	cmp	r1, #0
 8005cda:	bfba      	itte	lt
 8005cdc:	4249      	neglt	r1, r1
 8005cde:	232d      	movlt	r3, #45	@ 0x2d
 8005ce0:	232b      	movge	r3, #43	@ 0x2b
 8005ce2:	2909      	cmp	r1, #9
 8005ce4:	7002      	strb	r2, [r0, #0]
 8005ce6:	7043      	strb	r3, [r0, #1]
 8005ce8:	dd29      	ble.n	8005d3e <__exponent+0x68>
 8005cea:	f10d 0307 	add.w	r3, sp, #7
 8005cee:	461d      	mov	r5, r3
 8005cf0:	270a      	movs	r7, #10
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005cf8:	fb07 1416 	mls	r4, r7, r6, r1
 8005cfc:	3430      	adds	r4, #48	@ 0x30
 8005cfe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d02:	460c      	mov	r4, r1
 8005d04:	2c63      	cmp	r4, #99	@ 0x63
 8005d06:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d0a:	4631      	mov	r1, r6
 8005d0c:	dcf1      	bgt.n	8005cf2 <__exponent+0x1c>
 8005d0e:	3130      	adds	r1, #48	@ 0x30
 8005d10:	1e94      	subs	r4, r2, #2
 8005d12:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d16:	1c41      	adds	r1, r0, #1
 8005d18:	4623      	mov	r3, r4
 8005d1a:	42ab      	cmp	r3, r5
 8005d1c:	d30a      	bcc.n	8005d34 <__exponent+0x5e>
 8005d1e:	f10d 0309 	add.w	r3, sp, #9
 8005d22:	1a9b      	subs	r3, r3, r2
 8005d24:	42ac      	cmp	r4, r5
 8005d26:	bf88      	it	hi
 8005d28:	2300      	movhi	r3, #0
 8005d2a:	3302      	adds	r3, #2
 8005d2c:	4403      	add	r3, r0
 8005d2e:	1a18      	subs	r0, r3, r0
 8005d30:	b003      	add	sp, #12
 8005d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d34:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d38:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d3c:	e7ed      	b.n	8005d1a <__exponent+0x44>
 8005d3e:	2330      	movs	r3, #48	@ 0x30
 8005d40:	3130      	adds	r1, #48	@ 0x30
 8005d42:	7083      	strb	r3, [r0, #2]
 8005d44:	70c1      	strb	r1, [r0, #3]
 8005d46:	1d03      	adds	r3, r0, #4
 8005d48:	e7f1      	b.n	8005d2e <__exponent+0x58>
	...

08005d4c <_printf_float>:
 8005d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d50:	b08d      	sub	sp, #52	@ 0x34
 8005d52:	460c      	mov	r4, r1
 8005d54:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005d58:	4616      	mov	r6, r2
 8005d5a:	461f      	mov	r7, r3
 8005d5c:	4605      	mov	r5, r0
 8005d5e:	f000 fdbd 	bl	80068dc <_localeconv_r>
 8005d62:	6803      	ldr	r3, [r0, #0]
 8005d64:	9304      	str	r3, [sp, #16]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fa fa82 	bl	8000270 <strlen>
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d70:	f8d8 3000 	ldr.w	r3, [r8]
 8005d74:	9005      	str	r0, [sp, #20]
 8005d76:	3307      	adds	r3, #7
 8005d78:	f023 0307 	bic.w	r3, r3, #7
 8005d7c:	f103 0208 	add.w	r2, r3, #8
 8005d80:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d84:	f8d4 b000 	ldr.w	fp, [r4]
 8005d88:	f8c8 2000 	str.w	r2, [r8]
 8005d8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d94:	9307      	str	r3, [sp, #28]
 8005d96:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d9a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005da2:	4b9c      	ldr	r3, [pc, #624]	@ (8006014 <_printf_float+0x2c8>)
 8005da4:	f04f 32ff 	mov.w	r2, #4294967295
 8005da8:	f7fa fec0 	bl	8000b2c <__aeabi_dcmpun>
 8005dac:	bb70      	cbnz	r0, 8005e0c <_printf_float+0xc0>
 8005dae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005db2:	4b98      	ldr	r3, [pc, #608]	@ (8006014 <_printf_float+0x2c8>)
 8005db4:	f04f 32ff 	mov.w	r2, #4294967295
 8005db8:	f7fa fe9a 	bl	8000af0 <__aeabi_dcmple>
 8005dbc:	bb30      	cbnz	r0, 8005e0c <_printf_float+0xc0>
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	f7fa fe89 	bl	8000adc <__aeabi_dcmplt>
 8005dca:	b110      	cbz	r0, 8005dd2 <_printf_float+0x86>
 8005dcc:	232d      	movs	r3, #45	@ 0x2d
 8005dce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dd2:	4a91      	ldr	r2, [pc, #580]	@ (8006018 <_printf_float+0x2cc>)
 8005dd4:	4b91      	ldr	r3, [pc, #580]	@ (800601c <_printf_float+0x2d0>)
 8005dd6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005dda:	bf8c      	ite	hi
 8005ddc:	4690      	movhi	r8, r2
 8005dde:	4698      	movls	r8, r3
 8005de0:	2303      	movs	r3, #3
 8005de2:	6123      	str	r3, [r4, #16]
 8005de4:	f02b 0304 	bic.w	r3, fp, #4
 8005de8:	6023      	str	r3, [r4, #0]
 8005dea:	f04f 0900 	mov.w	r9, #0
 8005dee:	9700      	str	r7, [sp, #0]
 8005df0:	4633      	mov	r3, r6
 8005df2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005df4:	4621      	mov	r1, r4
 8005df6:	4628      	mov	r0, r5
 8005df8:	f000 f9d2 	bl	80061a0 <_printf_common>
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f040 808d 	bne.w	8005f1c <_printf_float+0x1d0>
 8005e02:	f04f 30ff 	mov.w	r0, #4294967295
 8005e06:	b00d      	add	sp, #52	@ 0x34
 8005e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e0c:	4642      	mov	r2, r8
 8005e0e:	464b      	mov	r3, r9
 8005e10:	4640      	mov	r0, r8
 8005e12:	4649      	mov	r1, r9
 8005e14:	f7fa fe8a 	bl	8000b2c <__aeabi_dcmpun>
 8005e18:	b140      	cbz	r0, 8005e2c <_printf_float+0xe0>
 8005e1a:	464b      	mov	r3, r9
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	bfbc      	itt	lt
 8005e20:	232d      	movlt	r3, #45	@ 0x2d
 8005e22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e26:	4a7e      	ldr	r2, [pc, #504]	@ (8006020 <_printf_float+0x2d4>)
 8005e28:	4b7e      	ldr	r3, [pc, #504]	@ (8006024 <_printf_float+0x2d8>)
 8005e2a:	e7d4      	b.n	8005dd6 <_printf_float+0x8a>
 8005e2c:	6863      	ldr	r3, [r4, #4]
 8005e2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005e32:	9206      	str	r2, [sp, #24]
 8005e34:	1c5a      	adds	r2, r3, #1
 8005e36:	d13b      	bne.n	8005eb0 <_printf_float+0x164>
 8005e38:	2306      	movs	r3, #6
 8005e3a:	6063      	str	r3, [r4, #4]
 8005e3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005e40:	2300      	movs	r3, #0
 8005e42:	6022      	str	r2, [r4, #0]
 8005e44:	9303      	str	r3, [sp, #12]
 8005e46:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e48:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005e4c:	ab09      	add	r3, sp, #36	@ 0x24
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	6861      	ldr	r1, [r4, #4]
 8005e52:	ec49 8b10 	vmov	d0, r8, r9
 8005e56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	f7ff fed6 	bl	8005c0c <__cvt>
 8005e60:	9b06      	ldr	r3, [sp, #24]
 8005e62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e64:	2b47      	cmp	r3, #71	@ 0x47
 8005e66:	4680      	mov	r8, r0
 8005e68:	d129      	bne.n	8005ebe <_printf_float+0x172>
 8005e6a:	1cc8      	adds	r0, r1, #3
 8005e6c:	db02      	blt.n	8005e74 <_printf_float+0x128>
 8005e6e:	6863      	ldr	r3, [r4, #4]
 8005e70:	4299      	cmp	r1, r3
 8005e72:	dd41      	ble.n	8005ef8 <_printf_float+0x1ac>
 8005e74:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e78:	fa5f fa8a 	uxtb.w	sl, sl
 8005e7c:	3901      	subs	r1, #1
 8005e7e:	4652      	mov	r2, sl
 8005e80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e84:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e86:	f7ff ff26 	bl	8005cd6 <__exponent>
 8005e8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e8c:	1813      	adds	r3, r2, r0
 8005e8e:	2a01      	cmp	r2, #1
 8005e90:	4681      	mov	r9, r0
 8005e92:	6123      	str	r3, [r4, #16]
 8005e94:	dc02      	bgt.n	8005e9c <_printf_float+0x150>
 8005e96:	6822      	ldr	r2, [r4, #0]
 8005e98:	07d2      	lsls	r2, r2, #31
 8005e9a:	d501      	bpl.n	8005ea0 <_printf_float+0x154>
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	6123      	str	r3, [r4, #16]
 8005ea0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d0a2      	beq.n	8005dee <_printf_float+0xa2>
 8005ea8:	232d      	movs	r3, #45	@ 0x2d
 8005eaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005eae:	e79e      	b.n	8005dee <_printf_float+0xa2>
 8005eb0:	9a06      	ldr	r2, [sp, #24]
 8005eb2:	2a47      	cmp	r2, #71	@ 0x47
 8005eb4:	d1c2      	bne.n	8005e3c <_printf_float+0xf0>
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1c0      	bne.n	8005e3c <_printf_float+0xf0>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e7bd      	b.n	8005e3a <_printf_float+0xee>
 8005ebe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ec2:	d9db      	bls.n	8005e7c <_printf_float+0x130>
 8005ec4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005ec8:	d118      	bne.n	8005efc <_printf_float+0x1b0>
 8005eca:	2900      	cmp	r1, #0
 8005ecc:	6863      	ldr	r3, [r4, #4]
 8005ece:	dd0b      	ble.n	8005ee8 <_printf_float+0x19c>
 8005ed0:	6121      	str	r1, [r4, #16]
 8005ed2:	b913      	cbnz	r3, 8005eda <_printf_float+0x18e>
 8005ed4:	6822      	ldr	r2, [r4, #0]
 8005ed6:	07d0      	lsls	r0, r2, #31
 8005ed8:	d502      	bpl.n	8005ee0 <_printf_float+0x194>
 8005eda:	3301      	adds	r3, #1
 8005edc:	440b      	add	r3, r1
 8005ede:	6123      	str	r3, [r4, #16]
 8005ee0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ee2:	f04f 0900 	mov.w	r9, #0
 8005ee6:	e7db      	b.n	8005ea0 <_printf_float+0x154>
 8005ee8:	b913      	cbnz	r3, 8005ef0 <_printf_float+0x1a4>
 8005eea:	6822      	ldr	r2, [r4, #0]
 8005eec:	07d2      	lsls	r2, r2, #31
 8005eee:	d501      	bpl.n	8005ef4 <_printf_float+0x1a8>
 8005ef0:	3302      	adds	r3, #2
 8005ef2:	e7f4      	b.n	8005ede <_printf_float+0x192>
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e7f2      	b.n	8005ede <_printf_float+0x192>
 8005ef8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005efc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005efe:	4299      	cmp	r1, r3
 8005f00:	db05      	blt.n	8005f0e <_printf_float+0x1c2>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	6121      	str	r1, [r4, #16]
 8005f06:	07d8      	lsls	r0, r3, #31
 8005f08:	d5ea      	bpl.n	8005ee0 <_printf_float+0x194>
 8005f0a:	1c4b      	adds	r3, r1, #1
 8005f0c:	e7e7      	b.n	8005ede <_printf_float+0x192>
 8005f0e:	2900      	cmp	r1, #0
 8005f10:	bfd4      	ite	le
 8005f12:	f1c1 0202 	rsble	r2, r1, #2
 8005f16:	2201      	movgt	r2, #1
 8005f18:	4413      	add	r3, r2
 8005f1a:	e7e0      	b.n	8005ede <_printf_float+0x192>
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	055a      	lsls	r2, r3, #21
 8005f20:	d407      	bmi.n	8005f32 <_printf_float+0x1e6>
 8005f22:	6923      	ldr	r3, [r4, #16]
 8005f24:	4642      	mov	r2, r8
 8005f26:	4631      	mov	r1, r6
 8005f28:	4628      	mov	r0, r5
 8005f2a:	47b8      	blx	r7
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	d12b      	bne.n	8005f88 <_printf_float+0x23c>
 8005f30:	e767      	b.n	8005e02 <_printf_float+0xb6>
 8005f32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f36:	f240 80dd 	bls.w	80060f4 <_printf_float+0x3a8>
 8005f3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f3e:	2200      	movs	r2, #0
 8005f40:	2300      	movs	r3, #0
 8005f42:	f7fa fdc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f46:	2800      	cmp	r0, #0
 8005f48:	d033      	beq.n	8005fb2 <_printf_float+0x266>
 8005f4a:	4a37      	ldr	r2, [pc, #220]	@ (8006028 <_printf_float+0x2dc>)
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	4631      	mov	r1, r6
 8005f50:	4628      	mov	r0, r5
 8005f52:	47b8      	blx	r7
 8005f54:	3001      	adds	r0, #1
 8005f56:	f43f af54 	beq.w	8005e02 <_printf_float+0xb6>
 8005f5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005f5e:	4543      	cmp	r3, r8
 8005f60:	db02      	blt.n	8005f68 <_printf_float+0x21c>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	07d8      	lsls	r0, r3, #31
 8005f66:	d50f      	bpl.n	8005f88 <_printf_float+0x23c>
 8005f68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f6c:	4631      	mov	r1, r6
 8005f6e:	4628      	mov	r0, r5
 8005f70:	47b8      	blx	r7
 8005f72:	3001      	adds	r0, #1
 8005f74:	f43f af45 	beq.w	8005e02 <_printf_float+0xb6>
 8005f78:	f04f 0900 	mov.w	r9, #0
 8005f7c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f80:	f104 0a1a 	add.w	sl, r4, #26
 8005f84:	45c8      	cmp	r8, r9
 8005f86:	dc09      	bgt.n	8005f9c <_printf_float+0x250>
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	079b      	lsls	r3, r3, #30
 8005f8c:	f100 8103 	bmi.w	8006196 <_printf_float+0x44a>
 8005f90:	68e0      	ldr	r0, [r4, #12]
 8005f92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f94:	4298      	cmp	r0, r3
 8005f96:	bfb8      	it	lt
 8005f98:	4618      	movlt	r0, r3
 8005f9a:	e734      	b.n	8005e06 <_printf_float+0xba>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	4652      	mov	r2, sl
 8005fa0:	4631      	mov	r1, r6
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	47b8      	blx	r7
 8005fa6:	3001      	adds	r0, #1
 8005fa8:	f43f af2b 	beq.w	8005e02 <_printf_float+0xb6>
 8005fac:	f109 0901 	add.w	r9, r9, #1
 8005fb0:	e7e8      	b.n	8005f84 <_printf_float+0x238>
 8005fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	dc39      	bgt.n	800602c <_printf_float+0x2e0>
 8005fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8006028 <_printf_float+0x2dc>)
 8005fba:	2301      	movs	r3, #1
 8005fbc:	4631      	mov	r1, r6
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	47b8      	blx	r7
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	f43f af1d 	beq.w	8005e02 <_printf_float+0xb6>
 8005fc8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005fcc:	ea59 0303 	orrs.w	r3, r9, r3
 8005fd0:	d102      	bne.n	8005fd8 <_printf_float+0x28c>
 8005fd2:	6823      	ldr	r3, [r4, #0]
 8005fd4:	07d9      	lsls	r1, r3, #31
 8005fd6:	d5d7      	bpl.n	8005f88 <_printf_float+0x23c>
 8005fd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4628      	mov	r0, r5
 8005fe0:	47b8      	blx	r7
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	f43f af0d 	beq.w	8005e02 <_printf_float+0xb6>
 8005fe8:	f04f 0a00 	mov.w	sl, #0
 8005fec:	f104 0b1a 	add.w	fp, r4, #26
 8005ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff2:	425b      	negs	r3, r3
 8005ff4:	4553      	cmp	r3, sl
 8005ff6:	dc01      	bgt.n	8005ffc <_printf_float+0x2b0>
 8005ff8:	464b      	mov	r3, r9
 8005ffa:	e793      	b.n	8005f24 <_printf_float+0x1d8>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	465a      	mov	r2, fp
 8006000:	4631      	mov	r1, r6
 8006002:	4628      	mov	r0, r5
 8006004:	47b8      	blx	r7
 8006006:	3001      	adds	r0, #1
 8006008:	f43f aefb 	beq.w	8005e02 <_printf_float+0xb6>
 800600c:	f10a 0a01 	add.w	sl, sl, #1
 8006010:	e7ee      	b.n	8005ff0 <_printf_float+0x2a4>
 8006012:	bf00      	nop
 8006014:	7fefffff 	.word	0x7fefffff
 8006018:	080088cc 	.word	0x080088cc
 800601c:	080088c8 	.word	0x080088c8
 8006020:	080088d4 	.word	0x080088d4
 8006024:	080088d0 	.word	0x080088d0
 8006028:	080088d8 	.word	0x080088d8
 800602c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800602e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006032:	4553      	cmp	r3, sl
 8006034:	bfa8      	it	ge
 8006036:	4653      	movge	r3, sl
 8006038:	2b00      	cmp	r3, #0
 800603a:	4699      	mov	r9, r3
 800603c:	dc36      	bgt.n	80060ac <_printf_float+0x360>
 800603e:	f04f 0b00 	mov.w	fp, #0
 8006042:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006046:	f104 021a 	add.w	r2, r4, #26
 800604a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800604c:	9306      	str	r3, [sp, #24]
 800604e:	eba3 0309 	sub.w	r3, r3, r9
 8006052:	455b      	cmp	r3, fp
 8006054:	dc31      	bgt.n	80060ba <_printf_float+0x36e>
 8006056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006058:	459a      	cmp	sl, r3
 800605a:	dc3a      	bgt.n	80060d2 <_printf_float+0x386>
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	07da      	lsls	r2, r3, #31
 8006060:	d437      	bmi.n	80060d2 <_printf_float+0x386>
 8006062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006064:	ebaa 0903 	sub.w	r9, sl, r3
 8006068:	9b06      	ldr	r3, [sp, #24]
 800606a:	ebaa 0303 	sub.w	r3, sl, r3
 800606e:	4599      	cmp	r9, r3
 8006070:	bfa8      	it	ge
 8006072:	4699      	movge	r9, r3
 8006074:	f1b9 0f00 	cmp.w	r9, #0
 8006078:	dc33      	bgt.n	80060e2 <_printf_float+0x396>
 800607a:	f04f 0800 	mov.w	r8, #0
 800607e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006082:	f104 0b1a 	add.w	fp, r4, #26
 8006086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006088:	ebaa 0303 	sub.w	r3, sl, r3
 800608c:	eba3 0309 	sub.w	r3, r3, r9
 8006090:	4543      	cmp	r3, r8
 8006092:	f77f af79 	ble.w	8005f88 <_printf_float+0x23c>
 8006096:	2301      	movs	r3, #1
 8006098:	465a      	mov	r2, fp
 800609a:	4631      	mov	r1, r6
 800609c:	4628      	mov	r0, r5
 800609e:	47b8      	blx	r7
 80060a0:	3001      	adds	r0, #1
 80060a2:	f43f aeae 	beq.w	8005e02 <_printf_float+0xb6>
 80060a6:	f108 0801 	add.w	r8, r8, #1
 80060aa:	e7ec      	b.n	8006086 <_printf_float+0x33a>
 80060ac:	4642      	mov	r2, r8
 80060ae:	4631      	mov	r1, r6
 80060b0:	4628      	mov	r0, r5
 80060b2:	47b8      	blx	r7
 80060b4:	3001      	adds	r0, #1
 80060b6:	d1c2      	bne.n	800603e <_printf_float+0x2f2>
 80060b8:	e6a3      	b.n	8005e02 <_printf_float+0xb6>
 80060ba:	2301      	movs	r3, #1
 80060bc:	4631      	mov	r1, r6
 80060be:	4628      	mov	r0, r5
 80060c0:	9206      	str	r2, [sp, #24]
 80060c2:	47b8      	blx	r7
 80060c4:	3001      	adds	r0, #1
 80060c6:	f43f ae9c 	beq.w	8005e02 <_printf_float+0xb6>
 80060ca:	9a06      	ldr	r2, [sp, #24]
 80060cc:	f10b 0b01 	add.w	fp, fp, #1
 80060d0:	e7bb      	b.n	800604a <_printf_float+0x2fe>
 80060d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060d6:	4631      	mov	r1, r6
 80060d8:	4628      	mov	r0, r5
 80060da:	47b8      	blx	r7
 80060dc:	3001      	adds	r0, #1
 80060de:	d1c0      	bne.n	8006062 <_printf_float+0x316>
 80060e0:	e68f      	b.n	8005e02 <_printf_float+0xb6>
 80060e2:	9a06      	ldr	r2, [sp, #24]
 80060e4:	464b      	mov	r3, r9
 80060e6:	4442      	add	r2, r8
 80060e8:	4631      	mov	r1, r6
 80060ea:	4628      	mov	r0, r5
 80060ec:	47b8      	blx	r7
 80060ee:	3001      	adds	r0, #1
 80060f0:	d1c3      	bne.n	800607a <_printf_float+0x32e>
 80060f2:	e686      	b.n	8005e02 <_printf_float+0xb6>
 80060f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80060f8:	f1ba 0f01 	cmp.w	sl, #1
 80060fc:	dc01      	bgt.n	8006102 <_printf_float+0x3b6>
 80060fe:	07db      	lsls	r3, r3, #31
 8006100:	d536      	bpl.n	8006170 <_printf_float+0x424>
 8006102:	2301      	movs	r3, #1
 8006104:	4642      	mov	r2, r8
 8006106:	4631      	mov	r1, r6
 8006108:	4628      	mov	r0, r5
 800610a:	47b8      	blx	r7
 800610c:	3001      	adds	r0, #1
 800610e:	f43f ae78 	beq.w	8005e02 <_printf_float+0xb6>
 8006112:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006116:	4631      	mov	r1, r6
 8006118:	4628      	mov	r0, r5
 800611a:	47b8      	blx	r7
 800611c:	3001      	adds	r0, #1
 800611e:	f43f ae70 	beq.w	8005e02 <_printf_float+0xb6>
 8006122:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006126:	2200      	movs	r2, #0
 8006128:	2300      	movs	r3, #0
 800612a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800612e:	f7fa fccb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006132:	b9c0      	cbnz	r0, 8006166 <_printf_float+0x41a>
 8006134:	4653      	mov	r3, sl
 8006136:	f108 0201 	add.w	r2, r8, #1
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	d10c      	bne.n	800615e <_printf_float+0x412>
 8006144:	e65d      	b.n	8005e02 <_printf_float+0xb6>
 8006146:	2301      	movs	r3, #1
 8006148:	465a      	mov	r2, fp
 800614a:	4631      	mov	r1, r6
 800614c:	4628      	mov	r0, r5
 800614e:	47b8      	blx	r7
 8006150:	3001      	adds	r0, #1
 8006152:	f43f ae56 	beq.w	8005e02 <_printf_float+0xb6>
 8006156:	f108 0801 	add.w	r8, r8, #1
 800615a:	45d0      	cmp	r8, sl
 800615c:	dbf3      	blt.n	8006146 <_printf_float+0x3fa>
 800615e:	464b      	mov	r3, r9
 8006160:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006164:	e6df      	b.n	8005f26 <_printf_float+0x1da>
 8006166:	f04f 0800 	mov.w	r8, #0
 800616a:	f104 0b1a 	add.w	fp, r4, #26
 800616e:	e7f4      	b.n	800615a <_printf_float+0x40e>
 8006170:	2301      	movs	r3, #1
 8006172:	4642      	mov	r2, r8
 8006174:	e7e1      	b.n	800613a <_printf_float+0x3ee>
 8006176:	2301      	movs	r3, #1
 8006178:	464a      	mov	r2, r9
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	47b8      	blx	r7
 8006180:	3001      	adds	r0, #1
 8006182:	f43f ae3e 	beq.w	8005e02 <_printf_float+0xb6>
 8006186:	f108 0801 	add.w	r8, r8, #1
 800618a:	68e3      	ldr	r3, [r4, #12]
 800618c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800618e:	1a5b      	subs	r3, r3, r1
 8006190:	4543      	cmp	r3, r8
 8006192:	dcf0      	bgt.n	8006176 <_printf_float+0x42a>
 8006194:	e6fc      	b.n	8005f90 <_printf_float+0x244>
 8006196:	f04f 0800 	mov.w	r8, #0
 800619a:	f104 0919 	add.w	r9, r4, #25
 800619e:	e7f4      	b.n	800618a <_printf_float+0x43e>

080061a0 <_printf_common>:
 80061a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061a4:	4616      	mov	r6, r2
 80061a6:	4698      	mov	r8, r3
 80061a8:	688a      	ldr	r2, [r1, #8]
 80061aa:	690b      	ldr	r3, [r1, #16]
 80061ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061b0:	4293      	cmp	r3, r2
 80061b2:	bfb8      	it	lt
 80061b4:	4613      	movlt	r3, r2
 80061b6:	6033      	str	r3, [r6, #0]
 80061b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061bc:	4607      	mov	r7, r0
 80061be:	460c      	mov	r4, r1
 80061c0:	b10a      	cbz	r2, 80061c6 <_printf_common+0x26>
 80061c2:	3301      	adds	r3, #1
 80061c4:	6033      	str	r3, [r6, #0]
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	0699      	lsls	r1, r3, #26
 80061ca:	bf42      	ittt	mi
 80061cc:	6833      	ldrmi	r3, [r6, #0]
 80061ce:	3302      	addmi	r3, #2
 80061d0:	6033      	strmi	r3, [r6, #0]
 80061d2:	6825      	ldr	r5, [r4, #0]
 80061d4:	f015 0506 	ands.w	r5, r5, #6
 80061d8:	d106      	bne.n	80061e8 <_printf_common+0x48>
 80061da:	f104 0a19 	add.w	sl, r4, #25
 80061de:	68e3      	ldr	r3, [r4, #12]
 80061e0:	6832      	ldr	r2, [r6, #0]
 80061e2:	1a9b      	subs	r3, r3, r2
 80061e4:	42ab      	cmp	r3, r5
 80061e6:	dc26      	bgt.n	8006236 <_printf_common+0x96>
 80061e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061ec:	6822      	ldr	r2, [r4, #0]
 80061ee:	3b00      	subs	r3, #0
 80061f0:	bf18      	it	ne
 80061f2:	2301      	movne	r3, #1
 80061f4:	0692      	lsls	r2, r2, #26
 80061f6:	d42b      	bmi.n	8006250 <_printf_common+0xb0>
 80061f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061fc:	4641      	mov	r1, r8
 80061fe:	4638      	mov	r0, r7
 8006200:	47c8      	blx	r9
 8006202:	3001      	adds	r0, #1
 8006204:	d01e      	beq.n	8006244 <_printf_common+0xa4>
 8006206:	6823      	ldr	r3, [r4, #0]
 8006208:	6922      	ldr	r2, [r4, #16]
 800620a:	f003 0306 	and.w	r3, r3, #6
 800620e:	2b04      	cmp	r3, #4
 8006210:	bf02      	ittt	eq
 8006212:	68e5      	ldreq	r5, [r4, #12]
 8006214:	6833      	ldreq	r3, [r6, #0]
 8006216:	1aed      	subeq	r5, r5, r3
 8006218:	68a3      	ldr	r3, [r4, #8]
 800621a:	bf0c      	ite	eq
 800621c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006220:	2500      	movne	r5, #0
 8006222:	4293      	cmp	r3, r2
 8006224:	bfc4      	itt	gt
 8006226:	1a9b      	subgt	r3, r3, r2
 8006228:	18ed      	addgt	r5, r5, r3
 800622a:	2600      	movs	r6, #0
 800622c:	341a      	adds	r4, #26
 800622e:	42b5      	cmp	r5, r6
 8006230:	d11a      	bne.n	8006268 <_printf_common+0xc8>
 8006232:	2000      	movs	r0, #0
 8006234:	e008      	b.n	8006248 <_printf_common+0xa8>
 8006236:	2301      	movs	r3, #1
 8006238:	4652      	mov	r2, sl
 800623a:	4641      	mov	r1, r8
 800623c:	4638      	mov	r0, r7
 800623e:	47c8      	blx	r9
 8006240:	3001      	adds	r0, #1
 8006242:	d103      	bne.n	800624c <_printf_common+0xac>
 8006244:	f04f 30ff 	mov.w	r0, #4294967295
 8006248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624c:	3501      	adds	r5, #1
 800624e:	e7c6      	b.n	80061de <_printf_common+0x3e>
 8006250:	18e1      	adds	r1, r4, r3
 8006252:	1c5a      	adds	r2, r3, #1
 8006254:	2030      	movs	r0, #48	@ 0x30
 8006256:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800625a:	4422      	add	r2, r4
 800625c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006260:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006264:	3302      	adds	r3, #2
 8006266:	e7c7      	b.n	80061f8 <_printf_common+0x58>
 8006268:	2301      	movs	r3, #1
 800626a:	4622      	mov	r2, r4
 800626c:	4641      	mov	r1, r8
 800626e:	4638      	mov	r0, r7
 8006270:	47c8      	blx	r9
 8006272:	3001      	adds	r0, #1
 8006274:	d0e6      	beq.n	8006244 <_printf_common+0xa4>
 8006276:	3601      	adds	r6, #1
 8006278:	e7d9      	b.n	800622e <_printf_common+0x8e>
	...

0800627c <_printf_i>:
 800627c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006280:	7e0f      	ldrb	r7, [r1, #24]
 8006282:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006284:	2f78      	cmp	r7, #120	@ 0x78
 8006286:	4691      	mov	r9, r2
 8006288:	4680      	mov	r8, r0
 800628a:	460c      	mov	r4, r1
 800628c:	469a      	mov	sl, r3
 800628e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006292:	d807      	bhi.n	80062a4 <_printf_i+0x28>
 8006294:	2f62      	cmp	r7, #98	@ 0x62
 8006296:	d80a      	bhi.n	80062ae <_printf_i+0x32>
 8006298:	2f00      	cmp	r7, #0
 800629a:	f000 80d1 	beq.w	8006440 <_printf_i+0x1c4>
 800629e:	2f58      	cmp	r7, #88	@ 0x58
 80062a0:	f000 80b8 	beq.w	8006414 <_printf_i+0x198>
 80062a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062ac:	e03a      	b.n	8006324 <_printf_i+0xa8>
 80062ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062b2:	2b15      	cmp	r3, #21
 80062b4:	d8f6      	bhi.n	80062a4 <_printf_i+0x28>
 80062b6:	a101      	add	r1, pc, #4	@ (adr r1, 80062bc <_printf_i+0x40>)
 80062b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062bc:	08006315 	.word	0x08006315
 80062c0:	08006329 	.word	0x08006329
 80062c4:	080062a5 	.word	0x080062a5
 80062c8:	080062a5 	.word	0x080062a5
 80062cc:	080062a5 	.word	0x080062a5
 80062d0:	080062a5 	.word	0x080062a5
 80062d4:	08006329 	.word	0x08006329
 80062d8:	080062a5 	.word	0x080062a5
 80062dc:	080062a5 	.word	0x080062a5
 80062e0:	080062a5 	.word	0x080062a5
 80062e4:	080062a5 	.word	0x080062a5
 80062e8:	08006427 	.word	0x08006427
 80062ec:	08006353 	.word	0x08006353
 80062f0:	080063e1 	.word	0x080063e1
 80062f4:	080062a5 	.word	0x080062a5
 80062f8:	080062a5 	.word	0x080062a5
 80062fc:	08006449 	.word	0x08006449
 8006300:	080062a5 	.word	0x080062a5
 8006304:	08006353 	.word	0x08006353
 8006308:	080062a5 	.word	0x080062a5
 800630c:	080062a5 	.word	0x080062a5
 8006310:	080063e9 	.word	0x080063e9
 8006314:	6833      	ldr	r3, [r6, #0]
 8006316:	1d1a      	adds	r2, r3, #4
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6032      	str	r2, [r6, #0]
 800631c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006320:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006324:	2301      	movs	r3, #1
 8006326:	e09c      	b.n	8006462 <_printf_i+0x1e6>
 8006328:	6833      	ldr	r3, [r6, #0]
 800632a:	6820      	ldr	r0, [r4, #0]
 800632c:	1d19      	adds	r1, r3, #4
 800632e:	6031      	str	r1, [r6, #0]
 8006330:	0606      	lsls	r6, r0, #24
 8006332:	d501      	bpl.n	8006338 <_printf_i+0xbc>
 8006334:	681d      	ldr	r5, [r3, #0]
 8006336:	e003      	b.n	8006340 <_printf_i+0xc4>
 8006338:	0645      	lsls	r5, r0, #25
 800633a:	d5fb      	bpl.n	8006334 <_printf_i+0xb8>
 800633c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006340:	2d00      	cmp	r5, #0
 8006342:	da03      	bge.n	800634c <_printf_i+0xd0>
 8006344:	232d      	movs	r3, #45	@ 0x2d
 8006346:	426d      	negs	r5, r5
 8006348:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800634c:	4858      	ldr	r0, [pc, #352]	@ (80064b0 <_printf_i+0x234>)
 800634e:	230a      	movs	r3, #10
 8006350:	e011      	b.n	8006376 <_printf_i+0xfa>
 8006352:	6821      	ldr	r1, [r4, #0]
 8006354:	6833      	ldr	r3, [r6, #0]
 8006356:	0608      	lsls	r0, r1, #24
 8006358:	f853 5b04 	ldr.w	r5, [r3], #4
 800635c:	d402      	bmi.n	8006364 <_printf_i+0xe8>
 800635e:	0649      	lsls	r1, r1, #25
 8006360:	bf48      	it	mi
 8006362:	b2ad      	uxthmi	r5, r5
 8006364:	2f6f      	cmp	r7, #111	@ 0x6f
 8006366:	4852      	ldr	r0, [pc, #328]	@ (80064b0 <_printf_i+0x234>)
 8006368:	6033      	str	r3, [r6, #0]
 800636a:	bf14      	ite	ne
 800636c:	230a      	movne	r3, #10
 800636e:	2308      	moveq	r3, #8
 8006370:	2100      	movs	r1, #0
 8006372:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006376:	6866      	ldr	r6, [r4, #4]
 8006378:	60a6      	str	r6, [r4, #8]
 800637a:	2e00      	cmp	r6, #0
 800637c:	db05      	blt.n	800638a <_printf_i+0x10e>
 800637e:	6821      	ldr	r1, [r4, #0]
 8006380:	432e      	orrs	r6, r5
 8006382:	f021 0104 	bic.w	r1, r1, #4
 8006386:	6021      	str	r1, [r4, #0]
 8006388:	d04b      	beq.n	8006422 <_printf_i+0x1a6>
 800638a:	4616      	mov	r6, r2
 800638c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006390:	fb03 5711 	mls	r7, r3, r1, r5
 8006394:	5dc7      	ldrb	r7, [r0, r7]
 8006396:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800639a:	462f      	mov	r7, r5
 800639c:	42bb      	cmp	r3, r7
 800639e:	460d      	mov	r5, r1
 80063a0:	d9f4      	bls.n	800638c <_printf_i+0x110>
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d10b      	bne.n	80063be <_printf_i+0x142>
 80063a6:	6823      	ldr	r3, [r4, #0]
 80063a8:	07df      	lsls	r7, r3, #31
 80063aa:	d508      	bpl.n	80063be <_printf_i+0x142>
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	6861      	ldr	r1, [r4, #4]
 80063b0:	4299      	cmp	r1, r3
 80063b2:	bfde      	ittt	le
 80063b4:	2330      	movle	r3, #48	@ 0x30
 80063b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063be:	1b92      	subs	r2, r2, r6
 80063c0:	6122      	str	r2, [r4, #16]
 80063c2:	f8cd a000 	str.w	sl, [sp]
 80063c6:	464b      	mov	r3, r9
 80063c8:	aa03      	add	r2, sp, #12
 80063ca:	4621      	mov	r1, r4
 80063cc:	4640      	mov	r0, r8
 80063ce:	f7ff fee7 	bl	80061a0 <_printf_common>
 80063d2:	3001      	adds	r0, #1
 80063d4:	d14a      	bne.n	800646c <_printf_i+0x1f0>
 80063d6:	f04f 30ff 	mov.w	r0, #4294967295
 80063da:	b004      	add	sp, #16
 80063dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063e0:	6823      	ldr	r3, [r4, #0]
 80063e2:	f043 0320 	orr.w	r3, r3, #32
 80063e6:	6023      	str	r3, [r4, #0]
 80063e8:	4832      	ldr	r0, [pc, #200]	@ (80064b4 <_printf_i+0x238>)
 80063ea:	2778      	movs	r7, #120	@ 0x78
 80063ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	6831      	ldr	r1, [r6, #0]
 80063f4:	061f      	lsls	r7, r3, #24
 80063f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80063fa:	d402      	bmi.n	8006402 <_printf_i+0x186>
 80063fc:	065f      	lsls	r7, r3, #25
 80063fe:	bf48      	it	mi
 8006400:	b2ad      	uxthmi	r5, r5
 8006402:	6031      	str	r1, [r6, #0]
 8006404:	07d9      	lsls	r1, r3, #31
 8006406:	bf44      	itt	mi
 8006408:	f043 0320 	orrmi.w	r3, r3, #32
 800640c:	6023      	strmi	r3, [r4, #0]
 800640e:	b11d      	cbz	r5, 8006418 <_printf_i+0x19c>
 8006410:	2310      	movs	r3, #16
 8006412:	e7ad      	b.n	8006370 <_printf_i+0xf4>
 8006414:	4826      	ldr	r0, [pc, #152]	@ (80064b0 <_printf_i+0x234>)
 8006416:	e7e9      	b.n	80063ec <_printf_i+0x170>
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	f023 0320 	bic.w	r3, r3, #32
 800641e:	6023      	str	r3, [r4, #0]
 8006420:	e7f6      	b.n	8006410 <_printf_i+0x194>
 8006422:	4616      	mov	r6, r2
 8006424:	e7bd      	b.n	80063a2 <_printf_i+0x126>
 8006426:	6833      	ldr	r3, [r6, #0]
 8006428:	6825      	ldr	r5, [r4, #0]
 800642a:	6961      	ldr	r1, [r4, #20]
 800642c:	1d18      	adds	r0, r3, #4
 800642e:	6030      	str	r0, [r6, #0]
 8006430:	062e      	lsls	r6, r5, #24
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	d501      	bpl.n	800643a <_printf_i+0x1be>
 8006436:	6019      	str	r1, [r3, #0]
 8006438:	e002      	b.n	8006440 <_printf_i+0x1c4>
 800643a:	0668      	lsls	r0, r5, #25
 800643c:	d5fb      	bpl.n	8006436 <_printf_i+0x1ba>
 800643e:	8019      	strh	r1, [r3, #0]
 8006440:	2300      	movs	r3, #0
 8006442:	6123      	str	r3, [r4, #16]
 8006444:	4616      	mov	r6, r2
 8006446:	e7bc      	b.n	80063c2 <_printf_i+0x146>
 8006448:	6833      	ldr	r3, [r6, #0]
 800644a:	1d1a      	adds	r2, r3, #4
 800644c:	6032      	str	r2, [r6, #0]
 800644e:	681e      	ldr	r6, [r3, #0]
 8006450:	6862      	ldr	r2, [r4, #4]
 8006452:	2100      	movs	r1, #0
 8006454:	4630      	mov	r0, r6
 8006456:	f7f9 febb 	bl	80001d0 <memchr>
 800645a:	b108      	cbz	r0, 8006460 <_printf_i+0x1e4>
 800645c:	1b80      	subs	r0, r0, r6
 800645e:	6060      	str	r0, [r4, #4]
 8006460:	6863      	ldr	r3, [r4, #4]
 8006462:	6123      	str	r3, [r4, #16]
 8006464:	2300      	movs	r3, #0
 8006466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800646a:	e7aa      	b.n	80063c2 <_printf_i+0x146>
 800646c:	6923      	ldr	r3, [r4, #16]
 800646e:	4632      	mov	r2, r6
 8006470:	4649      	mov	r1, r9
 8006472:	4640      	mov	r0, r8
 8006474:	47d0      	blx	sl
 8006476:	3001      	adds	r0, #1
 8006478:	d0ad      	beq.n	80063d6 <_printf_i+0x15a>
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	079b      	lsls	r3, r3, #30
 800647e:	d413      	bmi.n	80064a8 <_printf_i+0x22c>
 8006480:	68e0      	ldr	r0, [r4, #12]
 8006482:	9b03      	ldr	r3, [sp, #12]
 8006484:	4298      	cmp	r0, r3
 8006486:	bfb8      	it	lt
 8006488:	4618      	movlt	r0, r3
 800648a:	e7a6      	b.n	80063da <_printf_i+0x15e>
 800648c:	2301      	movs	r3, #1
 800648e:	4632      	mov	r2, r6
 8006490:	4649      	mov	r1, r9
 8006492:	4640      	mov	r0, r8
 8006494:	47d0      	blx	sl
 8006496:	3001      	adds	r0, #1
 8006498:	d09d      	beq.n	80063d6 <_printf_i+0x15a>
 800649a:	3501      	adds	r5, #1
 800649c:	68e3      	ldr	r3, [r4, #12]
 800649e:	9903      	ldr	r1, [sp, #12]
 80064a0:	1a5b      	subs	r3, r3, r1
 80064a2:	42ab      	cmp	r3, r5
 80064a4:	dcf2      	bgt.n	800648c <_printf_i+0x210>
 80064a6:	e7eb      	b.n	8006480 <_printf_i+0x204>
 80064a8:	2500      	movs	r5, #0
 80064aa:	f104 0619 	add.w	r6, r4, #25
 80064ae:	e7f5      	b.n	800649c <_printf_i+0x220>
 80064b0:	080088da 	.word	0x080088da
 80064b4:	080088eb 	.word	0x080088eb

080064b8 <std>:
 80064b8:	2300      	movs	r3, #0
 80064ba:	b510      	push	{r4, lr}
 80064bc:	4604      	mov	r4, r0
 80064be:	e9c0 3300 	strd	r3, r3, [r0]
 80064c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064c6:	6083      	str	r3, [r0, #8]
 80064c8:	8181      	strh	r1, [r0, #12]
 80064ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80064cc:	81c2      	strh	r2, [r0, #14]
 80064ce:	6183      	str	r3, [r0, #24]
 80064d0:	4619      	mov	r1, r3
 80064d2:	2208      	movs	r2, #8
 80064d4:	305c      	adds	r0, #92	@ 0x5c
 80064d6:	f000 f9f9 	bl	80068cc <memset>
 80064da:	4b0d      	ldr	r3, [pc, #52]	@ (8006510 <std+0x58>)
 80064dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80064de:	4b0d      	ldr	r3, [pc, #52]	@ (8006514 <std+0x5c>)
 80064e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80064e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006518 <std+0x60>)
 80064e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80064e6:	4b0d      	ldr	r3, [pc, #52]	@ (800651c <std+0x64>)
 80064e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80064ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006520 <std+0x68>)
 80064ec:	6224      	str	r4, [r4, #32]
 80064ee:	429c      	cmp	r4, r3
 80064f0:	d006      	beq.n	8006500 <std+0x48>
 80064f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064f6:	4294      	cmp	r4, r2
 80064f8:	d002      	beq.n	8006500 <std+0x48>
 80064fa:	33d0      	adds	r3, #208	@ 0xd0
 80064fc:	429c      	cmp	r4, r3
 80064fe:	d105      	bne.n	800650c <std+0x54>
 8006500:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006508:	f000 ba5c 	b.w	80069c4 <__retarget_lock_init_recursive>
 800650c:	bd10      	pop	{r4, pc}
 800650e:	bf00      	nop
 8006510:	0800671d 	.word	0x0800671d
 8006514:	0800673f 	.word	0x0800673f
 8006518:	08006777 	.word	0x08006777
 800651c:	0800679b 	.word	0x0800679b
 8006520:	200002f0 	.word	0x200002f0

08006524 <stdio_exit_handler>:
 8006524:	4a02      	ldr	r2, [pc, #8]	@ (8006530 <stdio_exit_handler+0xc>)
 8006526:	4903      	ldr	r1, [pc, #12]	@ (8006534 <stdio_exit_handler+0x10>)
 8006528:	4803      	ldr	r0, [pc, #12]	@ (8006538 <stdio_exit_handler+0x14>)
 800652a:	f000 b869 	b.w	8006600 <_fwalk_sglue>
 800652e:	bf00      	nop
 8006530:	2000001c 	.word	0x2000001c
 8006534:	08008301 	.word	0x08008301
 8006538:	2000002c 	.word	0x2000002c

0800653c <cleanup_stdio>:
 800653c:	6841      	ldr	r1, [r0, #4]
 800653e:	4b0c      	ldr	r3, [pc, #48]	@ (8006570 <cleanup_stdio+0x34>)
 8006540:	4299      	cmp	r1, r3
 8006542:	b510      	push	{r4, lr}
 8006544:	4604      	mov	r4, r0
 8006546:	d001      	beq.n	800654c <cleanup_stdio+0x10>
 8006548:	f001 feda 	bl	8008300 <_fflush_r>
 800654c:	68a1      	ldr	r1, [r4, #8]
 800654e:	4b09      	ldr	r3, [pc, #36]	@ (8006574 <cleanup_stdio+0x38>)
 8006550:	4299      	cmp	r1, r3
 8006552:	d002      	beq.n	800655a <cleanup_stdio+0x1e>
 8006554:	4620      	mov	r0, r4
 8006556:	f001 fed3 	bl	8008300 <_fflush_r>
 800655a:	68e1      	ldr	r1, [r4, #12]
 800655c:	4b06      	ldr	r3, [pc, #24]	@ (8006578 <cleanup_stdio+0x3c>)
 800655e:	4299      	cmp	r1, r3
 8006560:	d004      	beq.n	800656c <cleanup_stdio+0x30>
 8006562:	4620      	mov	r0, r4
 8006564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006568:	f001 beca 	b.w	8008300 <_fflush_r>
 800656c:	bd10      	pop	{r4, pc}
 800656e:	bf00      	nop
 8006570:	200002f0 	.word	0x200002f0
 8006574:	20000358 	.word	0x20000358
 8006578:	200003c0 	.word	0x200003c0

0800657c <global_stdio_init.part.0>:
 800657c:	b510      	push	{r4, lr}
 800657e:	4b0b      	ldr	r3, [pc, #44]	@ (80065ac <global_stdio_init.part.0+0x30>)
 8006580:	4c0b      	ldr	r4, [pc, #44]	@ (80065b0 <global_stdio_init.part.0+0x34>)
 8006582:	4a0c      	ldr	r2, [pc, #48]	@ (80065b4 <global_stdio_init.part.0+0x38>)
 8006584:	601a      	str	r2, [r3, #0]
 8006586:	4620      	mov	r0, r4
 8006588:	2200      	movs	r2, #0
 800658a:	2104      	movs	r1, #4
 800658c:	f7ff ff94 	bl	80064b8 <std>
 8006590:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006594:	2201      	movs	r2, #1
 8006596:	2109      	movs	r1, #9
 8006598:	f7ff ff8e 	bl	80064b8 <std>
 800659c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065a0:	2202      	movs	r2, #2
 80065a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a6:	2112      	movs	r1, #18
 80065a8:	f7ff bf86 	b.w	80064b8 <std>
 80065ac:	20000428 	.word	0x20000428
 80065b0:	200002f0 	.word	0x200002f0
 80065b4:	08006525 	.word	0x08006525

080065b8 <__sfp_lock_acquire>:
 80065b8:	4801      	ldr	r0, [pc, #4]	@ (80065c0 <__sfp_lock_acquire+0x8>)
 80065ba:	f000 ba04 	b.w	80069c6 <__retarget_lock_acquire_recursive>
 80065be:	bf00      	nop
 80065c0:	20000431 	.word	0x20000431

080065c4 <__sfp_lock_release>:
 80065c4:	4801      	ldr	r0, [pc, #4]	@ (80065cc <__sfp_lock_release+0x8>)
 80065c6:	f000 b9ff 	b.w	80069c8 <__retarget_lock_release_recursive>
 80065ca:	bf00      	nop
 80065cc:	20000431 	.word	0x20000431

080065d0 <__sinit>:
 80065d0:	b510      	push	{r4, lr}
 80065d2:	4604      	mov	r4, r0
 80065d4:	f7ff fff0 	bl	80065b8 <__sfp_lock_acquire>
 80065d8:	6a23      	ldr	r3, [r4, #32]
 80065da:	b11b      	cbz	r3, 80065e4 <__sinit+0x14>
 80065dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065e0:	f7ff bff0 	b.w	80065c4 <__sfp_lock_release>
 80065e4:	4b04      	ldr	r3, [pc, #16]	@ (80065f8 <__sinit+0x28>)
 80065e6:	6223      	str	r3, [r4, #32]
 80065e8:	4b04      	ldr	r3, [pc, #16]	@ (80065fc <__sinit+0x2c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1f5      	bne.n	80065dc <__sinit+0xc>
 80065f0:	f7ff ffc4 	bl	800657c <global_stdio_init.part.0>
 80065f4:	e7f2      	b.n	80065dc <__sinit+0xc>
 80065f6:	bf00      	nop
 80065f8:	0800653d 	.word	0x0800653d
 80065fc:	20000428 	.word	0x20000428

08006600 <_fwalk_sglue>:
 8006600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006604:	4607      	mov	r7, r0
 8006606:	4688      	mov	r8, r1
 8006608:	4614      	mov	r4, r2
 800660a:	2600      	movs	r6, #0
 800660c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006610:	f1b9 0901 	subs.w	r9, r9, #1
 8006614:	d505      	bpl.n	8006622 <_fwalk_sglue+0x22>
 8006616:	6824      	ldr	r4, [r4, #0]
 8006618:	2c00      	cmp	r4, #0
 800661a:	d1f7      	bne.n	800660c <_fwalk_sglue+0xc>
 800661c:	4630      	mov	r0, r6
 800661e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006622:	89ab      	ldrh	r3, [r5, #12]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d907      	bls.n	8006638 <_fwalk_sglue+0x38>
 8006628:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800662c:	3301      	adds	r3, #1
 800662e:	d003      	beq.n	8006638 <_fwalk_sglue+0x38>
 8006630:	4629      	mov	r1, r5
 8006632:	4638      	mov	r0, r7
 8006634:	47c0      	blx	r8
 8006636:	4306      	orrs	r6, r0
 8006638:	3568      	adds	r5, #104	@ 0x68
 800663a:	e7e9      	b.n	8006610 <_fwalk_sglue+0x10>

0800663c <iprintf>:
 800663c:	b40f      	push	{r0, r1, r2, r3}
 800663e:	b507      	push	{r0, r1, r2, lr}
 8006640:	4906      	ldr	r1, [pc, #24]	@ (800665c <iprintf+0x20>)
 8006642:	ab04      	add	r3, sp, #16
 8006644:	6808      	ldr	r0, [r1, #0]
 8006646:	f853 2b04 	ldr.w	r2, [r3], #4
 800664a:	6881      	ldr	r1, [r0, #8]
 800664c:	9301      	str	r3, [sp, #4]
 800664e:	f001 fcbb 	bl	8007fc8 <_vfiprintf_r>
 8006652:	b003      	add	sp, #12
 8006654:	f85d eb04 	ldr.w	lr, [sp], #4
 8006658:	b004      	add	sp, #16
 800665a:	4770      	bx	lr
 800665c:	20000028 	.word	0x20000028

08006660 <_puts_r>:
 8006660:	6a03      	ldr	r3, [r0, #32]
 8006662:	b570      	push	{r4, r5, r6, lr}
 8006664:	6884      	ldr	r4, [r0, #8]
 8006666:	4605      	mov	r5, r0
 8006668:	460e      	mov	r6, r1
 800666a:	b90b      	cbnz	r3, 8006670 <_puts_r+0x10>
 800666c:	f7ff ffb0 	bl	80065d0 <__sinit>
 8006670:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006672:	07db      	lsls	r3, r3, #31
 8006674:	d405      	bmi.n	8006682 <_puts_r+0x22>
 8006676:	89a3      	ldrh	r3, [r4, #12]
 8006678:	0598      	lsls	r0, r3, #22
 800667a:	d402      	bmi.n	8006682 <_puts_r+0x22>
 800667c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800667e:	f000 f9a2 	bl	80069c6 <__retarget_lock_acquire_recursive>
 8006682:	89a3      	ldrh	r3, [r4, #12]
 8006684:	0719      	lsls	r1, r3, #28
 8006686:	d502      	bpl.n	800668e <_puts_r+0x2e>
 8006688:	6923      	ldr	r3, [r4, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d135      	bne.n	80066fa <_puts_r+0x9a>
 800668e:	4621      	mov	r1, r4
 8006690:	4628      	mov	r0, r5
 8006692:	f000 f8c5 	bl	8006820 <__swsetup_r>
 8006696:	b380      	cbz	r0, 80066fa <_puts_r+0x9a>
 8006698:	f04f 35ff 	mov.w	r5, #4294967295
 800669c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800669e:	07da      	lsls	r2, r3, #31
 80066a0:	d405      	bmi.n	80066ae <_puts_r+0x4e>
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	059b      	lsls	r3, r3, #22
 80066a6:	d402      	bmi.n	80066ae <_puts_r+0x4e>
 80066a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066aa:	f000 f98d 	bl	80069c8 <__retarget_lock_release_recursive>
 80066ae:	4628      	mov	r0, r5
 80066b0:	bd70      	pop	{r4, r5, r6, pc}
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	da04      	bge.n	80066c0 <_puts_r+0x60>
 80066b6:	69a2      	ldr	r2, [r4, #24]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	dc17      	bgt.n	80066ec <_puts_r+0x8c>
 80066bc:	290a      	cmp	r1, #10
 80066be:	d015      	beq.n	80066ec <_puts_r+0x8c>
 80066c0:	6823      	ldr	r3, [r4, #0]
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	6022      	str	r2, [r4, #0]
 80066c6:	7019      	strb	r1, [r3, #0]
 80066c8:	68a3      	ldr	r3, [r4, #8]
 80066ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80066ce:	3b01      	subs	r3, #1
 80066d0:	60a3      	str	r3, [r4, #8]
 80066d2:	2900      	cmp	r1, #0
 80066d4:	d1ed      	bne.n	80066b2 <_puts_r+0x52>
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	da11      	bge.n	80066fe <_puts_r+0x9e>
 80066da:	4622      	mov	r2, r4
 80066dc:	210a      	movs	r1, #10
 80066de:	4628      	mov	r0, r5
 80066e0:	f000 f85f 	bl	80067a2 <__swbuf_r>
 80066e4:	3001      	adds	r0, #1
 80066e6:	d0d7      	beq.n	8006698 <_puts_r+0x38>
 80066e8:	250a      	movs	r5, #10
 80066ea:	e7d7      	b.n	800669c <_puts_r+0x3c>
 80066ec:	4622      	mov	r2, r4
 80066ee:	4628      	mov	r0, r5
 80066f0:	f000 f857 	bl	80067a2 <__swbuf_r>
 80066f4:	3001      	adds	r0, #1
 80066f6:	d1e7      	bne.n	80066c8 <_puts_r+0x68>
 80066f8:	e7ce      	b.n	8006698 <_puts_r+0x38>
 80066fa:	3e01      	subs	r6, #1
 80066fc:	e7e4      	b.n	80066c8 <_puts_r+0x68>
 80066fe:	6823      	ldr	r3, [r4, #0]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	6022      	str	r2, [r4, #0]
 8006704:	220a      	movs	r2, #10
 8006706:	701a      	strb	r2, [r3, #0]
 8006708:	e7ee      	b.n	80066e8 <_puts_r+0x88>
	...

0800670c <puts>:
 800670c:	4b02      	ldr	r3, [pc, #8]	@ (8006718 <puts+0xc>)
 800670e:	4601      	mov	r1, r0
 8006710:	6818      	ldr	r0, [r3, #0]
 8006712:	f7ff bfa5 	b.w	8006660 <_puts_r>
 8006716:	bf00      	nop
 8006718:	20000028 	.word	0x20000028

0800671c <__sread>:
 800671c:	b510      	push	{r4, lr}
 800671e:	460c      	mov	r4, r1
 8006720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006724:	f000 f900 	bl	8006928 <_read_r>
 8006728:	2800      	cmp	r0, #0
 800672a:	bfab      	itete	ge
 800672c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800672e:	89a3      	ldrhlt	r3, [r4, #12]
 8006730:	181b      	addge	r3, r3, r0
 8006732:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006736:	bfac      	ite	ge
 8006738:	6563      	strge	r3, [r4, #84]	@ 0x54
 800673a:	81a3      	strhlt	r3, [r4, #12]
 800673c:	bd10      	pop	{r4, pc}

0800673e <__swrite>:
 800673e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006742:	461f      	mov	r7, r3
 8006744:	898b      	ldrh	r3, [r1, #12]
 8006746:	05db      	lsls	r3, r3, #23
 8006748:	4605      	mov	r5, r0
 800674a:	460c      	mov	r4, r1
 800674c:	4616      	mov	r6, r2
 800674e:	d505      	bpl.n	800675c <__swrite+0x1e>
 8006750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006754:	2302      	movs	r3, #2
 8006756:	2200      	movs	r2, #0
 8006758:	f000 f8d4 	bl	8006904 <_lseek_r>
 800675c:	89a3      	ldrh	r3, [r4, #12]
 800675e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006762:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006766:	81a3      	strh	r3, [r4, #12]
 8006768:	4632      	mov	r2, r6
 800676a:	463b      	mov	r3, r7
 800676c:	4628      	mov	r0, r5
 800676e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006772:	f000 b8eb 	b.w	800694c <_write_r>

08006776 <__sseek>:
 8006776:	b510      	push	{r4, lr}
 8006778:	460c      	mov	r4, r1
 800677a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800677e:	f000 f8c1 	bl	8006904 <_lseek_r>
 8006782:	1c43      	adds	r3, r0, #1
 8006784:	89a3      	ldrh	r3, [r4, #12]
 8006786:	bf15      	itete	ne
 8006788:	6560      	strne	r0, [r4, #84]	@ 0x54
 800678a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800678e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006792:	81a3      	strheq	r3, [r4, #12]
 8006794:	bf18      	it	ne
 8006796:	81a3      	strhne	r3, [r4, #12]
 8006798:	bd10      	pop	{r4, pc}

0800679a <__sclose>:
 800679a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800679e:	f000 b8a1 	b.w	80068e4 <_close_r>

080067a2 <__swbuf_r>:
 80067a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a4:	460e      	mov	r6, r1
 80067a6:	4614      	mov	r4, r2
 80067a8:	4605      	mov	r5, r0
 80067aa:	b118      	cbz	r0, 80067b4 <__swbuf_r+0x12>
 80067ac:	6a03      	ldr	r3, [r0, #32]
 80067ae:	b90b      	cbnz	r3, 80067b4 <__swbuf_r+0x12>
 80067b0:	f7ff ff0e 	bl	80065d0 <__sinit>
 80067b4:	69a3      	ldr	r3, [r4, #24]
 80067b6:	60a3      	str	r3, [r4, #8]
 80067b8:	89a3      	ldrh	r3, [r4, #12]
 80067ba:	071a      	lsls	r2, r3, #28
 80067bc:	d501      	bpl.n	80067c2 <__swbuf_r+0x20>
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	b943      	cbnz	r3, 80067d4 <__swbuf_r+0x32>
 80067c2:	4621      	mov	r1, r4
 80067c4:	4628      	mov	r0, r5
 80067c6:	f000 f82b 	bl	8006820 <__swsetup_r>
 80067ca:	b118      	cbz	r0, 80067d4 <__swbuf_r+0x32>
 80067cc:	f04f 37ff 	mov.w	r7, #4294967295
 80067d0:	4638      	mov	r0, r7
 80067d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	6922      	ldr	r2, [r4, #16]
 80067d8:	1a98      	subs	r0, r3, r2
 80067da:	6963      	ldr	r3, [r4, #20]
 80067dc:	b2f6      	uxtb	r6, r6
 80067de:	4283      	cmp	r3, r0
 80067e0:	4637      	mov	r7, r6
 80067e2:	dc05      	bgt.n	80067f0 <__swbuf_r+0x4e>
 80067e4:	4621      	mov	r1, r4
 80067e6:	4628      	mov	r0, r5
 80067e8:	f001 fd8a 	bl	8008300 <_fflush_r>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	d1ed      	bne.n	80067cc <__swbuf_r+0x2a>
 80067f0:	68a3      	ldr	r3, [r4, #8]
 80067f2:	3b01      	subs	r3, #1
 80067f4:	60a3      	str	r3, [r4, #8]
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	1c5a      	adds	r2, r3, #1
 80067fa:	6022      	str	r2, [r4, #0]
 80067fc:	701e      	strb	r6, [r3, #0]
 80067fe:	6962      	ldr	r2, [r4, #20]
 8006800:	1c43      	adds	r3, r0, #1
 8006802:	429a      	cmp	r2, r3
 8006804:	d004      	beq.n	8006810 <__swbuf_r+0x6e>
 8006806:	89a3      	ldrh	r3, [r4, #12]
 8006808:	07db      	lsls	r3, r3, #31
 800680a:	d5e1      	bpl.n	80067d0 <__swbuf_r+0x2e>
 800680c:	2e0a      	cmp	r6, #10
 800680e:	d1df      	bne.n	80067d0 <__swbuf_r+0x2e>
 8006810:	4621      	mov	r1, r4
 8006812:	4628      	mov	r0, r5
 8006814:	f001 fd74 	bl	8008300 <_fflush_r>
 8006818:	2800      	cmp	r0, #0
 800681a:	d0d9      	beq.n	80067d0 <__swbuf_r+0x2e>
 800681c:	e7d6      	b.n	80067cc <__swbuf_r+0x2a>
	...

08006820 <__swsetup_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4b29      	ldr	r3, [pc, #164]	@ (80068c8 <__swsetup_r+0xa8>)
 8006824:	4605      	mov	r5, r0
 8006826:	6818      	ldr	r0, [r3, #0]
 8006828:	460c      	mov	r4, r1
 800682a:	b118      	cbz	r0, 8006834 <__swsetup_r+0x14>
 800682c:	6a03      	ldr	r3, [r0, #32]
 800682e:	b90b      	cbnz	r3, 8006834 <__swsetup_r+0x14>
 8006830:	f7ff fece 	bl	80065d0 <__sinit>
 8006834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006838:	0719      	lsls	r1, r3, #28
 800683a:	d422      	bmi.n	8006882 <__swsetup_r+0x62>
 800683c:	06da      	lsls	r2, r3, #27
 800683e:	d407      	bmi.n	8006850 <__swsetup_r+0x30>
 8006840:	2209      	movs	r2, #9
 8006842:	602a      	str	r2, [r5, #0]
 8006844:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006848:	81a3      	strh	r3, [r4, #12]
 800684a:	f04f 30ff 	mov.w	r0, #4294967295
 800684e:	e033      	b.n	80068b8 <__swsetup_r+0x98>
 8006850:	0758      	lsls	r0, r3, #29
 8006852:	d512      	bpl.n	800687a <__swsetup_r+0x5a>
 8006854:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006856:	b141      	cbz	r1, 800686a <__swsetup_r+0x4a>
 8006858:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <__swsetup_r+0x46>
 8006860:	4628      	mov	r0, r5
 8006862:	f000 ff0d 	bl	8007680 <_free_r>
 8006866:	2300      	movs	r3, #0
 8006868:	6363      	str	r3, [r4, #52]	@ 0x34
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006870:	81a3      	strh	r3, [r4, #12]
 8006872:	2300      	movs	r3, #0
 8006874:	6063      	str	r3, [r4, #4]
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	6023      	str	r3, [r4, #0]
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	f043 0308 	orr.w	r3, r3, #8
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	6923      	ldr	r3, [r4, #16]
 8006884:	b94b      	cbnz	r3, 800689a <__swsetup_r+0x7a>
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800688c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006890:	d003      	beq.n	800689a <__swsetup_r+0x7a>
 8006892:	4621      	mov	r1, r4
 8006894:	4628      	mov	r0, r5
 8006896:	f001 fd81 	bl	800839c <__smakebuf_r>
 800689a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800689e:	f013 0201 	ands.w	r2, r3, #1
 80068a2:	d00a      	beq.n	80068ba <__swsetup_r+0x9a>
 80068a4:	2200      	movs	r2, #0
 80068a6:	60a2      	str	r2, [r4, #8]
 80068a8:	6962      	ldr	r2, [r4, #20]
 80068aa:	4252      	negs	r2, r2
 80068ac:	61a2      	str	r2, [r4, #24]
 80068ae:	6922      	ldr	r2, [r4, #16]
 80068b0:	b942      	cbnz	r2, 80068c4 <__swsetup_r+0xa4>
 80068b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80068b6:	d1c5      	bne.n	8006844 <__swsetup_r+0x24>
 80068b8:	bd38      	pop	{r3, r4, r5, pc}
 80068ba:	0799      	lsls	r1, r3, #30
 80068bc:	bf58      	it	pl
 80068be:	6962      	ldrpl	r2, [r4, #20]
 80068c0:	60a2      	str	r2, [r4, #8]
 80068c2:	e7f4      	b.n	80068ae <__swsetup_r+0x8e>
 80068c4:	2000      	movs	r0, #0
 80068c6:	e7f7      	b.n	80068b8 <__swsetup_r+0x98>
 80068c8:	20000028 	.word	0x20000028

080068cc <memset>:
 80068cc:	4402      	add	r2, r0
 80068ce:	4603      	mov	r3, r0
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d100      	bne.n	80068d6 <memset+0xa>
 80068d4:	4770      	bx	lr
 80068d6:	f803 1b01 	strb.w	r1, [r3], #1
 80068da:	e7f9      	b.n	80068d0 <memset+0x4>

080068dc <_localeconv_r>:
 80068dc:	4800      	ldr	r0, [pc, #0]	@ (80068e0 <_localeconv_r+0x4>)
 80068de:	4770      	bx	lr
 80068e0:	20000168 	.word	0x20000168

080068e4 <_close_r>:
 80068e4:	b538      	push	{r3, r4, r5, lr}
 80068e6:	4d06      	ldr	r5, [pc, #24]	@ (8006900 <_close_r+0x1c>)
 80068e8:	2300      	movs	r3, #0
 80068ea:	4604      	mov	r4, r0
 80068ec:	4608      	mov	r0, r1
 80068ee:	602b      	str	r3, [r5, #0]
 80068f0:	f7fb fb04 	bl	8001efc <_close>
 80068f4:	1c43      	adds	r3, r0, #1
 80068f6:	d102      	bne.n	80068fe <_close_r+0x1a>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	b103      	cbz	r3, 80068fe <_close_r+0x1a>
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	bd38      	pop	{r3, r4, r5, pc}
 8006900:	2000042c 	.word	0x2000042c

08006904 <_lseek_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	4d07      	ldr	r5, [pc, #28]	@ (8006924 <_lseek_r+0x20>)
 8006908:	4604      	mov	r4, r0
 800690a:	4608      	mov	r0, r1
 800690c:	4611      	mov	r1, r2
 800690e:	2200      	movs	r2, #0
 8006910:	602a      	str	r2, [r5, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	f7fb fb19 	bl	8001f4a <_lseek>
 8006918:	1c43      	adds	r3, r0, #1
 800691a:	d102      	bne.n	8006922 <_lseek_r+0x1e>
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	b103      	cbz	r3, 8006922 <_lseek_r+0x1e>
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	bd38      	pop	{r3, r4, r5, pc}
 8006924:	2000042c 	.word	0x2000042c

08006928 <_read_r>:
 8006928:	b538      	push	{r3, r4, r5, lr}
 800692a:	4d07      	ldr	r5, [pc, #28]	@ (8006948 <_read_r+0x20>)
 800692c:	4604      	mov	r4, r0
 800692e:	4608      	mov	r0, r1
 8006930:	4611      	mov	r1, r2
 8006932:	2200      	movs	r2, #0
 8006934:	602a      	str	r2, [r5, #0]
 8006936:	461a      	mov	r2, r3
 8006938:	f7fb fac3 	bl	8001ec2 <_read>
 800693c:	1c43      	adds	r3, r0, #1
 800693e:	d102      	bne.n	8006946 <_read_r+0x1e>
 8006940:	682b      	ldr	r3, [r5, #0]
 8006942:	b103      	cbz	r3, 8006946 <_read_r+0x1e>
 8006944:	6023      	str	r3, [r4, #0]
 8006946:	bd38      	pop	{r3, r4, r5, pc}
 8006948:	2000042c 	.word	0x2000042c

0800694c <_write_r>:
 800694c:	b538      	push	{r3, r4, r5, lr}
 800694e:	4d07      	ldr	r5, [pc, #28]	@ (800696c <_write_r+0x20>)
 8006950:	4604      	mov	r4, r0
 8006952:	4608      	mov	r0, r1
 8006954:	4611      	mov	r1, r2
 8006956:	2200      	movs	r2, #0
 8006958:	602a      	str	r2, [r5, #0]
 800695a:	461a      	mov	r2, r3
 800695c:	f7fa feb1 	bl	80016c2 <_write>
 8006960:	1c43      	adds	r3, r0, #1
 8006962:	d102      	bne.n	800696a <_write_r+0x1e>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	b103      	cbz	r3, 800696a <_write_r+0x1e>
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	bd38      	pop	{r3, r4, r5, pc}
 800696c:	2000042c 	.word	0x2000042c

08006970 <__errno>:
 8006970:	4b01      	ldr	r3, [pc, #4]	@ (8006978 <__errno+0x8>)
 8006972:	6818      	ldr	r0, [r3, #0]
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	20000028 	.word	0x20000028

0800697c <__libc_init_array>:
 800697c:	b570      	push	{r4, r5, r6, lr}
 800697e:	4d0d      	ldr	r5, [pc, #52]	@ (80069b4 <__libc_init_array+0x38>)
 8006980:	4c0d      	ldr	r4, [pc, #52]	@ (80069b8 <__libc_init_array+0x3c>)
 8006982:	1b64      	subs	r4, r4, r5
 8006984:	10a4      	asrs	r4, r4, #2
 8006986:	2600      	movs	r6, #0
 8006988:	42a6      	cmp	r6, r4
 800698a:	d109      	bne.n	80069a0 <__libc_init_array+0x24>
 800698c:	4d0b      	ldr	r5, [pc, #44]	@ (80069bc <__libc_init_array+0x40>)
 800698e:	4c0c      	ldr	r4, [pc, #48]	@ (80069c0 <__libc_init_array+0x44>)
 8006990:	f001 fe30 	bl	80085f4 <_init>
 8006994:	1b64      	subs	r4, r4, r5
 8006996:	10a4      	asrs	r4, r4, #2
 8006998:	2600      	movs	r6, #0
 800699a:	42a6      	cmp	r6, r4
 800699c:	d105      	bne.n	80069aa <__libc_init_array+0x2e>
 800699e:	bd70      	pop	{r4, r5, r6, pc}
 80069a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069a4:	4798      	blx	r3
 80069a6:	3601      	adds	r6, #1
 80069a8:	e7ee      	b.n	8006988 <__libc_init_array+0xc>
 80069aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ae:	4798      	blx	r3
 80069b0:	3601      	adds	r6, #1
 80069b2:	e7f2      	b.n	800699a <__libc_init_array+0x1e>
 80069b4:	08008c44 	.word	0x08008c44
 80069b8:	08008c44 	.word	0x08008c44
 80069bc:	08008c44 	.word	0x08008c44
 80069c0:	08008c48 	.word	0x08008c48

080069c4 <__retarget_lock_init_recursive>:
 80069c4:	4770      	bx	lr

080069c6 <__retarget_lock_acquire_recursive>:
 80069c6:	4770      	bx	lr

080069c8 <__retarget_lock_release_recursive>:
 80069c8:	4770      	bx	lr

080069ca <quorem>:
 80069ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ce:	6903      	ldr	r3, [r0, #16]
 80069d0:	690c      	ldr	r4, [r1, #16]
 80069d2:	42a3      	cmp	r3, r4
 80069d4:	4607      	mov	r7, r0
 80069d6:	db7e      	blt.n	8006ad6 <quorem+0x10c>
 80069d8:	3c01      	subs	r4, #1
 80069da:	f101 0814 	add.w	r8, r1, #20
 80069de:	00a3      	lsls	r3, r4, #2
 80069e0:	f100 0514 	add.w	r5, r0, #20
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ea:	9301      	str	r3, [sp, #4]
 80069ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069f4:	3301      	adds	r3, #1
 80069f6:	429a      	cmp	r2, r3
 80069f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a00:	d32e      	bcc.n	8006a60 <quorem+0x96>
 8006a02:	f04f 0a00 	mov.w	sl, #0
 8006a06:	46c4      	mov	ip, r8
 8006a08:	46ae      	mov	lr, r5
 8006a0a:	46d3      	mov	fp, sl
 8006a0c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a10:	b298      	uxth	r0, r3
 8006a12:	fb06 a000 	mla	r0, r6, r0, sl
 8006a16:	0c02      	lsrs	r2, r0, #16
 8006a18:	0c1b      	lsrs	r3, r3, #16
 8006a1a:	fb06 2303 	mla	r3, r6, r3, r2
 8006a1e:	f8de 2000 	ldr.w	r2, [lr]
 8006a22:	b280      	uxth	r0, r0
 8006a24:	b292      	uxth	r2, r2
 8006a26:	1a12      	subs	r2, r2, r0
 8006a28:	445a      	add	r2, fp
 8006a2a:	f8de 0000 	ldr.w	r0, [lr]
 8006a2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a38:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a3c:	b292      	uxth	r2, r2
 8006a3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a42:	45e1      	cmp	r9, ip
 8006a44:	f84e 2b04 	str.w	r2, [lr], #4
 8006a48:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a4c:	d2de      	bcs.n	8006a0c <quorem+0x42>
 8006a4e:	9b00      	ldr	r3, [sp, #0]
 8006a50:	58eb      	ldr	r3, [r5, r3]
 8006a52:	b92b      	cbnz	r3, 8006a60 <quorem+0x96>
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	3b04      	subs	r3, #4
 8006a58:	429d      	cmp	r5, r3
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	d32f      	bcc.n	8006abe <quorem+0xf4>
 8006a5e:	613c      	str	r4, [r7, #16]
 8006a60:	4638      	mov	r0, r7
 8006a62:	f001 f97f 	bl	8007d64 <__mcmp>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	db25      	blt.n	8006ab6 <quorem+0xec>
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a72:	f8d1 c000 	ldr.w	ip, [r1]
 8006a76:	fa1f fe82 	uxth.w	lr, r2
 8006a7a:	fa1f f38c 	uxth.w	r3, ip
 8006a7e:	eba3 030e 	sub.w	r3, r3, lr
 8006a82:	4403      	add	r3, r0
 8006a84:	0c12      	lsrs	r2, r2, #16
 8006a86:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a8a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a94:	45c1      	cmp	r9, r8
 8006a96:	f841 3b04 	str.w	r3, [r1], #4
 8006a9a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a9e:	d2e6      	bcs.n	8006a6e <quorem+0xa4>
 8006aa0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006aa4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006aa8:	b922      	cbnz	r2, 8006ab4 <quorem+0xea>
 8006aaa:	3b04      	subs	r3, #4
 8006aac:	429d      	cmp	r5, r3
 8006aae:	461a      	mov	r2, r3
 8006ab0:	d30b      	bcc.n	8006aca <quorem+0x100>
 8006ab2:	613c      	str	r4, [r7, #16]
 8006ab4:	3601      	adds	r6, #1
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	b003      	add	sp, #12
 8006aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006abe:	6812      	ldr	r2, [r2, #0]
 8006ac0:	3b04      	subs	r3, #4
 8006ac2:	2a00      	cmp	r2, #0
 8006ac4:	d1cb      	bne.n	8006a5e <quorem+0x94>
 8006ac6:	3c01      	subs	r4, #1
 8006ac8:	e7c6      	b.n	8006a58 <quorem+0x8e>
 8006aca:	6812      	ldr	r2, [r2, #0]
 8006acc:	3b04      	subs	r3, #4
 8006ace:	2a00      	cmp	r2, #0
 8006ad0:	d1ef      	bne.n	8006ab2 <quorem+0xe8>
 8006ad2:	3c01      	subs	r4, #1
 8006ad4:	e7ea      	b.n	8006aac <quorem+0xe2>
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	e7ee      	b.n	8006ab8 <quorem+0xee>
 8006ada:	0000      	movs	r0, r0
 8006adc:	0000      	movs	r0, r0
	...

08006ae0 <_dtoa_r>:
 8006ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae4:	69c7      	ldr	r7, [r0, #28]
 8006ae6:	b097      	sub	sp, #92	@ 0x5c
 8006ae8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006aec:	ec55 4b10 	vmov	r4, r5, d0
 8006af0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006af2:	9107      	str	r1, [sp, #28]
 8006af4:	4681      	mov	r9, r0
 8006af6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006af8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006afa:	b97f      	cbnz	r7, 8006b1c <_dtoa_r+0x3c>
 8006afc:	2010      	movs	r0, #16
 8006afe:	f000 fe09 	bl	8007714 <malloc>
 8006b02:	4602      	mov	r2, r0
 8006b04:	f8c9 001c 	str.w	r0, [r9, #28]
 8006b08:	b920      	cbnz	r0, 8006b14 <_dtoa_r+0x34>
 8006b0a:	4ba9      	ldr	r3, [pc, #676]	@ (8006db0 <_dtoa_r+0x2d0>)
 8006b0c:	21ef      	movs	r1, #239	@ 0xef
 8006b0e:	48a9      	ldr	r0, [pc, #676]	@ (8006db4 <_dtoa_r+0x2d4>)
 8006b10:	f001 fcc0 	bl	8008494 <__assert_func>
 8006b14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b18:	6007      	str	r7, [r0, #0]
 8006b1a:	60c7      	str	r7, [r0, #12]
 8006b1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b20:	6819      	ldr	r1, [r3, #0]
 8006b22:	b159      	cbz	r1, 8006b3c <_dtoa_r+0x5c>
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	604a      	str	r2, [r1, #4]
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4093      	lsls	r3, r2
 8006b2c:	608b      	str	r3, [r1, #8]
 8006b2e:	4648      	mov	r0, r9
 8006b30:	f000 fee6 	bl	8007900 <_Bfree>
 8006b34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	601a      	str	r2, [r3, #0]
 8006b3c:	1e2b      	subs	r3, r5, #0
 8006b3e:	bfb9      	ittee	lt
 8006b40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b44:	9305      	strlt	r3, [sp, #20]
 8006b46:	2300      	movge	r3, #0
 8006b48:	6033      	strge	r3, [r6, #0]
 8006b4a:	9f05      	ldr	r7, [sp, #20]
 8006b4c:	4b9a      	ldr	r3, [pc, #616]	@ (8006db8 <_dtoa_r+0x2d8>)
 8006b4e:	bfbc      	itt	lt
 8006b50:	2201      	movlt	r2, #1
 8006b52:	6032      	strlt	r2, [r6, #0]
 8006b54:	43bb      	bics	r3, r7
 8006b56:	d112      	bne.n	8006b7e <_dtoa_r+0x9e>
 8006b58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b5e:	6013      	str	r3, [r2, #0]
 8006b60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b64:	4323      	orrs	r3, r4
 8006b66:	f000 855a 	beq.w	800761e <_dtoa_r+0xb3e>
 8006b6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006dcc <_dtoa_r+0x2ec>
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 855c 	beq.w	800762e <_dtoa_r+0xb4e>
 8006b76:	f10a 0303 	add.w	r3, sl, #3
 8006b7a:	f000 bd56 	b.w	800762a <_dtoa_r+0xb4a>
 8006b7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006b82:	2200      	movs	r2, #0
 8006b84:	ec51 0b17 	vmov	r0, r1, d7
 8006b88:	2300      	movs	r3, #0
 8006b8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006b8e:	f7f9 ff9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b92:	4680      	mov	r8, r0
 8006b94:	b158      	cbz	r0, 8006bae <_dtoa_r+0xce>
 8006b96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b98:	2301      	movs	r3, #1
 8006b9a:	6013      	str	r3, [r2, #0]
 8006b9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b9e:	b113      	cbz	r3, 8006ba6 <_dtoa_r+0xc6>
 8006ba0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006ba2:	4b86      	ldr	r3, [pc, #536]	@ (8006dbc <_dtoa_r+0x2dc>)
 8006ba4:	6013      	str	r3, [r2, #0]
 8006ba6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006dd0 <_dtoa_r+0x2f0>
 8006baa:	f000 bd40 	b.w	800762e <_dtoa_r+0xb4e>
 8006bae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006bb2:	aa14      	add	r2, sp, #80	@ 0x50
 8006bb4:	a915      	add	r1, sp, #84	@ 0x54
 8006bb6:	4648      	mov	r0, r9
 8006bb8:	f001 f984 	bl	8007ec4 <__d2b>
 8006bbc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006bc0:	9002      	str	r0, [sp, #8]
 8006bc2:	2e00      	cmp	r6, #0
 8006bc4:	d078      	beq.n	8006cb8 <_dtoa_r+0x1d8>
 8006bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bc8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006bcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bd4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006bd8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bdc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006be0:	4619      	mov	r1, r3
 8006be2:	2200      	movs	r2, #0
 8006be4:	4b76      	ldr	r3, [pc, #472]	@ (8006dc0 <_dtoa_r+0x2e0>)
 8006be6:	f7f9 fb4f 	bl	8000288 <__aeabi_dsub>
 8006bea:	a36b      	add	r3, pc, #428	@ (adr r3, 8006d98 <_dtoa_r+0x2b8>)
 8006bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf0:	f7f9 fd02 	bl	80005f8 <__aeabi_dmul>
 8006bf4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006da0 <_dtoa_r+0x2c0>)
 8006bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfa:	f7f9 fb47 	bl	800028c <__adddf3>
 8006bfe:	4604      	mov	r4, r0
 8006c00:	4630      	mov	r0, r6
 8006c02:	460d      	mov	r5, r1
 8006c04:	f7f9 fc8e 	bl	8000524 <__aeabi_i2d>
 8006c08:	a367      	add	r3, pc, #412	@ (adr r3, 8006da8 <_dtoa_r+0x2c8>)
 8006c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0e:	f7f9 fcf3 	bl	80005f8 <__aeabi_dmul>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	4620      	mov	r0, r4
 8006c18:	4629      	mov	r1, r5
 8006c1a:	f7f9 fb37 	bl	800028c <__adddf3>
 8006c1e:	4604      	mov	r4, r0
 8006c20:	460d      	mov	r5, r1
 8006c22:	f7f9 ff99 	bl	8000b58 <__aeabi_d2iz>
 8006c26:	2200      	movs	r2, #0
 8006c28:	4607      	mov	r7, r0
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	f7f9 ff54 	bl	8000adc <__aeabi_dcmplt>
 8006c34:	b140      	cbz	r0, 8006c48 <_dtoa_r+0x168>
 8006c36:	4638      	mov	r0, r7
 8006c38:	f7f9 fc74 	bl	8000524 <__aeabi_i2d>
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	462b      	mov	r3, r5
 8006c40:	f7f9 ff42 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c44:	b900      	cbnz	r0, 8006c48 <_dtoa_r+0x168>
 8006c46:	3f01      	subs	r7, #1
 8006c48:	2f16      	cmp	r7, #22
 8006c4a:	d852      	bhi.n	8006cf2 <_dtoa_r+0x212>
 8006c4c:	4b5d      	ldr	r3, [pc, #372]	@ (8006dc4 <_dtoa_r+0x2e4>)
 8006c4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c5a:	f7f9 ff3f 	bl	8000adc <__aeabi_dcmplt>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	d049      	beq.n	8006cf6 <_dtoa_r+0x216>
 8006c62:	3f01      	subs	r7, #1
 8006c64:	2300      	movs	r3, #0
 8006c66:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c6a:	1b9b      	subs	r3, r3, r6
 8006c6c:	1e5a      	subs	r2, r3, #1
 8006c6e:	bf45      	ittet	mi
 8006c70:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c74:	9300      	strmi	r3, [sp, #0]
 8006c76:	2300      	movpl	r3, #0
 8006c78:	2300      	movmi	r3, #0
 8006c7a:	9206      	str	r2, [sp, #24]
 8006c7c:	bf54      	ite	pl
 8006c7e:	9300      	strpl	r3, [sp, #0]
 8006c80:	9306      	strmi	r3, [sp, #24]
 8006c82:	2f00      	cmp	r7, #0
 8006c84:	db39      	blt.n	8006cfa <_dtoa_r+0x21a>
 8006c86:	9b06      	ldr	r3, [sp, #24]
 8006c88:	970d      	str	r7, [sp, #52]	@ 0x34
 8006c8a:	443b      	add	r3, r7
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	2300      	movs	r3, #0
 8006c90:	9308      	str	r3, [sp, #32]
 8006c92:	9b07      	ldr	r3, [sp, #28]
 8006c94:	2b09      	cmp	r3, #9
 8006c96:	d863      	bhi.n	8006d60 <_dtoa_r+0x280>
 8006c98:	2b05      	cmp	r3, #5
 8006c9a:	bfc4      	itt	gt
 8006c9c:	3b04      	subgt	r3, #4
 8006c9e:	9307      	strgt	r3, [sp, #28]
 8006ca0:	9b07      	ldr	r3, [sp, #28]
 8006ca2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ca6:	bfcc      	ite	gt
 8006ca8:	2400      	movgt	r4, #0
 8006caa:	2401      	movle	r4, #1
 8006cac:	2b03      	cmp	r3, #3
 8006cae:	d863      	bhi.n	8006d78 <_dtoa_r+0x298>
 8006cb0:	e8df f003 	tbb	[pc, r3]
 8006cb4:	2b375452 	.word	0x2b375452
 8006cb8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006cbc:	441e      	add	r6, r3
 8006cbe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006cc2:	2b20      	cmp	r3, #32
 8006cc4:	bfc1      	itttt	gt
 8006cc6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006cca:	409f      	lslgt	r7, r3
 8006ccc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006cd0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cd4:	bfd6      	itet	le
 8006cd6:	f1c3 0320 	rsble	r3, r3, #32
 8006cda:	ea47 0003 	orrgt.w	r0, r7, r3
 8006cde:	fa04 f003 	lslle.w	r0, r4, r3
 8006ce2:	f7f9 fc0f 	bl	8000504 <__aeabi_ui2d>
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006cec:	3e01      	subs	r6, #1
 8006cee:	9212      	str	r2, [sp, #72]	@ 0x48
 8006cf0:	e776      	b.n	8006be0 <_dtoa_r+0x100>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e7b7      	b.n	8006c66 <_dtoa_r+0x186>
 8006cf6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006cf8:	e7b6      	b.n	8006c68 <_dtoa_r+0x188>
 8006cfa:	9b00      	ldr	r3, [sp, #0]
 8006cfc:	1bdb      	subs	r3, r3, r7
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	427b      	negs	r3, r7
 8006d02:	9308      	str	r3, [sp, #32]
 8006d04:	2300      	movs	r3, #0
 8006d06:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d08:	e7c3      	b.n	8006c92 <_dtoa_r+0x1b2>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d10:	eb07 0b03 	add.w	fp, r7, r3
 8006d14:	f10b 0301 	add.w	r3, fp, #1
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	9303      	str	r3, [sp, #12]
 8006d1c:	bfb8      	it	lt
 8006d1e:	2301      	movlt	r3, #1
 8006d20:	e006      	b.n	8006d30 <_dtoa_r+0x250>
 8006d22:	2301      	movs	r3, #1
 8006d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	dd28      	ble.n	8006d7e <_dtoa_r+0x29e>
 8006d2c:	469b      	mov	fp, r3
 8006d2e:	9303      	str	r3, [sp, #12]
 8006d30:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006d34:	2100      	movs	r1, #0
 8006d36:	2204      	movs	r2, #4
 8006d38:	f102 0514 	add.w	r5, r2, #20
 8006d3c:	429d      	cmp	r5, r3
 8006d3e:	d926      	bls.n	8006d8e <_dtoa_r+0x2ae>
 8006d40:	6041      	str	r1, [r0, #4]
 8006d42:	4648      	mov	r0, r9
 8006d44:	f000 fd9c 	bl	8007880 <_Balloc>
 8006d48:	4682      	mov	sl, r0
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	d142      	bne.n	8006dd4 <_dtoa_r+0x2f4>
 8006d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8006dc8 <_dtoa_r+0x2e8>)
 8006d50:	4602      	mov	r2, r0
 8006d52:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d56:	e6da      	b.n	8006b0e <_dtoa_r+0x2e>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	e7e3      	b.n	8006d24 <_dtoa_r+0x244>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	e7d5      	b.n	8006d0c <_dtoa_r+0x22c>
 8006d60:	2401      	movs	r4, #1
 8006d62:	2300      	movs	r3, #0
 8006d64:	9307      	str	r3, [sp, #28]
 8006d66:	9409      	str	r4, [sp, #36]	@ 0x24
 8006d68:	f04f 3bff 	mov.w	fp, #4294967295
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d72:	2312      	movs	r3, #18
 8006d74:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d76:	e7db      	b.n	8006d30 <_dtoa_r+0x250>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d7c:	e7f4      	b.n	8006d68 <_dtoa_r+0x288>
 8006d7e:	f04f 0b01 	mov.w	fp, #1
 8006d82:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d86:	465b      	mov	r3, fp
 8006d88:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006d8c:	e7d0      	b.n	8006d30 <_dtoa_r+0x250>
 8006d8e:	3101      	adds	r1, #1
 8006d90:	0052      	lsls	r2, r2, #1
 8006d92:	e7d1      	b.n	8006d38 <_dtoa_r+0x258>
 8006d94:	f3af 8000 	nop.w
 8006d98:	636f4361 	.word	0x636f4361
 8006d9c:	3fd287a7 	.word	0x3fd287a7
 8006da0:	8b60c8b3 	.word	0x8b60c8b3
 8006da4:	3fc68a28 	.word	0x3fc68a28
 8006da8:	509f79fb 	.word	0x509f79fb
 8006dac:	3fd34413 	.word	0x3fd34413
 8006db0:	08008909 	.word	0x08008909
 8006db4:	08008920 	.word	0x08008920
 8006db8:	7ff00000 	.word	0x7ff00000
 8006dbc:	080088d9 	.word	0x080088d9
 8006dc0:	3ff80000 	.word	0x3ff80000
 8006dc4:	08008a70 	.word	0x08008a70
 8006dc8:	08008978 	.word	0x08008978
 8006dcc:	08008905 	.word	0x08008905
 8006dd0:	080088d8 	.word	0x080088d8
 8006dd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006dd8:	6018      	str	r0, [r3, #0]
 8006dda:	9b03      	ldr	r3, [sp, #12]
 8006ddc:	2b0e      	cmp	r3, #14
 8006dde:	f200 80a1 	bhi.w	8006f24 <_dtoa_r+0x444>
 8006de2:	2c00      	cmp	r4, #0
 8006de4:	f000 809e 	beq.w	8006f24 <_dtoa_r+0x444>
 8006de8:	2f00      	cmp	r7, #0
 8006dea:	dd33      	ble.n	8006e54 <_dtoa_r+0x374>
 8006dec:	4b9c      	ldr	r3, [pc, #624]	@ (8007060 <_dtoa_r+0x580>)
 8006dee:	f007 020f 	and.w	r2, r7, #15
 8006df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006df6:	ed93 7b00 	vldr	d7, [r3]
 8006dfa:	05f8      	lsls	r0, r7, #23
 8006dfc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006e00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006e04:	d516      	bpl.n	8006e34 <_dtoa_r+0x354>
 8006e06:	4b97      	ldr	r3, [pc, #604]	@ (8007064 <_dtoa_r+0x584>)
 8006e08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e10:	f7f9 fd1c 	bl	800084c <__aeabi_ddiv>
 8006e14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e18:	f004 040f 	and.w	r4, r4, #15
 8006e1c:	2603      	movs	r6, #3
 8006e1e:	4d91      	ldr	r5, [pc, #580]	@ (8007064 <_dtoa_r+0x584>)
 8006e20:	b954      	cbnz	r4, 8006e38 <_dtoa_r+0x358>
 8006e22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e2a:	f7f9 fd0f 	bl	800084c <__aeabi_ddiv>
 8006e2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e32:	e028      	b.n	8006e86 <_dtoa_r+0x3a6>
 8006e34:	2602      	movs	r6, #2
 8006e36:	e7f2      	b.n	8006e1e <_dtoa_r+0x33e>
 8006e38:	07e1      	lsls	r1, r4, #31
 8006e3a:	d508      	bpl.n	8006e4e <_dtoa_r+0x36e>
 8006e3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e44:	f7f9 fbd8 	bl	80005f8 <__aeabi_dmul>
 8006e48:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	1064      	asrs	r4, r4, #1
 8006e50:	3508      	adds	r5, #8
 8006e52:	e7e5      	b.n	8006e20 <_dtoa_r+0x340>
 8006e54:	f000 80af 	beq.w	8006fb6 <_dtoa_r+0x4d6>
 8006e58:	427c      	negs	r4, r7
 8006e5a:	4b81      	ldr	r3, [pc, #516]	@ (8007060 <_dtoa_r+0x580>)
 8006e5c:	4d81      	ldr	r5, [pc, #516]	@ (8007064 <_dtoa_r+0x584>)
 8006e5e:	f004 020f 	and.w	r2, r4, #15
 8006e62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e6e:	f7f9 fbc3 	bl	80005f8 <__aeabi_dmul>
 8006e72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e76:	1124      	asrs	r4, r4, #4
 8006e78:	2300      	movs	r3, #0
 8006e7a:	2602      	movs	r6, #2
 8006e7c:	2c00      	cmp	r4, #0
 8006e7e:	f040 808f 	bne.w	8006fa0 <_dtoa_r+0x4c0>
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1d3      	bne.n	8006e2e <_dtoa_r+0x34e>
 8006e86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e88:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 8094 	beq.w	8006fba <_dtoa_r+0x4da>
 8006e92:	4b75      	ldr	r3, [pc, #468]	@ (8007068 <_dtoa_r+0x588>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	4620      	mov	r0, r4
 8006e98:	4629      	mov	r1, r5
 8006e9a:	f7f9 fe1f 	bl	8000adc <__aeabi_dcmplt>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	f000 808b 	beq.w	8006fba <_dtoa_r+0x4da>
 8006ea4:	9b03      	ldr	r3, [sp, #12]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 8087 	beq.w	8006fba <_dtoa_r+0x4da>
 8006eac:	f1bb 0f00 	cmp.w	fp, #0
 8006eb0:	dd34      	ble.n	8006f1c <_dtoa_r+0x43c>
 8006eb2:	4620      	mov	r0, r4
 8006eb4:	4b6d      	ldr	r3, [pc, #436]	@ (800706c <_dtoa_r+0x58c>)
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	4629      	mov	r1, r5
 8006eba:	f7f9 fb9d 	bl	80005f8 <__aeabi_dmul>
 8006ebe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ec2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006ec6:	3601      	adds	r6, #1
 8006ec8:	465c      	mov	r4, fp
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f7f9 fb2a 	bl	8000524 <__aeabi_i2d>
 8006ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ed4:	f7f9 fb90 	bl	80005f8 <__aeabi_dmul>
 8006ed8:	4b65      	ldr	r3, [pc, #404]	@ (8007070 <_dtoa_r+0x590>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	f7f9 f9d6 	bl	800028c <__adddf3>
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ee6:	2c00      	cmp	r4, #0
 8006ee8:	d16a      	bne.n	8006fc0 <_dtoa_r+0x4e0>
 8006eea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eee:	4b61      	ldr	r3, [pc, #388]	@ (8007074 <_dtoa_r+0x594>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f7f9 f9c9 	bl	8000288 <__aeabi_dsub>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006efe:	462a      	mov	r2, r5
 8006f00:	4633      	mov	r3, r6
 8006f02:	f7f9 fe09 	bl	8000b18 <__aeabi_dcmpgt>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	f040 8298 	bne.w	800743c <_dtoa_r+0x95c>
 8006f0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f10:	462a      	mov	r2, r5
 8006f12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f16:	f7f9 fde1 	bl	8000adc <__aeabi_dcmplt>
 8006f1a:	bb38      	cbnz	r0, 8006f6c <_dtoa_r+0x48c>
 8006f1c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006f20:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	f2c0 8157 	blt.w	80071da <_dtoa_r+0x6fa>
 8006f2c:	2f0e      	cmp	r7, #14
 8006f2e:	f300 8154 	bgt.w	80071da <_dtoa_r+0x6fa>
 8006f32:	4b4b      	ldr	r3, [pc, #300]	@ (8007060 <_dtoa_r+0x580>)
 8006f34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f38:	ed93 7b00 	vldr	d7, [r3]
 8006f3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	ed8d 7b00 	vstr	d7, [sp]
 8006f44:	f280 80e5 	bge.w	8007112 <_dtoa_r+0x632>
 8006f48:	9b03      	ldr	r3, [sp, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f300 80e1 	bgt.w	8007112 <_dtoa_r+0x632>
 8006f50:	d10c      	bne.n	8006f6c <_dtoa_r+0x48c>
 8006f52:	4b48      	ldr	r3, [pc, #288]	@ (8007074 <_dtoa_r+0x594>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	ec51 0b17 	vmov	r0, r1, d7
 8006f5a:	f7f9 fb4d 	bl	80005f8 <__aeabi_dmul>
 8006f5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f62:	f7f9 fdcf 	bl	8000b04 <__aeabi_dcmpge>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	f000 8266 	beq.w	8007438 <_dtoa_r+0x958>
 8006f6c:	2400      	movs	r4, #0
 8006f6e:	4625      	mov	r5, r4
 8006f70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f72:	4656      	mov	r6, sl
 8006f74:	ea6f 0803 	mvn.w	r8, r3
 8006f78:	2700      	movs	r7, #0
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	4648      	mov	r0, r9
 8006f7e:	f000 fcbf 	bl	8007900 <_Bfree>
 8006f82:	2d00      	cmp	r5, #0
 8006f84:	f000 80bd 	beq.w	8007102 <_dtoa_r+0x622>
 8006f88:	b12f      	cbz	r7, 8006f96 <_dtoa_r+0x4b6>
 8006f8a:	42af      	cmp	r7, r5
 8006f8c:	d003      	beq.n	8006f96 <_dtoa_r+0x4b6>
 8006f8e:	4639      	mov	r1, r7
 8006f90:	4648      	mov	r0, r9
 8006f92:	f000 fcb5 	bl	8007900 <_Bfree>
 8006f96:	4629      	mov	r1, r5
 8006f98:	4648      	mov	r0, r9
 8006f9a:	f000 fcb1 	bl	8007900 <_Bfree>
 8006f9e:	e0b0      	b.n	8007102 <_dtoa_r+0x622>
 8006fa0:	07e2      	lsls	r2, r4, #31
 8006fa2:	d505      	bpl.n	8006fb0 <_dtoa_r+0x4d0>
 8006fa4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fa8:	f7f9 fb26 	bl	80005f8 <__aeabi_dmul>
 8006fac:	3601      	adds	r6, #1
 8006fae:	2301      	movs	r3, #1
 8006fb0:	1064      	asrs	r4, r4, #1
 8006fb2:	3508      	adds	r5, #8
 8006fb4:	e762      	b.n	8006e7c <_dtoa_r+0x39c>
 8006fb6:	2602      	movs	r6, #2
 8006fb8:	e765      	b.n	8006e86 <_dtoa_r+0x3a6>
 8006fba:	9c03      	ldr	r4, [sp, #12]
 8006fbc:	46b8      	mov	r8, r7
 8006fbe:	e784      	b.n	8006eca <_dtoa_r+0x3ea>
 8006fc0:	4b27      	ldr	r3, [pc, #156]	@ (8007060 <_dtoa_r+0x580>)
 8006fc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fc4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fcc:	4454      	add	r4, sl
 8006fce:	2900      	cmp	r1, #0
 8006fd0:	d054      	beq.n	800707c <_dtoa_r+0x59c>
 8006fd2:	4929      	ldr	r1, [pc, #164]	@ (8007078 <_dtoa_r+0x598>)
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	f7f9 fc39 	bl	800084c <__aeabi_ddiv>
 8006fda:	4633      	mov	r3, r6
 8006fdc:	462a      	mov	r2, r5
 8006fde:	f7f9 f953 	bl	8000288 <__aeabi_dsub>
 8006fe2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006fe6:	4656      	mov	r6, sl
 8006fe8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fec:	f7f9 fdb4 	bl	8000b58 <__aeabi_d2iz>
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	f7f9 fa97 	bl	8000524 <__aeabi_i2d>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ffe:	f7f9 f943 	bl	8000288 <__aeabi_dsub>
 8007002:	3530      	adds	r5, #48	@ 0x30
 8007004:	4602      	mov	r2, r0
 8007006:	460b      	mov	r3, r1
 8007008:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800700c:	f806 5b01 	strb.w	r5, [r6], #1
 8007010:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007014:	f7f9 fd62 	bl	8000adc <__aeabi_dcmplt>
 8007018:	2800      	cmp	r0, #0
 800701a:	d172      	bne.n	8007102 <_dtoa_r+0x622>
 800701c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007020:	4911      	ldr	r1, [pc, #68]	@ (8007068 <_dtoa_r+0x588>)
 8007022:	2000      	movs	r0, #0
 8007024:	f7f9 f930 	bl	8000288 <__aeabi_dsub>
 8007028:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800702c:	f7f9 fd56 	bl	8000adc <__aeabi_dcmplt>
 8007030:	2800      	cmp	r0, #0
 8007032:	f040 80b4 	bne.w	800719e <_dtoa_r+0x6be>
 8007036:	42a6      	cmp	r6, r4
 8007038:	f43f af70 	beq.w	8006f1c <_dtoa_r+0x43c>
 800703c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007040:	4b0a      	ldr	r3, [pc, #40]	@ (800706c <_dtoa_r+0x58c>)
 8007042:	2200      	movs	r2, #0
 8007044:	f7f9 fad8 	bl	80005f8 <__aeabi_dmul>
 8007048:	4b08      	ldr	r3, [pc, #32]	@ (800706c <_dtoa_r+0x58c>)
 800704a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800704e:	2200      	movs	r2, #0
 8007050:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007054:	f7f9 fad0 	bl	80005f8 <__aeabi_dmul>
 8007058:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800705c:	e7c4      	b.n	8006fe8 <_dtoa_r+0x508>
 800705e:	bf00      	nop
 8007060:	08008a70 	.word	0x08008a70
 8007064:	08008a48 	.word	0x08008a48
 8007068:	3ff00000 	.word	0x3ff00000
 800706c:	40240000 	.word	0x40240000
 8007070:	401c0000 	.word	0x401c0000
 8007074:	40140000 	.word	0x40140000
 8007078:	3fe00000 	.word	0x3fe00000
 800707c:	4631      	mov	r1, r6
 800707e:	4628      	mov	r0, r5
 8007080:	f7f9 faba 	bl	80005f8 <__aeabi_dmul>
 8007084:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007088:	9413      	str	r4, [sp, #76]	@ 0x4c
 800708a:	4656      	mov	r6, sl
 800708c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007090:	f7f9 fd62 	bl	8000b58 <__aeabi_d2iz>
 8007094:	4605      	mov	r5, r0
 8007096:	f7f9 fa45 	bl	8000524 <__aeabi_i2d>
 800709a:	4602      	mov	r2, r0
 800709c:	460b      	mov	r3, r1
 800709e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070a2:	f7f9 f8f1 	bl	8000288 <__aeabi_dsub>
 80070a6:	3530      	adds	r5, #48	@ 0x30
 80070a8:	f806 5b01 	strb.w	r5, [r6], #1
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	42a6      	cmp	r6, r4
 80070b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070b6:	f04f 0200 	mov.w	r2, #0
 80070ba:	d124      	bne.n	8007106 <_dtoa_r+0x626>
 80070bc:	4baf      	ldr	r3, [pc, #700]	@ (800737c <_dtoa_r+0x89c>)
 80070be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80070c2:	f7f9 f8e3 	bl	800028c <__adddf3>
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ce:	f7f9 fd23 	bl	8000b18 <__aeabi_dcmpgt>
 80070d2:	2800      	cmp	r0, #0
 80070d4:	d163      	bne.n	800719e <_dtoa_r+0x6be>
 80070d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80070da:	49a8      	ldr	r1, [pc, #672]	@ (800737c <_dtoa_r+0x89c>)
 80070dc:	2000      	movs	r0, #0
 80070de:	f7f9 f8d3 	bl	8000288 <__aeabi_dsub>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ea:	f7f9 fcf7 	bl	8000adc <__aeabi_dcmplt>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	f43f af14 	beq.w	8006f1c <_dtoa_r+0x43c>
 80070f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80070f6:	1e73      	subs	r3, r6, #1
 80070f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070fe:	2b30      	cmp	r3, #48	@ 0x30
 8007100:	d0f8      	beq.n	80070f4 <_dtoa_r+0x614>
 8007102:	4647      	mov	r7, r8
 8007104:	e03b      	b.n	800717e <_dtoa_r+0x69e>
 8007106:	4b9e      	ldr	r3, [pc, #632]	@ (8007380 <_dtoa_r+0x8a0>)
 8007108:	f7f9 fa76 	bl	80005f8 <__aeabi_dmul>
 800710c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007110:	e7bc      	b.n	800708c <_dtoa_r+0x5ac>
 8007112:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007116:	4656      	mov	r6, sl
 8007118:	e9dd 2300 	ldrd	r2, r3, [sp]
 800711c:	4620      	mov	r0, r4
 800711e:	4629      	mov	r1, r5
 8007120:	f7f9 fb94 	bl	800084c <__aeabi_ddiv>
 8007124:	f7f9 fd18 	bl	8000b58 <__aeabi_d2iz>
 8007128:	4680      	mov	r8, r0
 800712a:	f7f9 f9fb 	bl	8000524 <__aeabi_i2d>
 800712e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007132:	f7f9 fa61 	bl	80005f8 <__aeabi_dmul>
 8007136:	4602      	mov	r2, r0
 8007138:	460b      	mov	r3, r1
 800713a:	4620      	mov	r0, r4
 800713c:	4629      	mov	r1, r5
 800713e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007142:	f7f9 f8a1 	bl	8000288 <__aeabi_dsub>
 8007146:	f806 4b01 	strb.w	r4, [r6], #1
 800714a:	9d03      	ldr	r5, [sp, #12]
 800714c:	eba6 040a 	sub.w	r4, r6, sl
 8007150:	42a5      	cmp	r5, r4
 8007152:	4602      	mov	r2, r0
 8007154:	460b      	mov	r3, r1
 8007156:	d133      	bne.n	80071c0 <_dtoa_r+0x6e0>
 8007158:	f7f9 f898 	bl	800028c <__adddf3>
 800715c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007160:	4604      	mov	r4, r0
 8007162:	460d      	mov	r5, r1
 8007164:	f7f9 fcd8 	bl	8000b18 <__aeabi_dcmpgt>
 8007168:	b9c0      	cbnz	r0, 800719c <_dtoa_r+0x6bc>
 800716a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800716e:	4620      	mov	r0, r4
 8007170:	4629      	mov	r1, r5
 8007172:	f7f9 fca9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007176:	b110      	cbz	r0, 800717e <_dtoa_r+0x69e>
 8007178:	f018 0f01 	tst.w	r8, #1
 800717c:	d10e      	bne.n	800719c <_dtoa_r+0x6bc>
 800717e:	9902      	ldr	r1, [sp, #8]
 8007180:	4648      	mov	r0, r9
 8007182:	f000 fbbd 	bl	8007900 <_Bfree>
 8007186:	2300      	movs	r3, #0
 8007188:	7033      	strb	r3, [r6, #0]
 800718a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800718c:	3701      	adds	r7, #1
 800718e:	601f      	str	r7, [r3, #0]
 8007190:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 824b 	beq.w	800762e <_dtoa_r+0xb4e>
 8007198:	601e      	str	r6, [r3, #0]
 800719a:	e248      	b.n	800762e <_dtoa_r+0xb4e>
 800719c:	46b8      	mov	r8, r7
 800719e:	4633      	mov	r3, r6
 80071a0:	461e      	mov	r6, r3
 80071a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071a6:	2a39      	cmp	r2, #57	@ 0x39
 80071a8:	d106      	bne.n	80071b8 <_dtoa_r+0x6d8>
 80071aa:	459a      	cmp	sl, r3
 80071ac:	d1f8      	bne.n	80071a0 <_dtoa_r+0x6c0>
 80071ae:	2230      	movs	r2, #48	@ 0x30
 80071b0:	f108 0801 	add.w	r8, r8, #1
 80071b4:	f88a 2000 	strb.w	r2, [sl]
 80071b8:	781a      	ldrb	r2, [r3, #0]
 80071ba:	3201      	adds	r2, #1
 80071bc:	701a      	strb	r2, [r3, #0]
 80071be:	e7a0      	b.n	8007102 <_dtoa_r+0x622>
 80071c0:	4b6f      	ldr	r3, [pc, #444]	@ (8007380 <_dtoa_r+0x8a0>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	f7f9 fa18 	bl	80005f8 <__aeabi_dmul>
 80071c8:	2200      	movs	r2, #0
 80071ca:	2300      	movs	r3, #0
 80071cc:	4604      	mov	r4, r0
 80071ce:	460d      	mov	r5, r1
 80071d0:	f7f9 fc7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d09f      	beq.n	8007118 <_dtoa_r+0x638>
 80071d8:	e7d1      	b.n	800717e <_dtoa_r+0x69e>
 80071da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071dc:	2a00      	cmp	r2, #0
 80071de:	f000 80ea 	beq.w	80073b6 <_dtoa_r+0x8d6>
 80071e2:	9a07      	ldr	r2, [sp, #28]
 80071e4:	2a01      	cmp	r2, #1
 80071e6:	f300 80cd 	bgt.w	8007384 <_dtoa_r+0x8a4>
 80071ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071ec:	2a00      	cmp	r2, #0
 80071ee:	f000 80c1 	beq.w	8007374 <_dtoa_r+0x894>
 80071f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80071f6:	9c08      	ldr	r4, [sp, #32]
 80071f8:	9e00      	ldr	r6, [sp, #0]
 80071fa:	9a00      	ldr	r2, [sp, #0]
 80071fc:	441a      	add	r2, r3
 80071fe:	9200      	str	r2, [sp, #0]
 8007200:	9a06      	ldr	r2, [sp, #24]
 8007202:	2101      	movs	r1, #1
 8007204:	441a      	add	r2, r3
 8007206:	4648      	mov	r0, r9
 8007208:	9206      	str	r2, [sp, #24]
 800720a:	f000 fc2d 	bl	8007a68 <__i2b>
 800720e:	4605      	mov	r5, r0
 8007210:	b166      	cbz	r6, 800722c <_dtoa_r+0x74c>
 8007212:	9b06      	ldr	r3, [sp, #24]
 8007214:	2b00      	cmp	r3, #0
 8007216:	dd09      	ble.n	800722c <_dtoa_r+0x74c>
 8007218:	42b3      	cmp	r3, r6
 800721a:	9a00      	ldr	r2, [sp, #0]
 800721c:	bfa8      	it	ge
 800721e:	4633      	movge	r3, r6
 8007220:	1ad2      	subs	r2, r2, r3
 8007222:	9200      	str	r2, [sp, #0]
 8007224:	9a06      	ldr	r2, [sp, #24]
 8007226:	1af6      	subs	r6, r6, r3
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	9306      	str	r3, [sp, #24]
 800722c:	9b08      	ldr	r3, [sp, #32]
 800722e:	b30b      	cbz	r3, 8007274 <_dtoa_r+0x794>
 8007230:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 80c6 	beq.w	80073c4 <_dtoa_r+0x8e4>
 8007238:	2c00      	cmp	r4, #0
 800723a:	f000 80c0 	beq.w	80073be <_dtoa_r+0x8de>
 800723e:	4629      	mov	r1, r5
 8007240:	4622      	mov	r2, r4
 8007242:	4648      	mov	r0, r9
 8007244:	f000 fcc8 	bl	8007bd8 <__pow5mult>
 8007248:	9a02      	ldr	r2, [sp, #8]
 800724a:	4601      	mov	r1, r0
 800724c:	4605      	mov	r5, r0
 800724e:	4648      	mov	r0, r9
 8007250:	f000 fc20 	bl	8007a94 <__multiply>
 8007254:	9902      	ldr	r1, [sp, #8]
 8007256:	4680      	mov	r8, r0
 8007258:	4648      	mov	r0, r9
 800725a:	f000 fb51 	bl	8007900 <_Bfree>
 800725e:	9b08      	ldr	r3, [sp, #32]
 8007260:	1b1b      	subs	r3, r3, r4
 8007262:	9308      	str	r3, [sp, #32]
 8007264:	f000 80b1 	beq.w	80073ca <_dtoa_r+0x8ea>
 8007268:	9a08      	ldr	r2, [sp, #32]
 800726a:	4641      	mov	r1, r8
 800726c:	4648      	mov	r0, r9
 800726e:	f000 fcb3 	bl	8007bd8 <__pow5mult>
 8007272:	9002      	str	r0, [sp, #8]
 8007274:	2101      	movs	r1, #1
 8007276:	4648      	mov	r0, r9
 8007278:	f000 fbf6 	bl	8007a68 <__i2b>
 800727c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800727e:	4604      	mov	r4, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 81d8 	beq.w	8007636 <_dtoa_r+0xb56>
 8007286:	461a      	mov	r2, r3
 8007288:	4601      	mov	r1, r0
 800728a:	4648      	mov	r0, r9
 800728c:	f000 fca4 	bl	8007bd8 <__pow5mult>
 8007290:	9b07      	ldr	r3, [sp, #28]
 8007292:	2b01      	cmp	r3, #1
 8007294:	4604      	mov	r4, r0
 8007296:	f300 809f 	bgt.w	80073d8 <_dtoa_r+0x8f8>
 800729a:	9b04      	ldr	r3, [sp, #16]
 800729c:	2b00      	cmp	r3, #0
 800729e:	f040 8097 	bne.w	80073d0 <_dtoa_r+0x8f0>
 80072a2:	9b05      	ldr	r3, [sp, #20]
 80072a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f040 8093 	bne.w	80073d4 <_dtoa_r+0x8f4>
 80072ae:	9b05      	ldr	r3, [sp, #20]
 80072b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072b4:	0d1b      	lsrs	r3, r3, #20
 80072b6:	051b      	lsls	r3, r3, #20
 80072b8:	b133      	cbz	r3, 80072c8 <_dtoa_r+0x7e8>
 80072ba:	9b00      	ldr	r3, [sp, #0]
 80072bc:	3301      	adds	r3, #1
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	9b06      	ldr	r3, [sp, #24]
 80072c2:	3301      	adds	r3, #1
 80072c4:	9306      	str	r3, [sp, #24]
 80072c6:	2301      	movs	r3, #1
 80072c8:	9308      	str	r3, [sp, #32]
 80072ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 81b8 	beq.w	8007642 <_dtoa_r+0xb62>
 80072d2:	6923      	ldr	r3, [r4, #16]
 80072d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072d8:	6918      	ldr	r0, [r3, #16]
 80072da:	f000 fb79 	bl	80079d0 <__hi0bits>
 80072de:	f1c0 0020 	rsb	r0, r0, #32
 80072e2:	9b06      	ldr	r3, [sp, #24]
 80072e4:	4418      	add	r0, r3
 80072e6:	f010 001f 	ands.w	r0, r0, #31
 80072ea:	f000 8082 	beq.w	80073f2 <_dtoa_r+0x912>
 80072ee:	f1c0 0320 	rsb	r3, r0, #32
 80072f2:	2b04      	cmp	r3, #4
 80072f4:	dd73      	ble.n	80073de <_dtoa_r+0x8fe>
 80072f6:	9b00      	ldr	r3, [sp, #0]
 80072f8:	f1c0 001c 	rsb	r0, r0, #28
 80072fc:	4403      	add	r3, r0
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	9b06      	ldr	r3, [sp, #24]
 8007302:	4403      	add	r3, r0
 8007304:	4406      	add	r6, r0
 8007306:	9306      	str	r3, [sp, #24]
 8007308:	9b00      	ldr	r3, [sp, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	dd05      	ble.n	800731a <_dtoa_r+0x83a>
 800730e:	9902      	ldr	r1, [sp, #8]
 8007310:	461a      	mov	r2, r3
 8007312:	4648      	mov	r0, r9
 8007314:	f000 fcba 	bl	8007c8c <__lshift>
 8007318:	9002      	str	r0, [sp, #8]
 800731a:	9b06      	ldr	r3, [sp, #24]
 800731c:	2b00      	cmp	r3, #0
 800731e:	dd05      	ble.n	800732c <_dtoa_r+0x84c>
 8007320:	4621      	mov	r1, r4
 8007322:	461a      	mov	r2, r3
 8007324:	4648      	mov	r0, r9
 8007326:	f000 fcb1 	bl	8007c8c <__lshift>
 800732a:	4604      	mov	r4, r0
 800732c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800732e:	2b00      	cmp	r3, #0
 8007330:	d061      	beq.n	80073f6 <_dtoa_r+0x916>
 8007332:	9802      	ldr	r0, [sp, #8]
 8007334:	4621      	mov	r1, r4
 8007336:	f000 fd15 	bl	8007d64 <__mcmp>
 800733a:	2800      	cmp	r0, #0
 800733c:	da5b      	bge.n	80073f6 <_dtoa_r+0x916>
 800733e:	2300      	movs	r3, #0
 8007340:	9902      	ldr	r1, [sp, #8]
 8007342:	220a      	movs	r2, #10
 8007344:	4648      	mov	r0, r9
 8007346:	f000 fafd 	bl	8007944 <__multadd>
 800734a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800734c:	9002      	str	r0, [sp, #8]
 800734e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 8177 	beq.w	8007646 <_dtoa_r+0xb66>
 8007358:	4629      	mov	r1, r5
 800735a:	2300      	movs	r3, #0
 800735c:	220a      	movs	r2, #10
 800735e:	4648      	mov	r0, r9
 8007360:	f000 faf0 	bl	8007944 <__multadd>
 8007364:	f1bb 0f00 	cmp.w	fp, #0
 8007368:	4605      	mov	r5, r0
 800736a:	dc6f      	bgt.n	800744c <_dtoa_r+0x96c>
 800736c:	9b07      	ldr	r3, [sp, #28]
 800736e:	2b02      	cmp	r3, #2
 8007370:	dc49      	bgt.n	8007406 <_dtoa_r+0x926>
 8007372:	e06b      	b.n	800744c <_dtoa_r+0x96c>
 8007374:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007376:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800737a:	e73c      	b.n	80071f6 <_dtoa_r+0x716>
 800737c:	3fe00000 	.word	0x3fe00000
 8007380:	40240000 	.word	0x40240000
 8007384:	9b03      	ldr	r3, [sp, #12]
 8007386:	1e5c      	subs	r4, r3, #1
 8007388:	9b08      	ldr	r3, [sp, #32]
 800738a:	42a3      	cmp	r3, r4
 800738c:	db09      	blt.n	80073a2 <_dtoa_r+0x8c2>
 800738e:	1b1c      	subs	r4, r3, r4
 8007390:	9b03      	ldr	r3, [sp, #12]
 8007392:	2b00      	cmp	r3, #0
 8007394:	f6bf af30 	bge.w	80071f8 <_dtoa_r+0x718>
 8007398:	9b00      	ldr	r3, [sp, #0]
 800739a:	9a03      	ldr	r2, [sp, #12]
 800739c:	1a9e      	subs	r6, r3, r2
 800739e:	2300      	movs	r3, #0
 80073a0:	e72b      	b.n	80071fa <_dtoa_r+0x71a>
 80073a2:	9b08      	ldr	r3, [sp, #32]
 80073a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073a6:	9408      	str	r4, [sp, #32]
 80073a8:	1ae3      	subs	r3, r4, r3
 80073aa:	441a      	add	r2, r3
 80073ac:	9e00      	ldr	r6, [sp, #0]
 80073ae:	9b03      	ldr	r3, [sp, #12]
 80073b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80073b2:	2400      	movs	r4, #0
 80073b4:	e721      	b.n	80071fa <_dtoa_r+0x71a>
 80073b6:	9c08      	ldr	r4, [sp, #32]
 80073b8:	9e00      	ldr	r6, [sp, #0]
 80073ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80073bc:	e728      	b.n	8007210 <_dtoa_r+0x730>
 80073be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80073c2:	e751      	b.n	8007268 <_dtoa_r+0x788>
 80073c4:	9a08      	ldr	r2, [sp, #32]
 80073c6:	9902      	ldr	r1, [sp, #8]
 80073c8:	e750      	b.n	800726c <_dtoa_r+0x78c>
 80073ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80073ce:	e751      	b.n	8007274 <_dtoa_r+0x794>
 80073d0:	2300      	movs	r3, #0
 80073d2:	e779      	b.n	80072c8 <_dtoa_r+0x7e8>
 80073d4:	9b04      	ldr	r3, [sp, #16]
 80073d6:	e777      	b.n	80072c8 <_dtoa_r+0x7e8>
 80073d8:	2300      	movs	r3, #0
 80073da:	9308      	str	r3, [sp, #32]
 80073dc:	e779      	b.n	80072d2 <_dtoa_r+0x7f2>
 80073de:	d093      	beq.n	8007308 <_dtoa_r+0x828>
 80073e0:	9a00      	ldr	r2, [sp, #0]
 80073e2:	331c      	adds	r3, #28
 80073e4:	441a      	add	r2, r3
 80073e6:	9200      	str	r2, [sp, #0]
 80073e8:	9a06      	ldr	r2, [sp, #24]
 80073ea:	441a      	add	r2, r3
 80073ec:	441e      	add	r6, r3
 80073ee:	9206      	str	r2, [sp, #24]
 80073f0:	e78a      	b.n	8007308 <_dtoa_r+0x828>
 80073f2:	4603      	mov	r3, r0
 80073f4:	e7f4      	b.n	80073e0 <_dtoa_r+0x900>
 80073f6:	9b03      	ldr	r3, [sp, #12]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	46b8      	mov	r8, r7
 80073fc:	dc20      	bgt.n	8007440 <_dtoa_r+0x960>
 80073fe:	469b      	mov	fp, r3
 8007400:	9b07      	ldr	r3, [sp, #28]
 8007402:	2b02      	cmp	r3, #2
 8007404:	dd1e      	ble.n	8007444 <_dtoa_r+0x964>
 8007406:	f1bb 0f00 	cmp.w	fp, #0
 800740a:	f47f adb1 	bne.w	8006f70 <_dtoa_r+0x490>
 800740e:	4621      	mov	r1, r4
 8007410:	465b      	mov	r3, fp
 8007412:	2205      	movs	r2, #5
 8007414:	4648      	mov	r0, r9
 8007416:	f000 fa95 	bl	8007944 <__multadd>
 800741a:	4601      	mov	r1, r0
 800741c:	4604      	mov	r4, r0
 800741e:	9802      	ldr	r0, [sp, #8]
 8007420:	f000 fca0 	bl	8007d64 <__mcmp>
 8007424:	2800      	cmp	r0, #0
 8007426:	f77f ada3 	ble.w	8006f70 <_dtoa_r+0x490>
 800742a:	4656      	mov	r6, sl
 800742c:	2331      	movs	r3, #49	@ 0x31
 800742e:	f806 3b01 	strb.w	r3, [r6], #1
 8007432:	f108 0801 	add.w	r8, r8, #1
 8007436:	e59f      	b.n	8006f78 <_dtoa_r+0x498>
 8007438:	9c03      	ldr	r4, [sp, #12]
 800743a:	46b8      	mov	r8, r7
 800743c:	4625      	mov	r5, r4
 800743e:	e7f4      	b.n	800742a <_dtoa_r+0x94a>
 8007440:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 8101 	beq.w	800764e <_dtoa_r+0xb6e>
 800744c:	2e00      	cmp	r6, #0
 800744e:	dd05      	ble.n	800745c <_dtoa_r+0x97c>
 8007450:	4629      	mov	r1, r5
 8007452:	4632      	mov	r2, r6
 8007454:	4648      	mov	r0, r9
 8007456:	f000 fc19 	bl	8007c8c <__lshift>
 800745a:	4605      	mov	r5, r0
 800745c:	9b08      	ldr	r3, [sp, #32]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d05c      	beq.n	800751c <_dtoa_r+0xa3c>
 8007462:	6869      	ldr	r1, [r5, #4]
 8007464:	4648      	mov	r0, r9
 8007466:	f000 fa0b 	bl	8007880 <_Balloc>
 800746a:	4606      	mov	r6, r0
 800746c:	b928      	cbnz	r0, 800747a <_dtoa_r+0x99a>
 800746e:	4b82      	ldr	r3, [pc, #520]	@ (8007678 <_dtoa_r+0xb98>)
 8007470:	4602      	mov	r2, r0
 8007472:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007476:	f7ff bb4a 	b.w	8006b0e <_dtoa_r+0x2e>
 800747a:	692a      	ldr	r2, [r5, #16]
 800747c:	3202      	adds	r2, #2
 800747e:	0092      	lsls	r2, r2, #2
 8007480:	f105 010c 	add.w	r1, r5, #12
 8007484:	300c      	adds	r0, #12
 8007486:	f000 fff7 	bl	8008478 <memcpy>
 800748a:	2201      	movs	r2, #1
 800748c:	4631      	mov	r1, r6
 800748e:	4648      	mov	r0, r9
 8007490:	f000 fbfc 	bl	8007c8c <__lshift>
 8007494:	f10a 0301 	add.w	r3, sl, #1
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	eb0a 030b 	add.w	r3, sl, fp
 800749e:	9308      	str	r3, [sp, #32]
 80074a0:	9b04      	ldr	r3, [sp, #16]
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	462f      	mov	r7, r5
 80074a8:	9306      	str	r3, [sp, #24]
 80074aa:	4605      	mov	r5, r0
 80074ac:	9b00      	ldr	r3, [sp, #0]
 80074ae:	9802      	ldr	r0, [sp, #8]
 80074b0:	4621      	mov	r1, r4
 80074b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80074b6:	f7ff fa88 	bl	80069ca <quorem>
 80074ba:	4603      	mov	r3, r0
 80074bc:	3330      	adds	r3, #48	@ 0x30
 80074be:	9003      	str	r0, [sp, #12]
 80074c0:	4639      	mov	r1, r7
 80074c2:	9802      	ldr	r0, [sp, #8]
 80074c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c6:	f000 fc4d 	bl	8007d64 <__mcmp>
 80074ca:	462a      	mov	r2, r5
 80074cc:	9004      	str	r0, [sp, #16]
 80074ce:	4621      	mov	r1, r4
 80074d0:	4648      	mov	r0, r9
 80074d2:	f000 fc63 	bl	8007d9c <__mdiff>
 80074d6:	68c2      	ldr	r2, [r0, #12]
 80074d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074da:	4606      	mov	r6, r0
 80074dc:	bb02      	cbnz	r2, 8007520 <_dtoa_r+0xa40>
 80074de:	4601      	mov	r1, r0
 80074e0:	9802      	ldr	r0, [sp, #8]
 80074e2:	f000 fc3f 	bl	8007d64 <__mcmp>
 80074e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e8:	4602      	mov	r2, r0
 80074ea:	4631      	mov	r1, r6
 80074ec:	4648      	mov	r0, r9
 80074ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80074f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f2:	f000 fa05 	bl	8007900 <_Bfree>
 80074f6:	9b07      	ldr	r3, [sp, #28]
 80074f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80074fa:	9e00      	ldr	r6, [sp, #0]
 80074fc:	ea42 0103 	orr.w	r1, r2, r3
 8007500:	9b06      	ldr	r3, [sp, #24]
 8007502:	4319      	orrs	r1, r3
 8007504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007506:	d10d      	bne.n	8007524 <_dtoa_r+0xa44>
 8007508:	2b39      	cmp	r3, #57	@ 0x39
 800750a:	d027      	beq.n	800755c <_dtoa_r+0xa7c>
 800750c:	9a04      	ldr	r2, [sp, #16]
 800750e:	2a00      	cmp	r2, #0
 8007510:	dd01      	ble.n	8007516 <_dtoa_r+0xa36>
 8007512:	9b03      	ldr	r3, [sp, #12]
 8007514:	3331      	adds	r3, #49	@ 0x31
 8007516:	f88b 3000 	strb.w	r3, [fp]
 800751a:	e52e      	b.n	8006f7a <_dtoa_r+0x49a>
 800751c:	4628      	mov	r0, r5
 800751e:	e7b9      	b.n	8007494 <_dtoa_r+0x9b4>
 8007520:	2201      	movs	r2, #1
 8007522:	e7e2      	b.n	80074ea <_dtoa_r+0xa0a>
 8007524:	9904      	ldr	r1, [sp, #16]
 8007526:	2900      	cmp	r1, #0
 8007528:	db04      	blt.n	8007534 <_dtoa_r+0xa54>
 800752a:	9807      	ldr	r0, [sp, #28]
 800752c:	4301      	orrs	r1, r0
 800752e:	9806      	ldr	r0, [sp, #24]
 8007530:	4301      	orrs	r1, r0
 8007532:	d120      	bne.n	8007576 <_dtoa_r+0xa96>
 8007534:	2a00      	cmp	r2, #0
 8007536:	ddee      	ble.n	8007516 <_dtoa_r+0xa36>
 8007538:	9902      	ldr	r1, [sp, #8]
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	2201      	movs	r2, #1
 800753e:	4648      	mov	r0, r9
 8007540:	f000 fba4 	bl	8007c8c <__lshift>
 8007544:	4621      	mov	r1, r4
 8007546:	9002      	str	r0, [sp, #8]
 8007548:	f000 fc0c 	bl	8007d64 <__mcmp>
 800754c:	2800      	cmp	r0, #0
 800754e:	9b00      	ldr	r3, [sp, #0]
 8007550:	dc02      	bgt.n	8007558 <_dtoa_r+0xa78>
 8007552:	d1e0      	bne.n	8007516 <_dtoa_r+0xa36>
 8007554:	07da      	lsls	r2, r3, #31
 8007556:	d5de      	bpl.n	8007516 <_dtoa_r+0xa36>
 8007558:	2b39      	cmp	r3, #57	@ 0x39
 800755a:	d1da      	bne.n	8007512 <_dtoa_r+0xa32>
 800755c:	2339      	movs	r3, #57	@ 0x39
 800755e:	f88b 3000 	strb.w	r3, [fp]
 8007562:	4633      	mov	r3, r6
 8007564:	461e      	mov	r6, r3
 8007566:	3b01      	subs	r3, #1
 8007568:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800756c:	2a39      	cmp	r2, #57	@ 0x39
 800756e:	d04e      	beq.n	800760e <_dtoa_r+0xb2e>
 8007570:	3201      	adds	r2, #1
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	e501      	b.n	8006f7a <_dtoa_r+0x49a>
 8007576:	2a00      	cmp	r2, #0
 8007578:	dd03      	ble.n	8007582 <_dtoa_r+0xaa2>
 800757a:	2b39      	cmp	r3, #57	@ 0x39
 800757c:	d0ee      	beq.n	800755c <_dtoa_r+0xa7c>
 800757e:	3301      	adds	r3, #1
 8007580:	e7c9      	b.n	8007516 <_dtoa_r+0xa36>
 8007582:	9a00      	ldr	r2, [sp, #0]
 8007584:	9908      	ldr	r1, [sp, #32]
 8007586:	f802 3c01 	strb.w	r3, [r2, #-1]
 800758a:	428a      	cmp	r2, r1
 800758c:	d028      	beq.n	80075e0 <_dtoa_r+0xb00>
 800758e:	9902      	ldr	r1, [sp, #8]
 8007590:	2300      	movs	r3, #0
 8007592:	220a      	movs	r2, #10
 8007594:	4648      	mov	r0, r9
 8007596:	f000 f9d5 	bl	8007944 <__multadd>
 800759a:	42af      	cmp	r7, r5
 800759c:	9002      	str	r0, [sp, #8]
 800759e:	f04f 0300 	mov.w	r3, #0
 80075a2:	f04f 020a 	mov.w	r2, #10
 80075a6:	4639      	mov	r1, r7
 80075a8:	4648      	mov	r0, r9
 80075aa:	d107      	bne.n	80075bc <_dtoa_r+0xadc>
 80075ac:	f000 f9ca 	bl	8007944 <__multadd>
 80075b0:	4607      	mov	r7, r0
 80075b2:	4605      	mov	r5, r0
 80075b4:	9b00      	ldr	r3, [sp, #0]
 80075b6:	3301      	adds	r3, #1
 80075b8:	9300      	str	r3, [sp, #0]
 80075ba:	e777      	b.n	80074ac <_dtoa_r+0x9cc>
 80075bc:	f000 f9c2 	bl	8007944 <__multadd>
 80075c0:	4629      	mov	r1, r5
 80075c2:	4607      	mov	r7, r0
 80075c4:	2300      	movs	r3, #0
 80075c6:	220a      	movs	r2, #10
 80075c8:	4648      	mov	r0, r9
 80075ca:	f000 f9bb 	bl	8007944 <__multadd>
 80075ce:	4605      	mov	r5, r0
 80075d0:	e7f0      	b.n	80075b4 <_dtoa_r+0xad4>
 80075d2:	f1bb 0f00 	cmp.w	fp, #0
 80075d6:	bfcc      	ite	gt
 80075d8:	465e      	movgt	r6, fp
 80075da:	2601      	movle	r6, #1
 80075dc:	4456      	add	r6, sl
 80075de:	2700      	movs	r7, #0
 80075e0:	9902      	ldr	r1, [sp, #8]
 80075e2:	9300      	str	r3, [sp, #0]
 80075e4:	2201      	movs	r2, #1
 80075e6:	4648      	mov	r0, r9
 80075e8:	f000 fb50 	bl	8007c8c <__lshift>
 80075ec:	4621      	mov	r1, r4
 80075ee:	9002      	str	r0, [sp, #8]
 80075f0:	f000 fbb8 	bl	8007d64 <__mcmp>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	dcb4      	bgt.n	8007562 <_dtoa_r+0xa82>
 80075f8:	d102      	bne.n	8007600 <_dtoa_r+0xb20>
 80075fa:	9b00      	ldr	r3, [sp, #0]
 80075fc:	07db      	lsls	r3, r3, #31
 80075fe:	d4b0      	bmi.n	8007562 <_dtoa_r+0xa82>
 8007600:	4633      	mov	r3, r6
 8007602:	461e      	mov	r6, r3
 8007604:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007608:	2a30      	cmp	r2, #48	@ 0x30
 800760a:	d0fa      	beq.n	8007602 <_dtoa_r+0xb22>
 800760c:	e4b5      	b.n	8006f7a <_dtoa_r+0x49a>
 800760e:	459a      	cmp	sl, r3
 8007610:	d1a8      	bne.n	8007564 <_dtoa_r+0xa84>
 8007612:	2331      	movs	r3, #49	@ 0x31
 8007614:	f108 0801 	add.w	r8, r8, #1
 8007618:	f88a 3000 	strb.w	r3, [sl]
 800761c:	e4ad      	b.n	8006f7a <_dtoa_r+0x49a>
 800761e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007620:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800767c <_dtoa_r+0xb9c>
 8007624:	b11b      	cbz	r3, 800762e <_dtoa_r+0xb4e>
 8007626:	f10a 0308 	add.w	r3, sl, #8
 800762a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800762c:	6013      	str	r3, [r2, #0]
 800762e:	4650      	mov	r0, sl
 8007630:	b017      	add	sp, #92	@ 0x5c
 8007632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007636:	9b07      	ldr	r3, [sp, #28]
 8007638:	2b01      	cmp	r3, #1
 800763a:	f77f ae2e 	ble.w	800729a <_dtoa_r+0x7ba>
 800763e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007640:	9308      	str	r3, [sp, #32]
 8007642:	2001      	movs	r0, #1
 8007644:	e64d      	b.n	80072e2 <_dtoa_r+0x802>
 8007646:	f1bb 0f00 	cmp.w	fp, #0
 800764a:	f77f aed9 	ble.w	8007400 <_dtoa_r+0x920>
 800764e:	4656      	mov	r6, sl
 8007650:	9802      	ldr	r0, [sp, #8]
 8007652:	4621      	mov	r1, r4
 8007654:	f7ff f9b9 	bl	80069ca <quorem>
 8007658:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800765c:	f806 3b01 	strb.w	r3, [r6], #1
 8007660:	eba6 020a 	sub.w	r2, r6, sl
 8007664:	4593      	cmp	fp, r2
 8007666:	ddb4      	ble.n	80075d2 <_dtoa_r+0xaf2>
 8007668:	9902      	ldr	r1, [sp, #8]
 800766a:	2300      	movs	r3, #0
 800766c:	220a      	movs	r2, #10
 800766e:	4648      	mov	r0, r9
 8007670:	f000 f968 	bl	8007944 <__multadd>
 8007674:	9002      	str	r0, [sp, #8]
 8007676:	e7eb      	b.n	8007650 <_dtoa_r+0xb70>
 8007678:	08008978 	.word	0x08008978
 800767c:	080088fc 	.word	0x080088fc

08007680 <_free_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4605      	mov	r5, r0
 8007684:	2900      	cmp	r1, #0
 8007686:	d041      	beq.n	800770c <_free_r+0x8c>
 8007688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800768c:	1f0c      	subs	r4, r1, #4
 800768e:	2b00      	cmp	r3, #0
 8007690:	bfb8      	it	lt
 8007692:	18e4      	addlt	r4, r4, r3
 8007694:	f000 f8e8 	bl	8007868 <__malloc_lock>
 8007698:	4a1d      	ldr	r2, [pc, #116]	@ (8007710 <_free_r+0x90>)
 800769a:	6813      	ldr	r3, [r2, #0]
 800769c:	b933      	cbnz	r3, 80076ac <_free_r+0x2c>
 800769e:	6063      	str	r3, [r4, #4]
 80076a0:	6014      	str	r4, [r2, #0]
 80076a2:	4628      	mov	r0, r5
 80076a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a8:	f000 b8e4 	b.w	8007874 <__malloc_unlock>
 80076ac:	42a3      	cmp	r3, r4
 80076ae:	d908      	bls.n	80076c2 <_free_r+0x42>
 80076b0:	6820      	ldr	r0, [r4, #0]
 80076b2:	1821      	adds	r1, r4, r0
 80076b4:	428b      	cmp	r3, r1
 80076b6:	bf01      	itttt	eq
 80076b8:	6819      	ldreq	r1, [r3, #0]
 80076ba:	685b      	ldreq	r3, [r3, #4]
 80076bc:	1809      	addeq	r1, r1, r0
 80076be:	6021      	streq	r1, [r4, #0]
 80076c0:	e7ed      	b.n	800769e <_free_r+0x1e>
 80076c2:	461a      	mov	r2, r3
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	b10b      	cbz	r3, 80076cc <_free_r+0x4c>
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	d9fa      	bls.n	80076c2 <_free_r+0x42>
 80076cc:	6811      	ldr	r1, [r2, #0]
 80076ce:	1850      	adds	r0, r2, r1
 80076d0:	42a0      	cmp	r0, r4
 80076d2:	d10b      	bne.n	80076ec <_free_r+0x6c>
 80076d4:	6820      	ldr	r0, [r4, #0]
 80076d6:	4401      	add	r1, r0
 80076d8:	1850      	adds	r0, r2, r1
 80076da:	4283      	cmp	r3, r0
 80076dc:	6011      	str	r1, [r2, #0]
 80076de:	d1e0      	bne.n	80076a2 <_free_r+0x22>
 80076e0:	6818      	ldr	r0, [r3, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	6053      	str	r3, [r2, #4]
 80076e6:	4408      	add	r0, r1
 80076e8:	6010      	str	r0, [r2, #0]
 80076ea:	e7da      	b.n	80076a2 <_free_r+0x22>
 80076ec:	d902      	bls.n	80076f4 <_free_r+0x74>
 80076ee:	230c      	movs	r3, #12
 80076f0:	602b      	str	r3, [r5, #0]
 80076f2:	e7d6      	b.n	80076a2 <_free_r+0x22>
 80076f4:	6820      	ldr	r0, [r4, #0]
 80076f6:	1821      	adds	r1, r4, r0
 80076f8:	428b      	cmp	r3, r1
 80076fa:	bf04      	itt	eq
 80076fc:	6819      	ldreq	r1, [r3, #0]
 80076fe:	685b      	ldreq	r3, [r3, #4]
 8007700:	6063      	str	r3, [r4, #4]
 8007702:	bf04      	itt	eq
 8007704:	1809      	addeq	r1, r1, r0
 8007706:	6021      	streq	r1, [r4, #0]
 8007708:	6054      	str	r4, [r2, #4]
 800770a:	e7ca      	b.n	80076a2 <_free_r+0x22>
 800770c:	bd38      	pop	{r3, r4, r5, pc}
 800770e:	bf00      	nop
 8007710:	20000438 	.word	0x20000438

08007714 <malloc>:
 8007714:	4b02      	ldr	r3, [pc, #8]	@ (8007720 <malloc+0xc>)
 8007716:	4601      	mov	r1, r0
 8007718:	6818      	ldr	r0, [r3, #0]
 800771a:	f000 b825 	b.w	8007768 <_malloc_r>
 800771e:	bf00      	nop
 8007720:	20000028 	.word	0x20000028

08007724 <sbrk_aligned>:
 8007724:	b570      	push	{r4, r5, r6, lr}
 8007726:	4e0f      	ldr	r6, [pc, #60]	@ (8007764 <sbrk_aligned+0x40>)
 8007728:	460c      	mov	r4, r1
 800772a:	6831      	ldr	r1, [r6, #0]
 800772c:	4605      	mov	r5, r0
 800772e:	b911      	cbnz	r1, 8007736 <sbrk_aligned+0x12>
 8007730:	f000 fe92 	bl	8008458 <_sbrk_r>
 8007734:	6030      	str	r0, [r6, #0]
 8007736:	4621      	mov	r1, r4
 8007738:	4628      	mov	r0, r5
 800773a:	f000 fe8d 	bl	8008458 <_sbrk_r>
 800773e:	1c43      	adds	r3, r0, #1
 8007740:	d103      	bne.n	800774a <sbrk_aligned+0x26>
 8007742:	f04f 34ff 	mov.w	r4, #4294967295
 8007746:	4620      	mov	r0, r4
 8007748:	bd70      	pop	{r4, r5, r6, pc}
 800774a:	1cc4      	adds	r4, r0, #3
 800774c:	f024 0403 	bic.w	r4, r4, #3
 8007750:	42a0      	cmp	r0, r4
 8007752:	d0f8      	beq.n	8007746 <sbrk_aligned+0x22>
 8007754:	1a21      	subs	r1, r4, r0
 8007756:	4628      	mov	r0, r5
 8007758:	f000 fe7e 	bl	8008458 <_sbrk_r>
 800775c:	3001      	adds	r0, #1
 800775e:	d1f2      	bne.n	8007746 <sbrk_aligned+0x22>
 8007760:	e7ef      	b.n	8007742 <sbrk_aligned+0x1e>
 8007762:	bf00      	nop
 8007764:	20000434 	.word	0x20000434

08007768 <_malloc_r>:
 8007768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800776c:	1ccd      	adds	r5, r1, #3
 800776e:	f025 0503 	bic.w	r5, r5, #3
 8007772:	3508      	adds	r5, #8
 8007774:	2d0c      	cmp	r5, #12
 8007776:	bf38      	it	cc
 8007778:	250c      	movcc	r5, #12
 800777a:	2d00      	cmp	r5, #0
 800777c:	4606      	mov	r6, r0
 800777e:	db01      	blt.n	8007784 <_malloc_r+0x1c>
 8007780:	42a9      	cmp	r1, r5
 8007782:	d904      	bls.n	800778e <_malloc_r+0x26>
 8007784:	230c      	movs	r3, #12
 8007786:	6033      	str	r3, [r6, #0]
 8007788:	2000      	movs	r0, #0
 800778a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800778e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007864 <_malloc_r+0xfc>
 8007792:	f000 f869 	bl	8007868 <__malloc_lock>
 8007796:	f8d8 3000 	ldr.w	r3, [r8]
 800779a:	461c      	mov	r4, r3
 800779c:	bb44      	cbnz	r4, 80077f0 <_malloc_r+0x88>
 800779e:	4629      	mov	r1, r5
 80077a0:	4630      	mov	r0, r6
 80077a2:	f7ff ffbf 	bl	8007724 <sbrk_aligned>
 80077a6:	1c43      	adds	r3, r0, #1
 80077a8:	4604      	mov	r4, r0
 80077aa:	d158      	bne.n	800785e <_malloc_r+0xf6>
 80077ac:	f8d8 4000 	ldr.w	r4, [r8]
 80077b0:	4627      	mov	r7, r4
 80077b2:	2f00      	cmp	r7, #0
 80077b4:	d143      	bne.n	800783e <_malloc_r+0xd6>
 80077b6:	2c00      	cmp	r4, #0
 80077b8:	d04b      	beq.n	8007852 <_malloc_r+0xea>
 80077ba:	6823      	ldr	r3, [r4, #0]
 80077bc:	4639      	mov	r1, r7
 80077be:	4630      	mov	r0, r6
 80077c0:	eb04 0903 	add.w	r9, r4, r3
 80077c4:	f000 fe48 	bl	8008458 <_sbrk_r>
 80077c8:	4581      	cmp	r9, r0
 80077ca:	d142      	bne.n	8007852 <_malloc_r+0xea>
 80077cc:	6821      	ldr	r1, [r4, #0]
 80077ce:	1a6d      	subs	r5, r5, r1
 80077d0:	4629      	mov	r1, r5
 80077d2:	4630      	mov	r0, r6
 80077d4:	f7ff ffa6 	bl	8007724 <sbrk_aligned>
 80077d8:	3001      	adds	r0, #1
 80077da:	d03a      	beq.n	8007852 <_malloc_r+0xea>
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	442b      	add	r3, r5
 80077e0:	6023      	str	r3, [r4, #0]
 80077e2:	f8d8 3000 	ldr.w	r3, [r8]
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	bb62      	cbnz	r2, 8007844 <_malloc_r+0xdc>
 80077ea:	f8c8 7000 	str.w	r7, [r8]
 80077ee:	e00f      	b.n	8007810 <_malloc_r+0xa8>
 80077f0:	6822      	ldr	r2, [r4, #0]
 80077f2:	1b52      	subs	r2, r2, r5
 80077f4:	d420      	bmi.n	8007838 <_malloc_r+0xd0>
 80077f6:	2a0b      	cmp	r2, #11
 80077f8:	d917      	bls.n	800782a <_malloc_r+0xc2>
 80077fa:	1961      	adds	r1, r4, r5
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	6025      	str	r5, [r4, #0]
 8007800:	bf18      	it	ne
 8007802:	6059      	strne	r1, [r3, #4]
 8007804:	6863      	ldr	r3, [r4, #4]
 8007806:	bf08      	it	eq
 8007808:	f8c8 1000 	streq.w	r1, [r8]
 800780c:	5162      	str	r2, [r4, r5]
 800780e:	604b      	str	r3, [r1, #4]
 8007810:	4630      	mov	r0, r6
 8007812:	f000 f82f 	bl	8007874 <__malloc_unlock>
 8007816:	f104 000b 	add.w	r0, r4, #11
 800781a:	1d23      	adds	r3, r4, #4
 800781c:	f020 0007 	bic.w	r0, r0, #7
 8007820:	1ac2      	subs	r2, r0, r3
 8007822:	bf1c      	itt	ne
 8007824:	1a1b      	subne	r3, r3, r0
 8007826:	50a3      	strne	r3, [r4, r2]
 8007828:	e7af      	b.n	800778a <_malloc_r+0x22>
 800782a:	6862      	ldr	r2, [r4, #4]
 800782c:	42a3      	cmp	r3, r4
 800782e:	bf0c      	ite	eq
 8007830:	f8c8 2000 	streq.w	r2, [r8]
 8007834:	605a      	strne	r2, [r3, #4]
 8007836:	e7eb      	b.n	8007810 <_malloc_r+0xa8>
 8007838:	4623      	mov	r3, r4
 800783a:	6864      	ldr	r4, [r4, #4]
 800783c:	e7ae      	b.n	800779c <_malloc_r+0x34>
 800783e:	463c      	mov	r4, r7
 8007840:	687f      	ldr	r7, [r7, #4]
 8007842:	e7b6      	b.n	80077b2 <_malloc_r+0x4a>
 8007844:	461a      	mov	r2, r3
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	42a3      	cmp	r3, r4
 800784a:	d1fb      	bne.n	8007844 <_malloc_r+0xdc>
 800784c:	2300      	movs	r3, #0
 800784e:	6053      	str	r3, [r2, #4]
 8007850:	e7de      	b.n	8007810 <_malloc_r+0xa8>
 8007852:	230c      	movs	r3, #12
 8007854:	6033      	str	r3, [r6, #0]
 8007856:	4630      	mov	r0, r6
 8007858:	f000 f80c 	bl	8007874 <__malloc_unlock>
 800785c:	e794      	b.n	8007788 <_malloc_r+0x20>
 800785e:	6005      	str	r5, [r0, #0]
 8007860:	e7d6      	b.n	8007810 <_malloc_r+0xa8>
 8007862:	bf00      	nop
 8007864:	20000438 	.word	0x20000438

08007868 <__malloc_lock>:
 8007868:	4801      	ldr	r0, [pc, #4]	@ (8007870 <__malloc_lock+0x8>)
 800786a:	f7ff b8ac 	b.w	80069c6 <__retarget_lock_acquire_recursive>
 800786e:	bf00      	nop
 8007870:	20000430 	.word	0x20000430

08007874 <__malloc_unlock>:
 8007874:	4801      	ldr	r0, [pc, #4]	@ (800787c <__malloc_unlock+0x8>)
 8007876:	f7ff b8a7 	b.w	80069c8 <__retarget_lock_release_recursive>
 800787a:	bf00      	nop
 800787c:	20000430 	.word	0x20000430

08007880 <_Balloc>:
 8007880:	b570      	push	{r4, r5, r6, lr}
 8007882:	69c6      	ldr	r6, [r0, #28]
 8007884:	4604      	mov	r4, r0
 8007886:	460d      	mov	r5, r1
 8007888:	b976      	cbnz	r6, 80078a8 <_Balloc+0x28>
 800788a:	2010      	movs	r0, #16
 800788c:	f7ff ff42 	bl	8007714 <malloc>
 8007890:	4602      	mov	r2, r0
 8007892:	61e0      	str	r0, [r4, #28]
 8007894:	b920      	cbnz	r0, 80078a0 <_Balloc+0x20>
 8007896:	4b18      	ldr	r3, [pc, #96]	@ (80078f8 <_Balloc+0x78>)
 8007898:	4818      	ldr	r0, [pc, #96]	@ (80078fc <_Balloc+0x7c>)
 800789a:	216b      	movs	r1, #107	@ 0x6b
 800789c:	f000 fdfa 	bl	8008494 <__assert_func>
 80078a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078a4:	6006      	str	r6, [r0, #0]
 80078a6:	60c6      	str	r6, [r0, #12]
 80078a8:	69e6      	ldr	r6, [r4, #28]
 80078aa:	68f3      	ldr	r3, [r6, #12]
 80078ac:	b183      	cbz	r3, 80078d0 <_Balloc+0x50>
 80078ae:	69e3      	ldr	r3, [r4, #28]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078b6:	b9b8      	cbnz	r0, 80078e8 <_Balloc+0x68>
 80078b8:	2101      	movs	r1, #1
 80078ba:	fa01 f605 	lsl.w	r6, r1, r5
 80078be:	1d72      	adds	r2, r6, #5
 80078c0:	0092      	lsls	r2, r2, #2
 80078c2:	4620      	mov	r0, r4
 80078c4:	f000 fe04 	bl	80084d0 <_calloc_r>
 80078c8:	b160      	cbz	r0, 80078e4 <_Balloc+0x64>
 80078ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078ce:	e00e      	b.n	80078ee <_Balloc+0x6e>
 80078d0:	2221      	movs	r2, #33	@ 0x21
 80078d2:	2104      	movs	r1, #4
 80078d4:	4620      	mov	r0, r4
 80078d6:	f000 fdfb 	bl	80084d0 <_calloc_r>
 80078da:	69e3      	ldr	r3, [r4, #28]
 80078dc:	60f0      	str	r0, [r6, #12]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d1e4      	bne.n	80078ae <_Balloc+0x2e>
 80078e4:	2000      	movs	r0, #0
 80078e6:	bd70      	pop	{r4, r5, r6, pc}
 80078e8:	6802      	ldr	r2, [r0, #0]
 80078ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078ee:	2300      	movs	r3, #0
 80078f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078f4:	e7f7      	b.n	80078e6 <_Balloc+0x66>
 80078f6:	bf00      	nop
 80078f8:	08008909 	.word	0x08008909
 80078fc:	08008989 	.word	0x08008989

08007900 <_Bfree>:
 8007900:	b570      	push	{r4, r5, r6, lr}
 8007902:	69c6      	ldr	r6, [r0, #28]
 8007904:	4605      	mov	r5, r0
 8007906:	460c      	mov	r4, r1
 8007908:	b976      	cbnz	r6, 8007928 <_Bfree+0x28>
 800790a:	2010      	movs	r0, #16
 800790c:	f7ff ff02 	bl	8007714 <malloc>
 8007910:	4602      	mov	r2, r0
 8007912:	61e8      	str	r0, [r5, #28]
 8007914:	b920      	cbnz	r0, 8007920 <_Bfree+0x20>
 8007916:	4b09      	ldr	r3, [pc, #36]	@ (800793c <_Bfree+0x3c>)
 8007918:	4809      	ldr	r0, [pc, #36]	@ (8007940 <_Bfree+0x40>)
 800791a:	218f      	movs	r1, #143	@ 0x8f
 800791c:	f000 fdba 	bl	8008494 <__assert_func>
 8007920:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007924:	6006      	str	r6, [r0, #0]
 8007926:	60c6      	str	r6, [r0, #12]
 8007928:	b13c      	cbz	r4, 800793a <_Bfree+0x3a>
 800792a:	69eb      	ldr	r3, [r5, #28]
 800792c:	6862      	ldr	r2, [r4, #4]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007934:	6021      	str	r1, [r4, #0]
 8007936:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	08008909 	.word	0x08008909
 8007940:	08008989 	.word	0x08008989

08007944 <__multadd>:
 8007944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007948:	690d      	ldr	r5, [r1, #16]
 800794a:	4607      	mov	r7, r0
 800794c:	460c      	mov	r4, r1
 800794e:	461e      	mov	r6, r3
 8007950:	f101 0c14 	add.w	ip, r1, #20
 8007954:	2000      	movs	r0, #0
 8007956:	f8dc 3000 	ldr.w	r3, [ip]
 800795a:	b299      	uxth	r1, r3
 800795c:	fb02 6101 	mla	r1, r2, r1, r6
 8007960:	0c1e      	lsrs	r6, r3, #16
 8007962:	0c0b      	lsrs	r3, r1, #16
 8007964:	fb02 3306 	mla	r3, r2, r6, r3
 8007968:	b289      	uxth	r1, r1
 800796a:	3001      	adds	r0, #1
 800796c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007970:	4285      	cmp	r5, r0
 8007972:	f84c 1b04 	str.w	r1, [ip], #4
 8007976:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800797a:	dcec      	bgt.n	8007956 <__multadd+0x12>
 800797c:	b30e      	cbz	r6, 80079c2 <__multadd+0x7e>
 800797e:	68a3      	ldr	r3, [r4, #8]
 8007980:	42ab      	cmp	r3, r5
 8007982:	dc19      	bgt.n	80079b8 <__multadd+0x74>
 8007984:	6861      	ldr	r1, [r4, #4]
 8007986:	4638      	mov	r0, r7
 8007988:	3101      	adds	r1, #1
 800798a:	f7ff ff79 	bl	8007880 <_Balloc>
 800798e:	4680      	mov	r8, r0
 8007990:	b928      	cbnz	r0, 800799e <__multadd+0x5a>
 8007992:	4602      	mov	r2, r0
 8007994:	4b0c      	ldr	r3, [pc, #48]	@ (80079c8 <__multadd+0x84>)
 8007996:	480d      	ldr	r0, [pc, #52]	@ (80079cc <__multadd+0x88>)
 8007998:	21ba      	movs	r1, #186	@ 0xba
 800799a:	f000 fd7b 	bl	8008494 <__assert_func>
 800799e:	6922      	ldr	r2, [r4, #16]
 80079a0:	3202      	adds	r2, #2
 80079a2:	f104 010c 	add.w	r1, r4, #12
 80079a6:	0092      	lsls	r2, r2, #2
 80079a8:	300c      	adds	r0, #12
 80079aa:	f000 fd65 	bl	8008478 <memcpy>
 80079ae:	4621      	mov	r1, r4
 80079b0:	4638      	mov	r0, r7
 80079b2:	f7ff ffa5 	bl	8007900 <_Bfree>
 80079b6:	4644      	mov	r4, r8
 80079b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079bc:	3501      	adds	r5, #1
 80079be:	615e      	str	r6, [r3, #20]
 80079c0:	6125      	str	r5, [r4, #16]
 80079c2:	4620      	mov	r0, r4
 80079c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c8:	08008978 	.word	0x08008978
 80079cc:	08008989 	.word	0x08008989

080079d0 <__hi0bits>:
 80079d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079d4:	4603      	mov	r3, r0
 80079d6:	bf36      	itet	cc
 80079d8:	0403      	lslcc	r3, r0, #16
 80079da:	2000      	movcs	r0, #0
 80079dc:	2010      	movcc	r0, #16
 80079de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079e2:	bf3c      	itt	cc
 80079e4:	021b      	lslcc	r3, r3, #8
 80079e6:	3008      	addcc	r0, #8
 80079e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079ec:	bf3c      	itt	cc
 80079ee:	011b      	lslcc	r3, r3, #4
 80079f0:	3004      	addcc	r0, #4
 80079f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079f6:	bf3c      	itt	cc
 80079f8:	009b      	lslcc	r3, r3, #2
 80079fa:	3002      	addcc	r0, #2
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	db05      	blt.n	8007a0c <__hi0bits+0x3c>
 8007a00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a04:	f100 0001 	add.w	r0, r0, #1
 8007a08:	bf08      	it	eq
 8007a0a:	2020      	moveq	r0, #32
 8007a0c:	4770      	bx	lr

08007a0e <__lo0bits>:
 8007a0e:	6803      	ldr	r3, [r0, #0]
 8007a10:	4602      	mov	r2, r0
 8007a12:	f013 0007 	ands.w	r0, r3, #7
 8007a16:	d00b      	beq.n	8007a30 <__lo0bits+0x22>
 8007a18:	07d9      	lsls	r1, r3, #31
 8007a1a:	d421      	bmi.n	8007a60 <__lo0bits+0x52>
 8007a1c:	0798      	lsls	r0, r3, #30
 8007a1e:	bf49      	itett	mi
 8007a20:	085b      	lsrmi	r3, r3, #1
 8007a22:	089b      	lsrpl	r3, r3, #2
 8007a24:	2001      	movmi	r0, #1
 8007a26:	6013      	strmi	r3, [r2, #0]
 8007a28:	bf5c      	itt	pl
 8007a2a:	6013      	strpl	r3, [r2, #0]
 8007a2c:	2002      	movpl	r0, #2
 8007a2e:	4770      	bx	lr
 8007a30:	b299      	uxth	r1, r3
 8007a32:	b909      	cbnz	r1, 8007a38 <__lo0bits+0x2a>
 8007a34:	0c1b      	lsrs	r3, r3, #16
 8007a36:	2010      	movs	r0, #16
 8007a38:	b2d9      	uxtb	r1, r3
 8007a3a:	b909      	cbnz	r1, 8007a40 <__lo0bits+0x32>
 8007a3c:	3008      	adds	r0, #8
 8007a3e:	0a1b      	lsrs	r3, r3, #8
 8007a40:	0719      	lsls	r1, r3, #28
 8007a42:	bf04      	itt	eq
 8007a44:	091b      	lsreq	r3, r3, #4
 8007a46:	3004      	addeq	r0, #4
 8007a48:	0799      	lsls	r1, r3, #30
 8007a4a:	bf04      	itt	eq
 8007a4c:	089b      	lsreq	r3, r3, #2
 8007a4e:	3002      	addeq	r0, #2
 8007a50:	07d9      	lsls	r1, r3, #31
 8007a52:	d403      	bmi.n	8007a5c <__lo0bits+0x4e>
 8007a54:	085b      	lsrs	r3, r3, #1
 8007a56:	f100 0001 	add.w	r0, r0, #1
 8007a5a:	d003      	beq.n	8007a64 <__lo0bits+0x56>
 8007a5c:	6013      	str	r3, [r2, #0]
 8007a5e:	4770      	bx	lr
 8007a60:	2000      	movs	r0, #0
 8007a62:	4770      	bx	lr
 8007a64:	2020      	movs	r0, #32
 8007a66:	4770      	bx	lr

08007a68 <__i2b>:
 8007a68:	b510      	push	{r4, lr}
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	2101      	movs	r1, #1
 8007a6e:	f7ff ff07 	bl	8007880 <_Balloc>
 8007a72:	4602      	mov	r2, r0
 8007a74:	b928      	cbnz	r0, 8007a82 <__i2b+0x1a>
 8007a76:	4b05      	ldr	r3, [pc, #20]	@ (8007a8c <__i2b+0x24>)
 8007a78:	4805      	ldr	r0, [pc, #20]	@ (8007a90 <__i2b+0x28>)
 8007a7a:	f240 1145 	movw	r1, #325	@ 0x145
 8007a7e:	f000 fd09 	bl	8008494 <__assert_func>
 8007a82:	2301      	movs	r3, #1
 8007a84:	6144      	str	r4, [r0, #20]
 8007a86:	6103      	str	r3, [r0, #16]
 8007a88:	bd10      	pop	{r4, pc}
 8007a8a:	bf00      	nop
 8007a8c:	08008978 	.word	0x08008978
 8007a90:	08008989 	.word	0x08008989

08007a94 <__multiply>:
 8007a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a98:	4617      	mov	r7, r2
 8007a9a:	690a      	ldr	r2, [r1, #16]
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	bfa8      	it	ge
 8007aa2:	463b      	movge	r3, r7
 8007aa4:	4689      	mov	r9, r1
 8007aa6:	bfa4      	itt	ge
 8007aa8:	460f      	movge	r7, r1
 8007aaa:	4699      	movge	r9, r3
 8007aac:	693d      	ldr	r5, [r7, #16]
 8007aae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	6879      	ldr	r1, [r7, #4]
 8007ab6:	eb05 060a 	add.w	r6, r5, sl
 8007aba:	42b3      	cmp	r3, r6
 8007abc:	b085      	sub	sp, #20
 8007abe:	bfb8      	it	lt
 8007ac0:	3101      	addlt	r1, #1
 8007ac2:	f7ff fedd 	bl	8007880 <_Balloc>
 8007ac6:	b930      	cbnz	r0, 8007ad6 <__multiply+0x42>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	4b41      	ldr	r3, [pc, #260]	@ (8007bd0 <__multiply+0x13c>)
 8007acc:	4841      	ldr	r0, [pc, #260]	@ (8007bd4 <__multiply+0x140>)
 8007ace:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ad2:	f000 fcdf 	bl	8008494 <__assert_func>
 8007ad6:	f100 0414 	add.w	r4, r0, #20
 8007ada:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007ade:	4623      	mov	r3, r4
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4573      	cmp	r3, lr
 8007ae4:	d320      	bcc.n	8007b28 <__multiply+0x94>
 8007ae6:	f107 0814 	add.w	r8, r7, #20
 8007aea:	f109 0114 	add.w	r1, r9, #20
 8007aee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007af2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007af6:	9302      	str	r3, [sp, #8]
 8007af8:	1beb      	subs	r3, r5, r7
 8007afa:	3b15      	subs	r3, #21
 8007afc:	f023 0303 	bic.w	r3, r3, #3
 8007b00:	3304      	adds	r3, #4
 8007b02:	3715      	adds	r7, #21
 8007b04:	42bd      	cmp	r5, r7
 8007b06:	bf38      	it	cc
 8007b08:	2304      	movcc	r3, #4
 8007b0a:	9301      	str	r3, [sp, #4]
 8007b0c:	9b02      	ldr	r3, [sp, #8]
 8007b0e:	9103      	str	r1, [sp, #12]
 8007b10:	428b      	cmp	r3, r1
 8007b12:	d80c      	bhi.n	8007b2e <__multiply+0x9a>
 8007b14:	2e00      	cmp	r6, #0
 8007b16:	dd03      	ble.n	8007b20 <__multiply+0x8c>
 8007b18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d055      	beq.n	8007bcc <__multiply+0x138>
 8007b20:	6106      	str	r6, [r0, #16]
 8007b22:	b005      	add	sp, #20
 8007b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b28:	f843 2b04 	str.w	r2, [r3], #4
 8007b2c:	e7d9      	b.n	8007ae2 <__multiply+0x4e>
 8007b2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b32:	f1ba 0f00 	cmp.w	sl, #0
 8007b36:	d01f      	beq.n	8007b78 <__multiply+0xe4>
 8007b38:	46c4      	mov	ip, r8
 8007b3a:	46a1      	mov	r9, r4
 8007b3c:	2700      	movs	r7, #0
 8007b3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b42:	f8d9 3000 	ldr.w	r3, [r9]
 8007b46:	fa1f fb82 	uxth.w	fp, r2
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b50:	443b      	add	r3, r7
 8007b52:	f8d9 7000 	ldr.w	r7, [r9]
 8007b56:	0c12      	lsrs	r2, r2, #16
 8007b58:	0c3f      	lsrs	r7, r7, #16
 8007b5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007b5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b68:	4565      	cmp	r5, ip
 8007b6a:	f849 3b04 	str.w	r3, [r9], #4
 8007b6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007b72:	d8e4      	bhi.n	8007b3e <__multiply+0xaa>
 8007b74:	9b01      	ldr	r3, [sp, #4]
 8007b76:	50e7      	str	r7, [r4, r3]
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b7e:	3104      	adds	r1, #4
 8007b80:	f1b9 0f00 	cmp.w	r9, #0
 8007b84:	d020      	beq.n	8007bc8 <__multiply+0x134>
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	4647      	mov	r7, r8
 8007b8a:	46a4      	mov	ip, r4
 8007b8c:	f04f 0a00 	mov.w	sl, #0
 8007b90:	f8b7 b000 	ldrh.w	fp, [r7]
 8007b94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007b98:	fb09 220b 	mla	r2, r9, fp, r2
 8007b9c:	4452      	add	r2, sl
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ba4:	f84c 3b04 	str.w	r3, [ip], #4
 8007ba8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007bac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bb0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007bb4:	fb09 330a 	mla	r3, r9, sl, r3
 8007bb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007bbc:	42bd      	cmp	r5, r7
 8007bbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bc2:	d8e5      	bhi.n	8007b90 <__multiply+0xfc>
 8007bc4:	9a01      	ldr	r2, [sp, #4]
 8007bc6:	50a3      	str	r3, [r4, r2]
 8007bc8:	3404      	adds	r4, #4
 8007bca:	e79f      	b.n	8007b0c <__multiply+0x78>
 8007bcc:	3e01      	subs	r6, #1
 8007bce:	e7a1      	b.n	8007b14 <__multiply+0x80>
 8007bd0:	08008978 	.word	0x08008978
 8007bd4:	08008989 	.word	0x08008989

08007bd8 <__pow5mult>:
 8007bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bdc:	4615      	mov	r5, r2
 8007bde:	f012 0203 	ands.w	r2, r2, #3
 8007be2:	4607      	mov	r7, r0
 8007be4:	460e      	mov	r6, r1
 8007be6:	d007      	beq.n	8007bf8 <__pow5mult+0x20>
 8007be8:	4c25      	ldr	r4, [pc, #148]	@ (8007c80 <__pow5mult+0xa8>)
 8007bea:	3a01      	subs	r2, #1
 8007bec:	2300      	movs	r3, #0
 8007bee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bf2:	f7ff fea7 	bl	8007944 <__multadd>
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	10ad      	asrs	r5, r5, #2
 8007bfa:	d03d      	beq.n	8007c78 <__pow5mult+0xa0>
 8007bfc:	69fc      	ldr	r4, [r7, #28]
 8007bfe:	b97c      	cbnz	r4, 8007c20 <__pow5mult+0x48>
 8007c00:	2010      	movs	r0, #16
 8007c02:	f7ff fd87 	bl	8007714 <malloc>
 8007c06:	4602      	mov	r2, r0
 8007c08:	61f8      	str	r0, [r7, #28]
 8007c0a:	b928      	cbnz	r0, 8007c18 <__pow5mult+0x40>
 8007c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007c84 <__pow5mult+0xac>)
 8007c0e:	481e      	ldr	r0, [pc, #120]	@ (8007c88 <__pow5mult+0xb0>)
 8007c10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c14:	f000 fc3e 	bl	8008494 <__assert_func>
 8007c18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c1c:	6004      	str	r4, [r0, #0]
 8007c1e:	60c4      	str	r4, [r0, #12]
 8007c20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c28:	b94c      	cbnz	r4, 8007c3e <__pow5mult+0x66>
 8007c2a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c2e:	4638      	mov	r0, r7
 8007c30:	f7ff ff1a 	bl	8007a68 <__i2b>
 8007c34:	2300      	movs	r3, #0
 8007c36:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c3a:	4604      	mov	r4, r0
 8007c3c:	6003      	str	r3, [r0, #0]
 8007c3e:	f04f 0900 	mov.w	r9, #0
 8007c42:	07eb      	lsls	r3, r5, #31
 8007c44:	d50a      	bpl.n	8007c5c <__pow5mult+0x84>
 8007c46:	4631      	mov	r1, r6
 8007c48:	4622      	mov	r2, r4
 8007c4a:	4638      	mov	r0, r7
 8007c4c:	f7ff ff22 	bl	8007a94 <__multiply>
 8007c50:	4631      	mov	r1, r6
 8007c52:	4680      	mov	r8, r0
 8007c54:	4638      	mov	r0, r7
 8007c56:	f7ff fe53 	bl	8007900 <_Bfree>
 8007c5a:	4646      	mov	r6, r8
 8007c5c:	106d      	asrs	r5, r5, #1
 8007c5e:	d00b      	beq.n	8007c78 <__pow5mult+0xa0>
 8007c60:	6820      	ldr	r0, [r4, #0]
 8007c62:	b938      	cbnz	r0, 8007c74 <__pow5mult+0x9c>
 8007c64:	4622      	mov	r2, r4
 8007c66:	4621      	mov	r1, r4
 8007c68:	4638      	mov	r0, r7
 8007c6a:	f7ff ff13 	bl	8007a94 <__multiply>
 8007c6e:	6020      	str	r0, [r4, #0]
 8007c70:	f8c0 9000 	str.w	r9, [r0]
 8007c74:	4604      	mov	r4, r0
 8007c76:	e7e4      	b.n	8007c42 <__pow5mult+0x6a>
 8007c78:	4630      	mov	r0, r6
 8007c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c7e:	bf00      	nop
 8007c80:	08008a3c 	.word	0x08008a3c
 8007c84:	08008909 	.word	0x08008909
 8007c88:	08008989 	.word	0x08008989

08007c8c <__lshift>:
 8007c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c90:	460c      	mov	r4, r1
 8007c92:	6849      	ldr	r1, [r1, #4]
 8007c94:	6923      	ldr	r3, [r4, #16]
 8007c96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c9a:	68a3      	ldr	r3, [r4, #8]
 8007c9c:	4607      	mov	r7, r0
 8007c9e:	4691      	mov	r9, r2
 8007ca0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ca4:	f108 0601 	add.w	r6, r8, #1
 8007ca8:	42b3      	cmp	r3, r6
 8007caa:	db0b      	blt.n	8007cc4 <__lshift+0x38>
 8007cac:	4638      	mov	r0, r7
 8007cae:	f7ff fde7 	bl	8007880 <_Balloc>
 8007cb2:	4605      	mov	r5, r0
 8007cb4:	b948      	cbnz	r0, 8007cca <__lshift+0x3e>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	4b28      	ldr	r3, [pc, #160]	@ (8007d5c <__lshift+0xd0>)
 8007cba:	4829      	ldr	r0, [pc, #164]	@ (8007d60 <__lshift+0xd4>)
 8007cbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007cc0:	f000 fbe8 	bl	8008494 <__assert_func>
 8007cc4:	3101      	adds	r1, #1
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	e7ee      	b.n	8007ca8 <__lshift+0x1c>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	f100 0114 	add.w	r1, r0, #20
 8007cd0:	f100 0210 	add.w	r2, r0, #16
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	4553      	cmp	r3, sl
 8007cd8:	db33      	blt.n	8007d42 <__lshift+0xb6>
 8007cda:	6920      	ldr	r0, [r4, #16]
 8007cdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ce0:	f104 0314 	add.w	r3, r4, #20
 8007ce4:	f019 091f 	ands.w	r9, r9, #31
 8007ce8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cf0:	d02b      	beq.n	8007d4a <__lshift+0xbe>
 8007cf2:	f1c9 0e20 	rsb	lr, r9, #32
 8007cf6:	468a      	mov	sl, r1
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	6818      	ldr	r0, [r3, #0]
 8007cfc:	fa00 f009 	lsl.w	r0, r0, r9
 8007d00:	4310      	orrs	r0, r2
 8007d02:	f84a 0b04 	str.w	r0, [sl], #4
 8007d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d0a:	459c      	cmp	ip, r3
 8007d0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d10:	d8f3      	bhi.n	8007cfa <__lshift+0x6e>
 8007d12:	ebac 0304 	sub.w	r3, ip, r4
 8007d16:	3b15      	subs	r3, #21
 8007d18:	f023 0303 	bic.w	r3, r3, #3
 8007d1c:	3304      	adds	r3, #4
 8007d1e:	f104 0015 	add.w	r0, r4, #21
 8007d22:	4560      	cmp	r0, ip
 8007d24:	bf88      	it	hi
 8007d26:	2304      	movhi	r3, #4
 8007d28:	50ca      	str	r2, [r1, r3]
 8007d2a:	b10a      	cbz	r2, 8007d30 <__lshift+0xa4>
 8007d2c:	f108 0602 	add.w	r6, r8, #2
 8007d30:	3e01      	subs	r6, #1
 8007d32:	4638      	mov	r0, r7
 8007d34:	612e      	str	r6, [r5, #16]
 8007d36:	4621      	mov	r1, r4
 8007d38:	f7ff fde2 	bl	8007900 <_Bfree>
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d42:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d46:	3301      	adds	r3, #1
 8007d48:	e7c5      	b.n	8007cd6 <__lshift+0x4a>
 8007d4a:	3904      	subs	r1, #4
 8007d4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d50:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d54:	459c      	cmp	ip, r3
 8007d56:	d8f9      	bhi.n	8007d4c <__lshift+0xc0>
 8007d58:	e7ea      	b.n	8007d30 <__lshift+0xa4>
 8007d5a:	bf00      	nop
 8007d5c:	08008978 	.word	0x08008978
 8007d60:	08008989 	.word	0x08008989

08007d64 <__mcmp>:
 8007d64:	690a      	ldr	r2, [r1, #16]
 8007d66:	4603      	mov	r3, r0
 8007d68:	6900      	ldr	r0, [r0, #16]
 8007d6a:	1a80      	subs	r0, r0, r2
 8007d6c:	b530      	push	{r4, r5, lr}
 8007d6e:	d10e      	bne.n	8007d8e <__mcmp+0x2a>
 8007d70:	3314      	adds	r3, #20
 8007d72:	3114      	adds	r1, #20
 8007d74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d84:	4295      	cmp	r5, r2
 8007d86:	d003      	beq.n	8007d90 <__mcmp+0x2c>
 8007d88:	d205      	bcs.n	8007d96 <__mcmp+0x32>
 8007d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8e:	bd30      	pop	{r4, r5, pc}
 8007d90:	42a3      	cmp	r3, r4
 8007d92:	d3f3      	bcc.n	8007d7c <__mcmp+0x18>
 8007d94:	e7fb      	b.n	8007d8e <__mcmp+0x2a>
 8007d96:	2001      	movs	r0, #1
 8007d98:	e7f9      	b.n	8007d8e <__mcmp+0x2a>
	...

08007d9c <__mdiff>:
 8007d9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da0:	4689      	mov	r9, r1
 8007da2:	4606      	mov	r6, r0
 8007da4:	4611      	mov	r1, r2
 8007da6:	4648      	mov	r0, r9
 8007da8:	4614      	mov	r4, r2
 8007daa:	f7ff ffdb 	bl	8007d64 <__mcmp>
 8007dae:	1e05      	subs	r5, r0, #0
 8007db0:	d112      	bne.n	8007dd8 <__mdiff+0x3c>
 8007db2:	4629      	mov	r1, r5
 8007db4:	4630      	mov	r0, r6
 8007db6:	f7ff fd63 	bl	8007880 <_Balloc>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	b928      	cbnz	r0, 8007dca <__mdiff+0x2e>
 8007dbe:	4b3f      	ldr	r3, [pc, #252]	@ (8007ebc <__mdiff+0x120>)
 8007dc0:	f240 2137 	movw	r1, #567	@ 0x237
 8007dc4:	483e      	ldr	r0, [pc, #248]	@ (8007ec0 <__mdiff+0x124>)
 8007dc6:	f000 fb65 	bl	8008494 <__assert_func>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007dd0:	4610      	mov	r0, r2
 8007dd2:	b003      	add	sp, #12
 8007dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd8:	bfbc      	itt	lt
 8007dda:	464b      	movlt	r3, r9
 8007ddc:	46a1      	movlt	r9, r4
 8007dde:	4630      	mov	r0, r6
 8007de0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007de4:	bfba      	itte	lt
 8007de6:	461c      	movlt	r4, r3
 8007de8:	2501      	movlt	r5, #1
 8007dea:	2500      	movge	r5, #0
 8007dec:	f7ff fd48 	bl	8007880 <_Balloc>
 8007df0:	4602      	mov	r2, r0
 8007df2:	b918      	cbnz	r0, 8007dfc <__mdiff+0x60>
 8007df4:	4b31      	ldr	r3, [pc, #196]	@ (8007ebc <__mdiff+0x120>)
 8007df6:	f240 2145 	movw	r1, #581	@ 0x245
 8007dfa:	e7e3      	b.n	8007dc4 <__mdiff+0x28>
 8007dfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e00:	6926      	ldr	r6, [r4, #16]
 8007e02:	60c5      	str	r5, [r0, #12]
 8007e04:	f109 0310 	add.w	r3, r9, #16
 8007e08:	f109 0514 	add.w	r5, r9, #20
 8007e0c:	f104 0e14 	add.w	lr, r4, #20
 8007e10:	f100 0b14 	add.w	fp, r0, #20
 8007e14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e1c:	9301      	str	r3, [sp, #4]
 8007e1e:	46d9      	mov	r9, fp
 8007e20:	f04f 0c00 	mov.w	ip, #0
 8007e24:	9b01      	ldr	r3, [sp, #4]
 8007e26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e2e:	9301      	str	r3, [sp, #4]
 8007e30:	fa1f f38a 	uxth.w	r3, sl
 8007e34:	4619      	mov	r1, r3
 8007e36:	b283      	uxth	r3, r0
 8007e38:	1acb      	subs	r3, r1, r3
 8007e3a:	0c00      	lsrs	r0, r0, #16
 8007e3c:	4463      	add	r3, ip
 8007e3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e4c:	4576      	cmp	r6, lr
 8007e4e:	f849 3b04 	str.w	r3, [r9], #4
 8007e52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e56:	d8e5      	bhi.n	8007e24 <__mdiff+0x88>
 8007e58:	1b33      	subs	r3, r6, r4
 8007e5a:	3b15      	subs	r3, #21
 8007e5c:	f023 0303 	bic.w	r3, r3, #3
 8007e60:	3415      	adds	r4, #21
 8007e62:	3304      	adds	r3, #4
 8007e64:	42a6      	cmp	r6, r4
 8007e66:	bf38      	it	cc
 8007e68:	2304      	movcc	r3, #4
 8007e6a:	441d      	add	r5, r3
 8007e6c:	445b      	add	r3, fp
 8007e6e:	461e      	mov	r6, r3
 8007e70:	462c      	mov	r4, r5
 8007e72:	4544      	cmp	r4, r8
 8007e74:	d30e      	bcc.n	8007e94 <__mdiff+0xf8>
 8007e76:	f108 0103 	add.w	r1, r8, #3
 8007e7a:	1b49      	subs	r1, r1, r5
 8007e7c:	f021 0103 	bic.w	r1, r1, #3
 8007e80:	3d03      	subs	r5, #3
 8007e82:	45a8      	cmp	r8, r5
 8007e84:	bf38      	it	cc
 8007e86:	2100      	movcc	r1, #0
 8007e88:	440b      	add	r3, r1
 8007e8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e8e:	b191      	cbz	r1, 8007eb6 <__mdiff+0x11a>
 8007e90:	6117      	str	r7, [r2, #16]
 8007e92:	e79d      	b.n	8007dd0 <__mdiff+0x34>
 8007e94:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e98:	46e6      	mov	lr, ip
 8007e9a:	0c08      	lsrs	r0, r1, #16
 8007e9c:	fa1c fc81 	uxtah	ip, ip, r1
 8007ea0:	4471      	add	r1, lr
 8007ea2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ea6:	b289      	uxth	r1, r1
 8007ea8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007eac:	f846 1b04 	str.w	r1, [r6], #4
 8007eb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007eb4:	e7dd      	b.n	8007e72 <__mdiff+0xd6>
 8007eb6:	3f01      	subs	r7, #1
 8007eb8:	e7e7      	b.n	8007e8a <__mdiff+0xee>
 8007eba:	bf00      	nop
 8007ebc:	08008978 	.word	0x08008978
 8007ec0:	08008989 	.word	0x08008989

08007ec4 <__d2b>:
 8007ec4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ec8:	460f      	mov	r7, r1
 8007eca:	2101      	movs	r1, #1
 8007ecc:	ec59 8b10 	vmov	r8, r9, d0
 8007ed0:	4616      	mov	r6, r2
 8007ed2:	f7ff fcd5 	bl	8007880 <_Balloc>
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	b930      	cbnz	r0, 8007ee8 <__d2b+0x24>
 8007eda:	4602      	mov	r2, r0
 8007edc:	4b23      	ldr	r3, [pc, #140]	@ (8007f6c <__d2b+0xa8>)
 8007ede:	4824      	ldr	r0, [pc, #144]	@ (8007f70 <__d2b+0xac>)
 8007ee0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007ee4:	f000 fad6 	bl	8008494 <__assert_func>
 8007ee8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007eec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ef0:	b10d      	cbz	r5, 8007ef6 <__d2b+0x32>
 8007ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ef6:	9301      	str	r3, [sp, #4]
 8007ef8:	f1b8 0300 	subs.w	r3, r8, #0
 8007efc:	d023      	beq.n	8007f46 <__d2b+0x82>
 8007efe:	4668      	mov	r0, sp
 8007f00:	9300      	str	r3, [sp, #0]
 8007f02:	f7ff fd84 	bl	8007a0e <__lo0bits>
 8007f06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f0a:	b1d0      	cbz	r0, 8007f42 <__d2b+0x7e>
 8007f0c:	f1c0 0320 	rsb	r3, r0, #32
 8007f10:	fa02 f303 	lsl.w	r3, r2, r3
 8007f14:	430b      	orrs	r3, r1
 8007f16:	40c2      	lsrs	r2, r0
 8007f18:	6163      	str	r3, [r4, #20]
 8007f1a:	9201      	str	r2, [sp, #4]
 8007f1c:	9b01      	ldr	r3, [sp, #4]
 8007f1e:	61a3      	str	r3, [r4, #24]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	bf0c      	ite	eq
 8007f24:	2201      	moveq	r2, #1
 8007f26:	2202      	movne	r2, #2
 8007f28:	6122      	str	r2, [r4, #16]
 8007f2a:	b1a5      	cbz	r5, 8007f56 <__d2b+0x92>
 8007f2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f30:	4405      	add	r5, r0
 8007f32:	603d      	str	r5, [r7, #0]
 8007f34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f38:	6030      	str	r0, [r6, #0]
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	b003      	add	sp, #12
 8007f3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f42:	6161      	str	r1, [r4, #20]
 8007f44:	e7ea      	b.n	8007f1c <__d2b+0x58>
 8007f46:	a801      	add	r0, sp, #4
 8007f48:	f7ff fd61 	bl	8007a0e <__lo0bits>
 8007f4c:	9b01      	ldr	r3, [sp, #4]
 8007f4e:	6163      	str	r3, [r4, #20]
 8007f50:	3020      	adds	r0, #32
 8007f52:	2201      	movs	r2, #1
 8007f54:	e7e8      	b.n	8007f28 <__d2b+0x64>
 8007f56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f5e:	6038      	str	r0, [r7, #0]
 8007f60:	6918      	ldr	r0, [r3, #16]
 8007f62:	f7ff fd35 	bl	80079d0 <__hi0bits>
 8007f66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f6a:	e7e5      	b.n	8007f38 <__d2b+0x74>
 8007f6c:	08008978 	.word	0x08008978
 8007f70:	08008989 	.word	0x08008989

08007f74 <__sfputc_r>:
 8007f74:	6893      	ldr	r3, [r2, #8]
 8007f76:	3b01      	subs	r3, #1
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	b410      	push	{r4}
 8007f7c:	6093      	str	r3, [r2, #8]
 8007f7e:	da08      	bge.n	8007f92 <__sfputc_r+0x1e>
 8007f80:	6994      	ldr	r4, [r2, #24]
 8007f82:	42a3      	cmp	r3, r4
 8007f84:	db01      	blt.n	8007f8a <__sfputc_r+0x16>
 8007f86:	290a      	cmp	r1, #10
 8007f88:	d103      	bne.n	8007f92 <__sfputc_r+0x1e>
 8007f8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f8e:	f7fe bc08 	b.w	80067a2 <__swbuf_r>
 8007f92:	6813      	ldr	r3, [r2, #0]
 8007f94:	1c58      	adds	r0, r3, #1
 8007f96:	6010      	str	r0, [r2, #0]
 8007f98:	7019      	strb	r1, [r3, #0]
 8007f9a:	4608      	mov	r0, r1
 8007f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <__sfputs_r>:
 8007fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	460f      	mov	r7, r1
 8007fa8:	4614      	mov	r4, r2
 8007faa:	18d5      	adds	r5, r2, r3
 8007fac:	42ac      	cmp	r4, r5
 8007fae:	d101      	bne.n	8007fb4 <__sfputs_r+0x12>
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	e007      	b.n	8007fc4 <__sfputs_r+0x22>
 8007fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fb8:	463a      	mov	r2, r7
 8007fba:	4630      	mov	r0, r6
 8007fbc:	f7ff ffda 	bl	8007f74 <__sfputc_r>
 8007fc0:	1c43      	adds	r3, r0, #1
 8007fc2:	d1f3      	bne.n	8007fac <__sfputs_r+0xa>
 8007fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fc8 <_vfiprintf_r>:
 8007fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fcc:	460d      	mov	r5, r1
 8007fce:	b09d      	sub	sp, #116	@ 0x74
 8007fd0:	4614      	mov	r4, r2
 8007fd2:	4698      	mov	r8, r3
 8007fd4:	4606      	mov	r6, r0
 8007fd6:	b118      	cbz	r0, 8007fe0 <_vfiprintf_r+0x18>
 8007fd8:	6a03      	ldr	r3, [r0, #32]
 8007fda:	b90b      	cbnz	r3, 8007fe0 <_vfiprintf_r+0x18>
 8007fdc:	f7fe faf8 	bl	80065d0 <__sinit>
 8007fe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fe2:	07d9      	lsls	r1, r3, #31
 8007fe4:	d405      	bmi.n	8007ff2 <_vfiprintf_r+0x2a>
 8007fe6:	89ab      	ldrh	r3, [r5, #12]
 8007fe8:	059a      	lsls	r2, r3, #22
 8007fea:	d402      	bmi.n	8007ff2 <_vfiprintf_r+0x2a>
 8007fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fee:	f7fe fcea 	bl	80069c6 <__retarget_lock_acquire_recursive>
 8007ff2:	89ab      	ldrh	r3, [r5, #12]
 8007ff4:	071b      	lsls	r3, r3, #28
 8007ff6:	d501      	bpl.n	8007ffc <_vfiprintf_r+0x34>
 8007ff8:	692b      	ldr	r3, [r5, #16]
 8007ffa:	b99b      	cbnz	r3, 8008024 <_vfiprintf_r+0x5c>
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	4630      	mov	r0, r6
 8008000:	f7fe fc0e 	bl	8006820 <__swsetup_r>
 8008004:	b170      	cbz	r0, 8008024 <_vfiprintf_r+0x5c>
 8008006:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008008:	07dc      	lsls	r4, r3, #31
 800800a:	d504      	bpl.n	8008016 <_vfiprintf_r+0x4e>
 800800c:	f04f 30ff 	mov.w	r0, #4294967295
 8008010:	b01d      	add	sp, #116	@ 0x74
 8008012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008016:	89ab      	ldrh	r3, [r5, #12]
 8008018:	0598      	lsls	r0, r3, #22
 800801a:	d4f7      	bmi.n	800800c <_vfiprintf_r+0x44>
 800801c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800801e:	f7fe fcd3 	bl	80069c8 <__retarget_lock_release_recursive>
 8008022:	e7f3      	b.n	800800c <_vfiprintf_r+0x44>
 8008024:	2300      	movs	r3, #0
 8008026:	9309      	str	r3, [sp, #36]	@ 0x24
 8008028:	2320      	movs	r3, #32
 800802a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800802e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008032:	2330      	movs	r3, #48	@ 0x30
 8008034:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80081e4 <_vfiprintf_r+0x21c>
 8008038:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800803c:	f04f 0901 	mov.w	r9, #1
 8008040:	4623      	mov	r3, r4
 8008042:	469a      	mov	sl, r3
 8008044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008048:	b10a      	cbz	r2, 800804e <_vfiprintf_r+0x86>
 800804a:	2a25      	cmp	r2, #37	@ 0x25
 800804c:	d1f9      	bne.n	8008042 <_vfiprintf_r+0x7a>
 800804e:	ebba 0b04 	subs.w	fp, sl, r4
 8008052:	d00b      	beq.n	800806c <_vfiprintf_r+0xa4>
 8008054:	465b      	mov	r3, fp
 8008056:	4622      	mov	r2, r4
 8008058:	4629      	mov	r1, r5
 800805a:	4630      	mov	r0, r6
 800805c:	f7ff ffa1 	bl	8007fa2 <__sfputs_r>
 8008060:	3001      	adds	r0, #1
 8008062:	f000 80a7 	beq.w	80081b4 <_vfiprintf_r+0x1ec>
 8008066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008068:	445a      	add	r2, fp
 800806a:	9209      	str	r2, [sp, #36]	@ 0x24
 800806c:	f89a 3000 	ldrb.w	r3, [sl]
 8008070:	2b00      	cmp	r3, #0
 8008072:	f000 809f 	beq.w	80081b4 <_vfiprintf_r+0x1ec>
 8008076:	2300      	movs	r3, #0
 8008078:	f04f 32ff 	mov.w	r2, #4294967295
 800807c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008080:	f10a 0a01 	add.w	sl, sl, #1
 8008084:	9304      	str	r3, [sp, #16]
 8008086:	9307      	str	r3, [sp, #28]
 8008088:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800808c:	931a      	str	r3, [sp, #104]	@ 0x68
 800808e:	4654      	mov	r4, sl
 8008090:	2205      	movs	r2, #5
 8008092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008096:	4853      	ldr	r0, [pc, #332]	@ (80081e4 <_vfiprintf_r+0x21c>)
 8008098:	f7f8 f89a 	bl	80001d0 <memchr>
 800809c:	9a04      	ldr	r2, [sp, #16]
 800809e:	b9d8      	cbnz	r0, 80080d8 <_vfiprintf_r+0x110>
 80080a0:	06d1      	lsls	r1, r2, #27
 80080a2:	bf44      	itt	mi
 80080a4:	2320      	movmi	r3, #32
 80080a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080aa:	0713      	lsls	r3, r2, #28
 80080ac:	bf44      	itt	mi
 80080ae:	232b      	movmi	r3, #43	@ 0x2b
 80080b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080b4:	f89a 3000 	ldrb.w	r3, [sl]
 80080b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80080ba:	d015      	beq.n	80080e8 <_vfiprintf_r+0x120>
 80080bc:	9a07      	ldr	r2, [sp, #28]
 80080be:	4654      	mov	r4, sl
 80080c0:	2000      	movs	r0, #0
 80080c2:	f04f 0c0a 	mov.w	ip, #10
 80080c6:	4621      	mov	r1, r4
 80080c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080cc:	3b30      	subs	r3, #48	@ 0x30
 80080ce:	2b09      	cmp	r3, #9
 80080d0:	d94b      	bls.n	800816a <_vfiprintf_r+0x1a2>
 80080d2:	b1b0      	cbz	r0, 8008102 <_vfiprintf_r+0x13a>
 80080d4:	9207      	str	r2, [sp, #28]
 80080d6:	e014      	b.n	8008102 <_vfiprintf_r+0x13a>
 80080d8:	eba0 0308 	sub.w	r3, r0, r8
 80080dc:	fa09 f303 	lsl.w	r3, r9, r3
 80080e0:	4313      	orrs	r3, r2
 80080e2:	9304      	str	r3, [sp, #16]
 80080e4:	46a2      	mov	sl, r4
 80080e6:	e7d2      	b.n	800808e <_vfiprintf_r+0xc6>
 80080e8:	9b03      	ldr	r3, [sp, #12]
 80080ea:	1d19      	adds	r1, r3, #4
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	9103      	str	r1, [sp, #12]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	bfbb      	ittet	lt
 80080f4:	425b      	neglt	r3, r3
 80080f6:	f042 0202 	orrlt.w	r2, r2, #2
 80080fa:	9307      	strge	r3, [sp, #28]
 80080fc:	9307      	strlt	r3, [sp, #28]
 80080fe:	bfb8      	it	lt
 8008100:	9204      	strlt	r2, [sp, #16]
 8008102:	7823      	ldrb	r3, [r4, #0]
 8008104:	2b2e      	cmp	r3, #46	@ 0x2e
 8008106:	d10a      	bne.n	800811e <_vfiprintf_r+0x156>
 8008108:	7863      	ldrb	r3, [r4, #1]
 800810a:	2b2a      	cmp	r3, #42	@ 0x2a
 800810c:	d132      	bne.n	8008174 <_vfiprintf_r+0x1ac>
 800810e:	9b03      	ldr	r3, [sp, #12]
 8008110:	1d1a      	adds	r2, r3, #4
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	9203      	str	r2, [sp, #12]
 8008116:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800811a:	3402      	adds	r4, #2
 800811c:	9305      	str	r3, [sp, #20]
 800811e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80081f4 <_vfiprintf_r+0x22c>
 8008122:	7821      	ldrb	r1, [r4, #0]
 8008124:	2203      	movs	r2, #3
 8008126:	4650      	mov	r0, sl
 8008128:	f7f8 f852 	bl	80001d0 <memchr>
 800812c:	b138      	cbz	r0, 800813e <_vfiprintf_r+0x176>
 800812e:	9b04      	ldr	r3, [sp, #16]
 8008130:	eba0 000a 	sub.w	r0, r0, sl
 8008134:	2240      	movs	r2, #64	@ 0x40
 8008136:	4082      	lsls	r2, r0
 8008138:	4313      	orrs	r3, r2
 800813a:	3401      	adds	r4, #1
 800813c:	9304      	str	r3, [sp, #16]
 800813e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008142:	4829      	ldr	r0, [pc, #164]	@ (80081e8 <_vfiprintf_r+0x220>)
 8008144:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008148:	2206      	movs	r2, #6
 800814a:	f7f8 f841 	bl	80001d0 <memchr>
 800814e:	2800      	cmp	r0, #0
 8008150:	d03f      	beq.n	80081d2 <_vfiprintf_r+0x20a>
 8008152:	4b26      	ldr	r3, [pc, #152]	@ (80081ec <_vfiprintf_r+0x224>)
 8008154:	bb1b      	cbnz	r3, 800819e <_vfiprintf_r+0x1d6>
 8008156:	9b03      	ldr	r3, [sp, #12]
 8008158:	3307      	adds	r3, #7
 800815a:	f023 0307 	bic.w	r3, r3, #7
 800815e:	3308      	adds	r3, #8
 8008160:	9303      	str	r3, [sp, #12]
 8008162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008164:	443b      	add	r3, r7
 8008166:	9309      	str	r3, [sp, #36]	@ 0x24
 8008168:	e76a      	b.n	8008040 <_vfiprintf_r+0x78>
 800816a:	fb0c 3202 	mla	r2, ip, r2, r3
 800816e:	460c      	mov	r4, r1
 8008170:	2001      	movs	r0, #1
 8008172:	e7a8      	b.n	80080c6 <_vfiprintf_r+0xfe>
 8008174:	2300      	movs	r3, #0
 8008176:	3401      	adds	r4, #1
 8008178:	9305      	str	r3, [sp, #20]
 800817a:	4619      	mov	r1, r3
 800817c:	f04f 0c0a 	mov.w	ip, #10
 8008180:	4620      	mov	r0, r4
 8008182:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008186:	3a30      	subs	r2, #48	@ 0x30
 8008188:	2a09      	cmp	r2, #9
 800818a:	d903      	bls.n	8008194 <_vfiprintf_r+0x1cc>
 800818c:	2b00      	cmp	r3, #0
 800818e:	d0c6      	beq.n	800811e <_vfiprintf_r+0x156>
 8008190:	9105      	str	r1, [sp, #20]
 8008192:	e7c4      	b.n	800811e <_vfiprintf_r+0x156>
 8008194:	fb0c 2101 	mla	r1, ip, r1, r2
 8008198:	4604      	mov	r4, r0
 800819a:	2301      	movs	r3, #1
 800819c:	e7f0      	b.n	8008180 <_vfiprintf_r+0x1b8>
 800819e:	ab03      	add	r3, sp, #12
 80081a0:	9300      	str	r3, [sp, #0]
 80081a2:	462a      	mov	r2, r5
 80081a4:	4b12      	ldr	r3, [pc, #72]	@ (80081f0 <_vfiprintf_r+0x228>)
 80081a6:	a904      	add	r1, sp, #16
 80081a8:	4630      	mov	r0, r6
 80081aa:	f7fd fdcf 	bl	8005d4c <_printf_float>
 80081ae:	4607      	mov	r7, r0
 80081b0:	1c78      	adds	r0, r7, #1
 80081b2:	d1d6      	bne.n	8008162 <_vfiprintf_r+0x19a>
 80081b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081b6:	07d9      	lsls	r1, r3, #31
 80081b8:	d405      	bmi.n	80081c6 <_vfiprintf_r+0x1fe>
 80081ba:	89ab      	ldrh	r3, [r5, #12]
 80081bc:	059a      	lsls	r2, r3, #22
 80081be:	d402      	bmi.n	80081c6 <_vfiprintf_r+0x1fe>
 80081c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081c2:	f7fe fc01 	bl	80069c8 <__retarget_lock_release_recursive>
 80081c6:	89ab      	ldrh	r3, [r5, #12]
 80081c8:	065b      	lsls	r3, r3, #25
 80081ca:	f53f af1f 	bmi.w	800800c <_vfiprintf_r+0x44>
 80081ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081d0:	e71e      	b.n	8008010 <_vfiprintf_r+0x48>
 80081d2:	ab03      	add	r3, sp, #12
 80081d4:	9300      	str	r3, [sp, #0]
 80081d6:	462a      	mov	r2, r5
 80081d8:	4b05      	ldr	r3, [pc, #20]	@ (80081f0 <_vfiprintf_r+0x228>)
 80081da:	a904      	add	r1, sp, #16
 80081dc:	4630      	mov	r0, r6
 80081de:	f7fe f84d 	bl	800627c <_printf_i>
 80081e2:	e7e4      	b.n	80081ae <_vfiprintf_r+0x1e6>
 80081e4:	080089e2 	.word	0x080089e2
 80081e8:	080089ec 	.word	0x080089ec
 80081ec:	08005d4d 	.word	0x08005d4d
 80081f0:	08007fa3 	.word	0x08007fa3
 80081f4:	080089e8 	.word	0x080089e8

080081f8 <__sflush_r>:
 80081f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008200:	0716      	lsls	r6, r2, #28
 8008202:	4605      	mov	r5, r0
 8008204:	460c      	mov	r4, r1
 8008206:	d454      	bmi.n	80082b2 <__sflush_r+0xba>
 8008208:	684b      	ldr	r3, [r1, #4]
 800820a:	2b00      	cmp	r3, #0
 800820c:	dc02      	bgt.n	8008214 <__sflush_r+0x1c>
 800820e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008210:	2b00      	cmp	r3, #0
 8008212:	dd48      	ble.n	80082a6 <__sflush_r+0xae>
 8008214:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008216:	2e00      	cmp	r6, #0
 8008218:	d045      	beq.n	80082a6 <__sflush_r+0xae>
 800821a:	2300      	movs	r3, #0
 800821c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008220:	682f      	ldr	r7, [r5, #0]
 8008222:	6a21      	ldr	r1, [r4, #32]
 8008224:	602b      	str	r3, [r5, #0]
 8008226:	d030      	beq.n	800828a <__sflush_r+0x92>
 8008228:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800822a:	89a3      	ldrh	r3, [r4, #12]
 800822c:	0759      	lsls	r1, r3, #29
 800822e:	d505      	bpl.n	800823c <__sflush_r+0x44>
 8008230:	6863      	ldr	r3, [r4, #4]
 8008232:	1ad2      	subs	r2, r2, r3
 8008234:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008236:	b10b      	cbz	r3, 800823c <__sflush_r+0x44>
 8008238:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800823a:	1ad2      	subs	r2, r2, r3
 800823c:	2300      	movs	r3, #0
 800823e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008240:	6a21      	ldr	r1, [r4, #32]
 8008242:	4628      	mov	r0, r5
 8008244:	47b0      	blx	r6
 8008246:	1c43      	adds	r3, r0, #1
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	d106      	bne.n	800825a <__sflush_r+0x62>
 800824c:	6829      	ldr	r1, [r5, #0]
 800824e:	291d      	cmp	r1, #29
 8008250:	d82b      	bhi.n	80082aa <__sflush_r+0xb2>
 8008252:	4a2a      	ldr	r2, [pc, #168]	@ (80082fc <__sflush_r+0x104>)
 8008254:	40ca      	lsrs	r2, r1
 8008256:	07d6      	lsls	r6, r2, #31
 8008258:	d527      	bpl.n	80082aa <__sflush_r+0xb2>
 800825a:	2200      	movs	r2, #0
 800825c:	6062      	str	r2, [r4, #4]
 800825e:	04d9      	lsls	r1, r3, #19
 8008260:	6922      	ldr	r2, [r4, #16]
 8008262:	6022      	str	r2, [r4, #0]
 8008264:	d504      	bpl.n	8008270 <__sflush_r+0x78>
 8008266:	1c42      	adds	r2, r0, #1
 8008268:	d101      	bne.n	800826e <__sflush_r+0x76>
 800826a:	682b      	ldr	r3, [r5, #0]
 800826c:	b903      	cbnz	r3, 8008270 <__sflush_r+0x78>
 800826e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008270:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008272:	602f      	str	r7, [r5, #0]
 8008274:	b1b9      	cbz	r1, 80082a6 <__sflush_r+0xae>
 8008276:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800827a:	4299      	cmp	r1, r3
 800827c:	d002      	beq.n	8008284 <__sflush_r+0x8c>
 800827e:	4628      	mov	r0, r5
 8008280:	f7ff f9fe 	bl	8007680 <_free_r>
 8008284:	2300      	movs	r3, #0
 8008286:	6363      	str	r3, [r4, #52]	@ 0x34
 8008288:	e00d      	b.n	80082a6 <__sflush_r+0xae>
 800828a:	2301      	movs	r3, #1
 800828c:	4628      	mov	r0, r5
 800828e:	47b0      	blx	r6
 8008290:	4602      	mov	r2, r0
 8008292:	1c50      	adds	r0, r2, #1
 8008294:	d1c9      	bne.n	800822a <__sflush_r+0x32>
 8008296:	682b      	ldr	r3, [r5, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d0c6      	beq.n	800822a <__sflush_r+0x32>
 800829c:	2b1d      	cmp	r3, #29
 800829e:	d001      	beq.n	80082a4 <__sflush_r+0xac>
 80082a0:	2b16      	cmp	r3, #22
 80082a2:	d11e      	bne.n	80082e2 <__sflush_r+0xea>
 80082a4:	602f      	str	r7, [r5, #0]
 80082a6:	2000      	movs	r0, #0
 80082a8:	e022      	b.n	80082f0 <__sflush_r+0xf8>
 80082aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082ae:	b21b      	sxth	r3, r3
 80082b0:	e01b      	b.n	80082ea <__sflush_r+0xf2>
 80082b2:	690f      	ldr	r7, [r1, #16]
 80082b4:	2f00      	cmp	r7, #0
 80082b6:	d0f6      	beq.n	80082a6 <__sflush_r+0xae>
 80082b8:	0793      	lsls	r3, r2, #30
 80082ba:	680e      	ldr	r6, [r1, #0]
 80082bc:	bf08      	it	eq
 80082be:	694b      	ldreq	r3, [r1, #20]
 80082c0:	600f      	str	r7, [r1, #0]
 80082c2:	bf18      	it	ne
 80082c4:	2300      	movne	r3, #0
 80082c6:	eba6 0807 	sub.w	r8, r6, r7
 80082ca:	608b      	str	r3, [r1, #8]
 80082cc:	f1b8 0f00 	cmp.w	r8, #0
 80082d0:	dde9      	ble.n	80082a6 <__sflush_r+0xae>
 80082d2:	6a21      	ldr	r1, [r4, #32]
 80082d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80082d6:	4643      	mov	r3, r8
 80082d8:	463a      	mov	r2, r7
 80082da:	4628      	mov	r0, r5
 80082dc:	47b0      	blx	r6
 80082de:	2800      	cmp	r0, #0
 80082e0:	dc08      	bgt.n	80082f4 <__sflush_r+0xfc>
 80082e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	f04f 30ff 	mov.w	r0, #4294967295
 80082f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082f4:	4407      	add	r7, r0
 80082f6:	eba8 0800 	sub.w	r8, r8, r0
 80082fa:	e7e7      	b.n	80082cc <__sflush_r+0xd4>
 80082fc:	20400001 	.word	0x20400001

08008300 <_fflush_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	690b      	ldr	r3, [r1, #16]
 8008304:	4605      	mov	r5, r0
 8008306:	460c      	mov	r4, r1
 8008308:	b913      	cbnz	r3, 8008310 <_fflush_r+0x10>
 800830a:	2500      	movs	r5, #0
 800830c:	4628      	mov	r0, r5
 800830e:	bd38      	pop	{r3, r4, r5, pc}
 8008310:	b118      	cbz	r0, 800831a <_fflush_r+0x1a>
 8008312:	6a03      	ldr	r3, [r0, #32]
 8008314:	b90b      	cbnz	r3, 800831a <_fflush_r+0x1a>
 8008316:	f7fe f95b 	bl	80065d0 <__sinit>
 800831a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d0f3      	beq.n	800830a <_fflush_r+0xa>
 8008322:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008324:	07d0      	lsls	r0, r2, #31
 8008326:	d404      	bmi.n	8008332 <_fflush_r+0x32>
 8008328:	0599      	lsls	r1, r3, #22
 800832a:	d402      	bmi.n	8008332 <_fflush_r+0x32>
 800832c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800832e:	f7fe fb4a 	bl	80069c6 <__retarget_lock_acquire_recursive>
 8008332:	4628      	mov	r0, r5
 8008334:	4621      	mov	r1, r4
 8008336:	f7ff ff5f 	bl	80081f8 <__sflush_r>
 800833a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800833c:	07da      	lsls	r2, r3, #31
 800833e:	4605      	mov	r5, r0
 8008340:	d4e4      	bmi.n	800830c <_fflush_r+0xc>
 8008342:	89a3      	ldrh	r3, [r4, #12]
 8008344:	059b      	lsls	r3, r3, #22
 8008346:	d4e1      	bmi.n	800830c <_fflush_r+0xc>
 8008348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800834a:	f7fe fb3d 	bl	80069c8 <__retarget_lock_release_recursive>
 800834e:	e7dd      	b.n	800830c <_fflush_r+0xc>

08008350 <__swhatbuf_r>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	460c      	mov	r4, r1
 8008354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008358:	2900      	cmp	r1, #0
 800835a:	b096      	sub	sp, #88	@ 0x58
 800835c:	4615      	mov	r5, r2
 800835e:	461e      	mov	r6, r3
 8008360:	da0d      	bge.n	800837e <__swhatbuf_r+0x2e>
 8008362:	89a3      	ldrh	r3, [r4, #12]
 8008364:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008368:	f04f 0100 	mov.w	r1, #0
 800836c:	bf14      	ite	ne
 800836e:	2340      	movne	r3, #64	@ 0x40
 8008370:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008374:	2000      	movs	r0, #0
 8008376:	6031      	str	r1, [r6, #0]
 8008378:	602b      	str	r3, [r5, #0]
 800837a:	b016      	add	sp, #88	@ 0x58
 800837c:	bd70      	pop	{r4, r5, r6, pc}
 800837e:	466a      	mov	r2, sp
 8008380:	f000 f848 	bl	8008414 <_fstat_r>
 8008384:	2800      	cmp	r0, #0
 8008386:	dbec      	blt.n	8008362 <__swhatbuf_r+0x12>
 8008388:	9901      	ldr	r1, [sp, #4]
 800838a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800838e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008392:	4259      	negs	r1, r3
 8008394:	4159      	adcs	r1, r3
 8008396:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800839a:	e7eb      	b.n	8008374 <__swhatbuf_r+0x24>

0800839c <__smakebuf_r>:
 800839c:	898b      	ldrh	r3, [r1, #12]
 800839e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083a0:	079d      	lsls	r5, r3, #30
 80083a2:	4606      	mov	r6, r0
 80083a4:	460c      	mov	r4, r1
 80083a6:	d507      	bpl.n	80083b8 <__smakebuf_r+0x1c>
 80083a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	6123      	str	r3, [r4, #16]
 80083b0:	2301      	movs	r3, #1
 80083b2:	6163      	str	r3, [r4, #20]
 80083b4:	b003      	add	sp, #12
 80083b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083b8:	ab01      	add	r3, sp, #4
 80083ba:	466a      	mov	r2, sp
 80083bc:	f7ff ffc8 	bl	8008350 <__swhatbuf_r>
 80083c0:	9f00      	ldr	r7, [sp, #0]
 80083c2:	4605      	mov	r5, r0
 80083c4:	4639      	mov	r1, r7
 80083c6:	4630      	mov	r0, r6
 80083c8:	f7ff f9ce 	bl	8007768 <_malloc_r>
 80083cc:	b948      	cbnz	r0, 80083e2 <__smakebuf_r+0x46>
 80083ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083d2:	059a      	lsls	r2, r3, #22
 80083d4:	d4ee      	bmi.n	80083b4 <__smakebuf_r+0x18>
 80083d6:	f023 0303 	bic.w	r3, r3, #3
 80083da:	f043 0302 	orr.w	r3, r3, #2
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	e7e2      	b.n	80083a8 <__smakebuf_r+0xc>
 80083e2:	89a3      	ldrh	r3, [r4, #12]
 80083e4:	6020      	str	r0, [r4, #0]
 80083e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ea:	81a3      	strh	r3, [r4, #12]
 80083ec:	9b01      	ldr	r3, [sp, #4]
 80083ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80083f2:	b15b      	cbz	r3, 800840c <__smakebuf_r+0x70>
 80083f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083f8:	4630      	mov	r0, r6
 80083fa:	f000 f81d 	bl	8008438 <_isatty_r>
 80083fe:	b128      	cbz	r0, 800840c <__smakebuf_r+0x70>
 8008400:	89a3      	ldrh	r3, [r4, #12]
 8008402:	f023 0303 	bic.w	r3, r3, #3
 8008406:	f043 0301 	orr.w	r3, r3, #1
 800840a:	81a3      	strh	r3, [r4, #12]
 800840c:	89a3      	ldrh	r3, [r4, #12]
 800840e:	431d      	orrs	r5, r3
 8008410:	81a5      	strh	r5, [r4, #12]
 8008412:	e7cf      	b.n	80083b4 <__smakebuf_r+0x18>

08008414 <_fstat_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4d07      	ldr	r5, [pc, #28]	@ (8008434 <_fstat_r+0x20>)
 8008418:	2300      	movs	r3, #0
 800841a:	4604      	mov	r4, r0
 800841c:	4608      	mov	r0, r1
 800841e:	4611      	mov	r1, r2
 8008420:	602b      	str	r3, [r5, #0]
 8008422:	f7f9 fd77 	bl	8001f14 <_fstat>
 8008426:	1c43      	adds	r3, r0, #1
 8008428:	d102      	bne.n	8008430 <_fstat_r+0x1c>
 800842a:	682b      	ldr	r3, [r5, #0]
 800842c:	b103      	cbz	r3, 8008430 <_fstat_r+0x1c>
 800842e:	6023      	str	r3, [r4, #0]
 8008430:	bd38      	pop	{r3, r4, r5, pc}
 8008432:	bf00      	nop
 8008434:	2000042c 	.word	0x2000042c

08008438 <_isatty_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4d06      	ldr	r5, [pc, #24]	@ (8008454 <_isatty_r+0x1c>)
 800843c:	2300      	movs	r3, #0
 800843e:	4604      	mov	r4, r0
 8008440:	4608      	mov	r0, r1
 8008442:	602b      	str	r3, [r5, #0]
 8008444:	f7f9 fd76 	bl	8001f34 <_isatty>
 8008448:	1c43      	adds	r3, r0, #1
 800844a:	d102      	bne.n	8008452 <_isatty_r+0x1a>
 800844c:	682b      	ldr	r3, [r5, #0]
 800844e:	b103      	cbz	r3, 8008452 <_isatty_r+0x1a>
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	bd38      	pop	{r3, r4, r5, pc}
 8008454:	2000042c 	.word	0x2000042c

08008458 <_sbrk_r>:
 8008458:	b538      	push	{r3, r4, r5, lr}
 800845a:	4d06      	ldr	r5, [pc, #24]	@ (8008474 <_sbrk_r+0x1c>)
 800845c:	2300      	movs	r3, #0
 800845e:	4604      	mov	r4, r0
 8008460:	4608      	mov	r0, r1
 8008462:	602b      	str	r3, [r5, #0]
 8008464:	f7f9 fd7e 	bl	8001f64 <_sbrk>
 8008468:	1c43      	adds	r3, r0, #1
 800846a:	d102      	bne.n	8008472 <_sbrk_r+0x1a>
 800846c:	682b      	ldr	r3, [r5, #0]
 800846e:	b103      	cbz	r3, 8008472 <_sbrk_r+0x1a>
 8008470:	6023      	str	r3, [r4, #0]
 8008472:	bd38      	pop	{r3, r4, r5, pc}
 8008474:	2000042c 	.word	0x2000042c

08008478 <memcpy>:
 8008478:	440a      	add	r2, r1
 800847a:	4291      	cmp	r1, r2
 800847c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008480:	d100      	bne.n	8008484 <memcpy+0xc>
 8008482:	4770      	bx	lr
 8008484:	b510      	push	{r4, lr}
 8008486:	f811 4b01 	ldrb.w	r4, [r1], #1
 800848a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800848e:	4291      	cmp	r1, r2
 8008490:	d1f9      	bne.n	8008486 <memcpy+0xe>
 8008492:	bd10      	pop	{r4, pc}

08008494 <__assert_func>:
 8008494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008496:	4614      	mov	r4, r2
 8008498:	461a      	mov	r2, r3
 800849a:	4b09      	ldr	r3, [pc, #36]	@ (80084c0 <__assert_func+0x2c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4605      	mov	r5, r0
 80084a0:	68d8      	ldr	r0, [r3, #12]
 80084a2:	b14c      	cbz	r4, 80084b8 <__assert_func+0x24>
 80084a4:	4b07      	ldr	r3, [pc, #28]	@ (80084c4 <__assert_func+0x30>)
 80084a6:	9100      	str	r1, [sp, #0]
 80084a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084ac:	4906      	ldr	r1, [pc, #24]	@ (80084c8 <__assert_func+0x34>)
 80084ae:	462b      	mov	r3, r5
 80084b0:	f000 f842 	bl	8008538 <fiprintf>
 80084b4:	f000 f852 	bl	800855c <abort>
 80084b8:	4b04      	ldr	r3, [pc, #16]	@ (80084cc <__assert_func+0x38>)
 80084ba:	461c      	mov	r4, r3
 80084bc:	e7f3      	b.n	80084a6 <__assert_func+0x12>
 80084be:	bf00      	nop
 80084c0:	20000028 	.word	0x20000028
 80084c4:	080089fd 	.word	0x080089fd
 80084c8:	08008a0a 	.word	0x08008a0a
 80084cc:	08008a38 	.word	0x08008a38

080084d0 <_calloc_r>:
 80084d0:	b570      	push	{r4, r5, r6, lr}
 80084d2:	fba1 5402 	umull	r5, r4, r1, r2
 80084d6:	b934      	cbnz	r4, 80084e6 <_calloc_r+0x16>
 80084d8:	4629      	mov	r1, r5
 80084da:	f7ff f945 	bl	8007768 <_malloc_r>
 80084de:	4606      	mov	r6, r0
 80084e0:	b928      	cbnz	r0, 80084ee <_calloc_r+0x1e>
 80084e2:	4630      	mov	r0, r6
 80084e4:	bd70      	pop	{r4, r5, r6, pc}
 80084e6:	220c      	movs	r2, #12
 80084e8:	6002      	str	r2, [r0, #0]
 80084ea:	2600      	movs	r6, #0
 80084ec:	e7f9      	b.n	80084e2 <_calloc_r+0x12>
 80084ee:	462a      	mov	r2, r5
 80084f0:	4621      	mov	r1, r4
 80084f2:	f7fe f9eb 	bl	80068cc <memset>
 80084f6:	e7f4      	b.n	80084e2 <_calloc_r+0x12>

080084f8 <__ascii_mbtowc>:
 80084f8:	b082      	sub	sp, #8
 80084fa:	b901      	cbnz	r1, 80084fe <__ascii_mbtowc+0x6>
 80084fc:	a901      	add	r1, sp, #4
 80084fe:	b142      	cbz	r2, 8008512 <__ascii_mbtowc+0x1a>
 8008500:	b14b      	cbz	r3, 8008516 <__ascii_mbtowc+0x1e>
 8008502:	7813      	ldrb	r3, [r2, #0]
 8008504:	600b      	str	r3, [r1, #0]
 8008506:	7812      	ldrb	r2, [r2, #0]
 8008508:	1e10      	subs	r0, r2, #0
 800850a:	bf18      	it	ne
 800850c:	2001      	movne	r0, #1
 800850e:	b002      	add	sp, #8
 8008510:	4770      	bx	lr
 8008512:	4610      	mov	r0, r2
 8008514:	e7fb      	b.n	800850e <__ascii_mbtowc+0x16>
 8008516:	f06f 0001 	mvn.w	r0, #1
 800851a:	e7f8      	b.n	800850e <__ascii_mbtowc+0x16>

0800851c <__ascii_wctomb>:
 800851c:	4603      	mov	r3, r0
 800851e:	4608      	mov	r0, r1
 8008520:	b141      	cbz	r1, 8008534 <__ascii_wctomb+0x18>
 8008522:	2aff      	cmp	r2, #255	@ 0xff
 8008524:	d904      	bls.n	8008530 <__ascii_wctomb+0x14>
 8008526:	228a      	movs	r2, #138	@ 0x8a
 8008528:	601a      	str	r2, [r3, #0]
 800852a:	f04f 30ff 	mov.w	r0, #4294967295
 800852e:	4770      	bx	lr
 8008530:	700a      	strb	r2, [r1, #0]
 8008532:	2001      	movs	r0, #1
 8008534:	4770      	bx	lr
	...

08008538 <fiprintf>:
 8008538:	b40e      	push	{r1, r2, r3}
 800853a:	b503      	push	{r0, r1, lr}
 800853c:	4601      	mov	r1, r0
 800853e:	ab03      	add	r3, sp, #12
 8008540:	4805      	ldr	r0, [pc, #20]	@ (8008558 <fiprintf+0x20>)
 8008542:	f853 2b04 	ldr.w	r2, [r3], #4
 8008546:	6800      	ldr	r0, [r0, #0]
 8008548:	9301      	str	r3, [sp, #4]
 800854a:	f7ff fd3d 	bl	8007fc8 <_vfiprintf_r>
 800854e:	b002      	add	sp, #8
 8008550:	f85d eb04 	ldr.w	lr, [sp], #4
 8008554:	b003      	add	sp, #12
 8008556:	4770      	bx	lr
 8008558:	20000028 	.word	0x20000028

0800855c <abort>:
 800855c:	b508      	push	{r3, lr}
 800855e:	2006      	movs	r0, #6
 8008560:	f000 f82c 	bl	80085bc <raise>
 8008564:	2001      	movs	r0, #1
 8008566:	f7f9 fca1 	bl	8001eac <_exit>

0800856a <_raise_r>:
 800856a:	291f      	cmp	r1, #31
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4605      	mov	r5, r0
 8008570:	460c      	mov	r4, r1
 8008572:	d904      	bls.n	800857e <_raise_r+0x14>
 8008574:	2316      	movs	r3, #22
 8008576:	6003      	str	r3, [r0, #0]
 8008578:	f04f 30ff 	mov.w	r0, #4294967295
 800857c:	bd38      	pop	{r3, r4, r5, pc}
 800857e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008580:	b112      	cbz	r2, 8008588 <_raise_r+0x1e>
 8008582:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008586:	b94b      	cbnz	r3, 800859c <_raise_r+0x32>
 8008588:	4628      	mov	r0, r5
 800858a:	f000 f831 	bl	80085f0 <_getpid_r>
 800858e:	4622      	mov	r2, r4
 8008590:	4601      	mov	r1, r0
 8008592:	4628      	mov	r0, r5
 8008594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008598:	f000 b818 	b.w	80085cc <_kill_r>
 800859c:	2b01      	cmp	r3, #1
 800859e:	d00a      	beq.n	80085b6 <_raise_r+0x4c>
 80085a0:	1c59      	adds	r1, r3, #1
 80085a2:	d103      	bne.n	80085ac <_raise_r+0x42>
 80085a4:	2316      	movs	r3, #22
 80085a6:	6003      	str	r3, [r0, #0]
 80085a8:	2001      	movs	r0, #1
 80085aa:	e7e7      	b.n	800857c <_raise_r+0x12>
 80085ac:	2100      	movs	r1, #0
 80085ae:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80085b2:	4620      	mov	r0, r4
 80085b4:	4798      	blx	r3
 80085b6:	2000      	movs	r0, #0
 80085b8:	e7e0      	b.n	800857c <_raise_r+0x12>
	...

080085bc <raise>:
 80085bc:	4b02      	ldr	r3, [pc, #8]	@ (80085c8 <raise+0xc>)
 80085be:	4601      	mov	r1, r0
 80085c0:	6818      	ldr	r0, [r3, #0]
 80085c2:	f7ff bfd2 	b.w	800856a <_raise_r>
 80085c6:	bf00      	nop
 80085c8:	20000028 	.word	0x20000028

080085cc <_kill_r>:
 80085cc:	b538      	push	{r3, r4, r5, lr}
 80085ce:	4d07      	ldr	r5, [pc, #28]	@ (80085ec <_kill_r+0x20>)
 80085d0:	2300      	movs	r3, #0
 80085d2:	4604      	mov	r4, r0
 80085d4:	4608      	mov	r0, r1
 80085d6:	4611      	mov	r1, r2
 80085d8:	602b      	str	r3, [r5, #0]
 80085da:	f7f9 fc57 	bl	8001e8c <_kill>
 80085de:	1c43      	adds	r3, r0, #1
 80085e0:	d102      	bne.n	80085e8 <_kill_r+0x1c>
 80085e2:	682b      	ldr	r3, [r5, #0]
 80085e4:	b103      	cbz	r3, 80085e8 <_kill_r+0x1c>
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	bd38      	pop	{r3, r4, r5, pc}
 80085ea:	bf00      	nop
 80085ec:	2000042c 	.word	0x2000042c

080085f0 <_getpid_r>:
 80085f0:	f7f9 bc44 	b.w	8001e7c <_getpid>

080085f4 <_init>:
 80085f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f6:	bf00      	nop
 80085f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085fa:	bc08      	pop	{r3}
 80085fc:	469e      	mov	lr, r3
 80085fe:	4770      	bx	lr

08008600 <_fini>:
 8008600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008602:	bf00      	nop
 8008604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008606:	bc08      	pop	{r3}
 8008608:	469e      	mov	lr, r3
 800860a:	4770      	bx	lr
