
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -332 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Y:/Desktop/desptop/CPU_MIPS/pa.fromNetlist.tcl
# create_project -name cpu_mips -dir "Y:/Desktop/desptop/CPU_MIPS/planAhead_run_5" -part xc3s1200efg320-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Y:/Desktop/desptop/CPU_MIPS/cpu_16bit_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Y:/Desktop/desptop/CPU_MIPS} {xst} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "cpu_16bit_top.ucf" [current_fileset -constrset]
Adding file 'Y:/Desktop/desptop/CPU_MIPS/cpu_16bit_top.ucf' to fileset 'constrs_1'
# add_files [list {cpu_16bit_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu_16bit_top.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu_16bit_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cpu_16bit_top.edif ...
ngc2edif: Total memory usage is 81448 kilobytes

Parsing EDIF File [./planAhead_run_5/cpu_mips.data/cache/cpu_16bit_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/cpu_mips.data/cache/cpu_16bit_top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'cpu_16bit_top' is not ideal for floorplanning, since the cellview 'cpu_16bit_top' defined in file 'cpu_16bit_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [Y:/Desktop/desptop/CPU_MIPS/cpu_16bit_top.ucf]
Finished Parsing UCF File [Y:/Desktop/desptop/CPU_MIPS/cpu_16bit_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6c2fec87
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 517.645 ; gain = 104.816
startgroup
set_property package_pin C7 [get_ports {dyp0[6]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {dyp0[5]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {dyp0[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {dyp0[3]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {dyp0[2]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {dyp0[1]}]
endgroup
startgroup
set_property package_pin F8 [get_ports {dyp0[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {dyp1[6]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {dyp1[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {dyp1[4]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {dyp1[3]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {dyp1[2]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {dyp1[1]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {dyp1[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 28 03:14:47 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
