Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 29 14:02:11 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[5]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[7]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[8]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_taken_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.173        0.000                      0                 8174        0.022        0.000                      0                 8174        3.750        0.000                       0                  1847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.173        0.000                      0                 8111        0.022        0.000                      0                 8111        3.750        0.000                       0                  1847  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.711        0.000                      0                   63        0.645        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 2.382ns (27.624%)  route 6.241ns (72.376%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.981    13.677    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X61Y75         FDRE                                         r  cpu0/if0/if_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  cpu0/if0/if_inst_reg[3]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 2.382ns (27.624%)  route 6.241ns (72.376%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.981    13.677    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X61Y75         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.382ns (27.629%)  route 6.239ns (72.371%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.980    13.675    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X59Y75         FDRE                                         r  cpu0/if0/if_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  cpu0/if0/if_inst_reg[1]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X59Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.382ns (27.629%)  route 6.239ns (72.371%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.980    13.675    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X59Y75         FDRE                                         r  cpu0/if0/if_inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  cpu0/if0/if_inst_reg[2]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X59Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[2]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 2.382ns (27.632%)  route 6.238ns (72.368%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.979    13.674    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X58Y75         FDRE                                         r  cpu0/if0/if_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  cpu0/if0/if_inst_reg[12]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X58Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[12]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.674    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 2.382ns (27.632%)  route 6.238ns (72.368%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.979    13.674    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X58Y75         FDRE                                         r  cpu0/if0/if_inst_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  cpu0/if0/if_inst_reg[13]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X58Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.674    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 2.382ns (27.632%)  route 6.238ns (72.368%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.979    13.674    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X58Y75         FDRE                                         r  cpu0/if0/if_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  cpu0/if0/if_inst_reg[14]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X58Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[14]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.674    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.382ns (27.720%)  route 6.211ns (72.280%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.952    13.647    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X61Y74         FDRE                                         r  cpu0/if0/if_inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  cpu0/if0/if_inst_reg[4]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.382ns (27.720%)  route 6.211ns (72.280%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.533     5.054    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=122, routed)         1.059     6.631    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_40/O
                         net (fo=1, routed)           0.000     6.755    cpu0/id_ex0/branch_addr_o_reg[31]_i_40_n_2
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.305 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.305    cpu0/id_ex0/branch_addr_o_reg[31]_i_25_n_2
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.428    cpu0/id_ex0/branch_addr_o_reg[31]_i_16_n_2
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.542    cpu0/id_ex0/branch_addr_o_reg[31]_i_7_n_2
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  cpu0/id_ex0/branch_addr_o_reg[31]_i_6/CO[3]
                         net (fo=5, routed)           1.391     9.047    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  cpu0/id_ex0/p_res_taken_reg_i_2/O
                         net (fo=2, routed)           0.649     9.820    cpu0/id_ex0/p_res_taken_reg_i_2_n_2
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.944 f  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=44, routed)          0.474    10.418    cpu0/ctrl0/ex_opcode_reg[9]
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.542 r  cpu0/ctrl0/id_pc[31]_i_3/O
                         net (fo=71, routed)          1.212    11.754    cpu0/id_ex0/E[0]
    SLICE_X53Y72         LUT2 (Prop_lut2_I1_O)        0.150    11.904 r  cpu0/id_ex0/if_addr[17]_i_3/O
                         net (fo=3, routed)           0.465    12.369    cpu0/if0/rst_reg_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.326    12.695 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.952    13.647    cpu0/if0/if_inst[31]_i_1_n_2
    SLICE_X61Y74         FDRE                                         r  cpu0/if0/if_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  cpu0/if0/if_inst_reg[9]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.850    cpu0/if0/if_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 ram0/ram_bram/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/inst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 3.772ns (45.207%)  route 4.572ns (54.793%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.608     5.129    ram0/ram_bram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/ram_bram/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.001 r  ram0/ram_bram/ram_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.066    ram0/ram_bram/ram_reg_0_3_n_2
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.491 r  ram0/ram_bram/ram_reg_1_3/DOADO[0]
                         net (fo=3, routed)           2.501    10.992    ram0/ram_bram/ram_reg_1_3_n_37
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.153    11.145 r  ram0/ram_bram/c_wdata_o[27]_i_1/O
                         net (fo=8, routed)           1.522    12.667    ram0/ram_bram/cpu_ram_din[3]
    SLICE_X59Y73         LUT2 (Prop_lut2_I0_O)        0.322    12.989 r  ram0/ram_bram/inst[3]_i_1/O
                         net (fo=1, routed)           0.483    13.473    cpu0/if0/ram_reg_1_7[3]
    SLICE_X59Y74         FDRE                                         r  cpu0/if0/inst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.491    14.832    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  cpu0/if0/inst_reg[3]/C
                         clock pessimism              0.180    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)       -0.301    14.675    cpu0/if0/inst_reg[3]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  1.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.134     1.722    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD3
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.134     1.722    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD3
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.134     1.722    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD3
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.134     1.722    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD3
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.699    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.104     1.692    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD4
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.104     1.692    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD4
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.104     1.692    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD4
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X51Y57         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.104     1.692    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/ADDRD4
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.961    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/WCLK
    SLICE_X50Y57         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD/CLK
                         clock pessimism             -0.502     1.459    
    SLICE_X50Y57         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.659    hci0/io_in_fifo/q_data_array_reg_512_575_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/c_waddr_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_15_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.555     1.438    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  cpu0/if0/c_waddr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  cpu0/if0/c_waddr_o_reg[2]/Q
                         net (fo=152, routed)         0.231     1.810    cpu0/icache0/cache_data_reg_0_63_15_17/ADDRD0
    SLICE_X54Y70         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_15_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.823     1.951    cpu0/icache0/cache_data_reg_0_63_15_17/WCLK
    SLICE_X54Y70         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.500     1.451    
    SLICE_X54Y70         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.761    cpu0/icache0/cache_data_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/c_waddr_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_15_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.555     1.438    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  cpu0/if0/c_waddr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  cpu0/if0/c_waddr_o_reg[2]/Q
                         net (fo=152, routed)         0.231     1.810    cpu0/icache0/cache_data_reg_0_63_15_17/ADDRD0
    SLICE_X54Y70         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_15_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.823     1.951    cpu0/icache0/cache_data_reg_0_63_15_17/WCLK
    SLICE_X54Y70         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_15_17/RAMB/CLK
                         clock pessimism             -0.500     1.451    
    SLICE_X54Y70         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.761    cpu0/icache0/cache_data_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y43  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y43  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y78  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y78  cpu0/icache0/cache_tag_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y79  cpu0/icache0/cache_tag_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y79  cpu0/icache0/cache_tag_reg_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y79  cpu0/icache0/cache_tag_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y79  cpu0/icache0/cache_tag_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y60  hci0/io_in_fifo/q_data_array_reg_576_639_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y60  hci0/io_in_fifo/q_data_array_reg_576_639_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y60  hci0/io_in_fifo/q_data_array_reg_576_639_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y52  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.518ns (13.843%)  route 3.224ns (86.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.224     8.809    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X31Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.518ns (14.039%)  route 3.172ns (85.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.172     8.757    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X32Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.434    14.775    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.518ns (14.039%)  route 3.172ns (85.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.172     8.757    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X32Y58         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.434    14.775    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y58         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X32Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.518ns (13.843%)  route 3.224ns (86.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.224     8.809    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X30Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.606    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.518ns (13.843%)  route 3.224ns (86.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.224     8.809    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X30Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.606    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.518ns (13.843%)  route 3.224ns (86.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.224     8.809    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X30Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.606    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.518ns (14.571%)  route 3.037ns (85.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.037     8.622    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X31Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.518ns (14.571%)  route 3.037ns (85.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.037     8.622    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X31Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.518ns (14.571%)  route 3.037ns (85.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.037     8.622    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X31Y59         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y59         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.518ns (14.571%)  route 3.037ns (85.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.546     5.067    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.585 f  rst_reg/Q
                         net (fo=317, routed)         3.037     8.622    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y59         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X30Y59         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X30Y59         FDPE (Recov_fdpe_C_PRE)     -0.361    14.564    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.754%)  route 0.666ns (80.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         0.666     2.269    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y45         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.960    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X40Y45         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.754%)  route 0.666ns (80.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         0.666     2.269    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y45         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.960    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X40Y45         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.754%)  route 0.666ns (80.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         0.666     2.269    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y45         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.833     1.960    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X40Y45         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.164ns (13.268%)  route 1.072ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         1.072     2.675    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X34Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.828     1.956    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X34Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.164ns (12.866%)  route 1.111ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         1.111     2.714    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X32Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.829     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.164ns (12.866%)  route 1.111ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         1.111     2.714    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X32Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.829     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.164ns (12.866%)  route 1.111ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         1.111     2.714    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X32Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.829     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.164ns (12.866%)  route 1.111ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         1.111     2.714    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X32Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.829     1.957    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.164ns (15.574%)  route 0.889ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         0.889     2.492    hci0/uart_blk/rst
    SLICE_X36Y55         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.829     1.957    hci0/uart_blk/clk
    SLICE_X36Y55         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X36Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.857%)  route 0.870ns (84.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.556     1.439    EXCLK_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.603 f  rst_reg/Q
                         net (fo=317, routed)         0.870     2.473    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y58         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1846, routed)        0.830     1.957    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X41Y58         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X41Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.106    





