// Seed: 1812119217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(negedge id_7) $display(1, id_8, -id_7, id_7, 1'b0, (1), id_6, 1);
endmodule
module module_1 (
    output tri   id_0
    , id_17,
    output tri0  id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  wor   id_8,
    input  tri   id_9,
    input  tri0  id_10,
    output tri   id_11,
    output logic id_12,
    output wire  id_13,
    input  tri   id_14,
    output wire  id_15
);
  always @(posedge id_14 or negedge id_3) id_12 <= id_10 < id_9;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17
  );
endmodule
