from typing import overload, Dict
from enum import IntEnum

from mtkcpu.units.debug.jtag import JTAGTap
from mtkcpu.units.debug.types import *
from mtkcpu.units.debug.impl_config import DATASIZE, PROGBUFSIZE
from mtkcpu.units.debug.dmi_handlers import DMI_HANDLERS_MAP
from mtkcpu.units.debug.cpu_dm_if import CpuRunningState, CpuRunningStateExternalInterface

from amaranth import *
from amaranth.lib import data

# * The Debug Moduleâ€™s own state and registers should only 
# be reset at power-up and while dmactive in dmcontrol is 0.


# TODO
# * add 'mark_command_finished' handler's method
# * 'dmi_address' cannot be set independently of main FSM state - eve if in WAIT state


#  If an  exception  is  encountered  during  execution  of  the  Program  Buffer, 
#  no  more  instructions  are executed,  the  hart  remains  in  Debug  Mode,  
#  and cmderr is  set  to  3  (exception error).


# https://people.eecs.berkeley.edu/~krste/papers/riscv-privileged-v1.9.1.pdf    
class DMI_CSR(IntEnum):
    MISA = 0x301
    DCSR = 0x7B0 # TODO from debug spec: pc saved in dpc and cause is updated
    DPC  = 0x7B1

class DebugCSR():
    # constructor needs CPU instance to use/drive CPU signals
    def __init__(self, layout, cpu):
        self.layout = layout
        self.cpu = cpu

    @overload
    def field_values(self) -> Dict[str, Signal]:
        raise NotImplementedError("DebugCSR must implement 'field_values(self)' method!")


# coupled in comb. logic
class ReadOnlyRegValue():

    def __init__(self, layout) -> None:
        self.layout = layout

    @overload
    def field_values(self) -> Dict[str, int]:
        raise NotImplementedError("ReadOnlyRegValue must implement 'field_values(self)' method!")

    # converts values of all fields to single number 
    def to_value(self):
        field_vals = self.field_values()
        res, off = 0, 0
        for name, width in reversed(self.layout):
            if "_zero" in name:
                continue
            res |= field_vals[name] << off
            off += width
        return res

# https://people.eecs.berkeley.edu/~krste/papers/riscv-privileged-v1.9.pdf
class RegValueMISA(ReadOnlyRegValue):
    class XLEN(IntEnum):
        RV32 = 0x1
    class Extension(IntEnum):
        I = 1 << 8

    def field_values(self) -> Dict[str, int]:
        return {
            "base": self.XLEN.RV32,
            "extensions": self.Extension.I,
            "wiri": 0,
        }

class RegValueDPC(DebugCSR):
    def field_values(self) -> Dict[str, Signal]:
        return {

        }


dbg_csr_regs = {
    DMI_CSR.MISA: [
        ("extensions", 26),
        ("wiri", 4),
        ("base", 2),
    ],
    DMI_CSR.DPC: [
        ("value", 32),
    ]
}

const_csr_values = {
    DMI_CSR.MISA: RegValueMISA,
}

class ControllerInterface():
    def __init__(self):
        self.halted             = Signal()
        self.resumed            = Signal()
        self.command_err        = Signal(3) # of shape 'cmderr'
        self.command_finished   = Signal()


# Jtag FSM described here:
# https://www.xilinx.com/support/answers/3203.html
class DebugUnit(Elaboratable):
    def __init__(self, cpu):
        self.cpu = cpu
        self.jtag = JTAGTap()
        self.dmi_regs = dict([(k, data.Signal(v)) for k, v in DMI_reg_kinds.items()])

    def elaborate(self, platform):
        m = self.m = Module()
        sync = m.d.sync
        comb = m.d.comb

        m.submodules.jtag = self.jtag

        jtag_dtmcs   = self.jtag.regs[JtagIR.DTMCS]
        jtag_tap_dmi_bus     = self.jtag.regs[JtagIR.DMI]
        jtag_idcode  = self.jtag.regs[JtagIR.IDCODE]

        comb += [
            jtag_idcode.r.eq(JtagIRValue.IDCODE),

            jtag_dtmcs.r.version.eq(JtagIRValue.DM_VERSION),
            jtag_dtmcs.r.abits.eq(JtagIRValue.DM_ABITS),
            jtag_dtmcs.r.dmistat.eq(DMISTAT.NO_ERR),
            jtag_dtmcs.r.idle.eq(2), # TODO
        ]

        self.HANDLER = Signal()

        self.autoexecdata = Signal(DATASIZE)

        HANDLE_ME_PLZ = 0
        sticky = Signal(reset=HANDLE_ME_PLZ)

        with m.If(jtag_dtmcs.update & jtag_dtmcs.w.dmireset):
            comb += sticky.eq(0) # TODO

        self.csr_regs = dbg_csr_regs
        self.const_csr_values = const_csr_values
        self.nonconst_csr_values = dict([(k, Record(v)) for k, v in self.csr_regs.items() if k not in self.const_csr_values])

        self.controller = ControllerInterface()

        self.dmi_handlers = dict(
            [ 
                ( k, v(
                    my_reg_addr=k,
                    debug_unit=self,
                    dmi_regs=self.dmi_regs,
                    controller=self.controller,
                    write_value=jtag_tap_dmi_bus.w.data) ) for k, v in DMI_HANDLERS_MAP.items()
            ]
        )

        self.ONREAD = Signal()
        self.ONWRITE = Signal()

        self.WTF = Signal(2)
        sync += self.WTF.eq(0)

        sync += [
            self.ONWRITE.eq(0),
            self.ONREAD.eq(0),
            self.HANDLER.eq(0),
        ]

        def reset():
            self.m.d.sync += [
                self.dmi_regs[DMIReg.DMSTATUS].version.eq(2),
                self.dmi_regs[DMIReg.DMSTATUS].authenticated.eq(1),

                self.dmi_regs[DMIReg.ABSTRACTCS].datacount.eq(DATASIZE),
                self.dmi_regs[DMIReg.ABSTRACTCS].progbufsize.eq(PROGBUFSIZE),
            ]

            self.m.d.comb += [
                self.controller.command_err.eq(0),
                self.controller.command_finished.eq(0),
            ]

        reset()

        cpu_state : CpuRunningState = self.cpu.running_state
        cpu_state_if : CpuRunningStateExternalInterface = self.cpu.running_state_interface
        sync += [
            self.dmi_regs[DMIReg.DMSTATUS].allhalted.eq(cpu_state.halted),
            self.dmi_regs[DMIReg.DMSTATUS].anyhalted.eq(cpu_state.halted),
            self.dmi_regs[DMIReg.DMSTATUS].anyrunning.eq(~cpu_state.halted),
            self.dmi_regs[DMIReg.DMSTATUS].allrunning.eq(~cpu_state.halted),
            self.dmi_regs[DMIReg.DMSTATUS].allresumeack.eq(cpu_state_if.resumeack),
            self.dmi_regs[DMIReg.DMSTATUS].anyresumeack.eq(cpu_state_if.resumeack),
        ]

        def on_read(addr):
            sync = self.m.d.sync
            sync += self.ONREAD.eq(1)
            with m.Switch(addr):
                for addr2, record in self.dmi_regs.items():
                    with m.Case(addr2):
                        sync += jtag_tap_dmi_bus.r.data.eq(record),
                        sync += jtag_tap_dmi_bus.r.op.eq(0), # TODO        

        def on_write(addr, data):
            sync = self.m.d.sync
            sync += self.ONWRITE.eq(1)
            with m.Switch(addr):
                for addr2, record in self.dmi_regs.items():
                    with m.Case(addr2):
                        sync += record.eq(data)
        
        abstractcs : ABSTRACTCS_Layout = self.dmi_regs[DMIReg.ABSTRACTCS]

        with m.FSM() as self.fsm:
            with m.State("IDLE"):
                with m.If(jtag_tap_dmi_bus.update & ~sticky):
                    sync += abstractcs.busy.eq(jtag_tap_dmi_bus.w.op != DMIOp.NOP)
                    with m.Switch(jtag_tap_dmi_bus.w.op):
                        with m.Case(DMIOp.READ):
                            on_read(jtag_tap_dmi_bus.w.address)
                        with m.Case(DMIOp.WRITE):
                            # on_write(jtag_tap_dmi_bus.w.address, jtag_tap_dmi_bus.w.data)
                            m.next = "WAIT"
            with m.State("WAIT"):
                sync += abstractcs.cmderr.eq(self.controller.command_err)
                with m.Switch(jtag_tap_dmi_bus.w.address):
                    for reg, h in self.dmi_handlers.items():
                        with m.Case(reg):
                            h.handle_write()
                    with m.Default():
                        comb += [
                            self.controller.command_finished.eq(1),
                            self.controller.command_err.eq(ABSTRACTCS_Layout.CMDERR.NOT_SUPPORTED),
                        ]
                with m.If(self.controller.command_finished):
                    m.next = "IDLE"
                    sync += abstractcs.busy.eq(0)

        return m
