m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/vm
Ede1_soc_top_level
Z0 w1583508987
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 d/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/modelsim
Z4 8/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd
Z5 F/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd
l0
L4
VNf5zFeccPa5nm>U[W7Y?Z0
!s100 Me_@IcBPK0;_H>k4845In3
Z6 OV;C;10.5b;63
32
Z7 !s110 1583517635
!i10b 1
Z8 !s108 1583517635.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd|
Z10 !s107 /home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/hdl/DE1_SoC_top_level.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Artl
R1
R2
DEx4 work 17 de1_soc_top_level 0 22 Nf5zFeccPa5nm>U[W7Y?Z0
l22
L12
VO>0e:CZgmM5zYh;:Rg`dR1
!s100 N_7d6g]lBcB83ZiE:]4D02
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etst_bench
Z13 w1583517627
R1
R2
R3
Z14 8/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd
Z15 F/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd
l0
L4
VF_6OZbQ12Ui_Hb8MUES[a0
!s100 JJ5Q_j9=7M?@DZRB2Y6RH2
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd|
Z17 !s107 /home/vm/Documents/QuartusV_RTES/counter_parallel_port/hw/modelsim/counter_parallel_port_tb.vhd|
!i113 1
R11
R12
Atst_bench_logic
R1
R2
Z18 DEx4 work 9 tst_bench 0 22 F_6OZbQ12Ui_Hb8MUES[a0
l22
L7
VAbl=d4Zz<;ok]R[L1doUd0
!s100 bL63iF^CY:IB?0RLRmiGo0
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
