
*** Running vivado
    with args -log block_design_pfs_daughtercard_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_design_pfs_daughtercard_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source block_design_pfs_daughtercard_0_0.tcl -notrace
Command: synth_design -top block_design_pfs_daughtercard_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23198 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 74.000 ; free physical = 1197 ; free virtual = 9838
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'block_design_pfs_daughtercard_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_pfs_daughtercard_0_0/synth/block_design_pfs_daughtercard_0_0.sv:56]
INFO: [Synth 8-638] synthesizing module 'pfs_daughtercard' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:1]
	Parameter NUM_SECTORS bound to: 6 - type: integer 
	Parameter SER_CLK_MHZ bound to: 16 - type: integer 
	Parameter TIMER_PREC_MS bound to: 1 - type: integer 
	Parameter COUNTER_ROLL_CYCLES bound to: 16000 - type: integer 
	Parameter COUNTER_BITS bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pfs_sector' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_sector.sv:1]
	Parameter BIT_SOFT_RST bound to: 0 - type: integer 
	Parameter BIT_PSU_OFF bound to: 1 - type: integer 
	Parameter ADDR_CTRL bound to: 0 - type: integer 
	Parameter ADDR_STATUS bound to: 1 - type: integer 
	Parameter ADDR_TX bound to: 2 - type: integer 
	Parameter ADDR_RX bound to: 3 - type: integer 
	Parameter ADDR_TX_COUNT bound to: 4 - type: integer 
	Parameter ADDR_RX_COUNT bound to: 5 - type: integer 
	Parameter ADDR_RX_PARITY bound to: 6 - type: integer 
	Parameter ADDR_RX_STOPBIT bound to: 7 - type: integer 
	Parameter SOFT_RST_CYCLES bound to: 63 - type: integer 
INFO: [Synth 8-226] default block is never used [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_sector.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_sector.sv:140]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/tools/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [/tools/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'fifo' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/fifo.sv:1]
	Parameter DWIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_DUALCLOCK_MACRO' [/tools/xilinx/Vivado/2017.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b010000000 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: TRUE - type: string 
	Parameter d_size bound to: 36 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter DIP_WIDTH bound to: 2 - type: integer 
	Parameter DOP_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 10 - type: integer 
	Parameter MAX_D_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter fin_width bound to: 34 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/tools/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4613]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (2#1) [/tools/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4613]
INFO: [Synth 8-256] done synthesizing module 'FIFO_DUALCLOCK_MACRO' (3#1) [/tools/xilinx/Vivado/2017.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo' (4#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/fifo.sv:1]
INFO: [Synth 8-638] synthesizing module 'serialize' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:20]
	Parameter TXN_SZ bound to: 34 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter LATCH bound to: 3'b010 
	Parameter SERIALIZE bound to: 3'b011 
	Parameter SR_LEN bound to: 37 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:67]
INFO: [Synth 8-256] done synthesizing module 'serialize' (5#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:20]
INFO: [Synth 8-638] synthesizing module 'deserialize' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:20]
	Parameter TXN_SZ bound to: 34 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter START_BIT bound to: 3'b010 
	Parameter DATA bound to: 3'b011 
	Parameter STOP_BIT bound to: 3'b100 
	Parameter SR_LEN bound to: 35 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:119]
INFO: [Synth 8-256] done synthesizing module 'deserialize' (6#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:20]
INFO: [Synth 8-256] done synthesizing module 'pfs_sector' (7#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_sector.sv:1]
INFO: [Synth 8-4471] merging register 'wr_en_reg' into 'awready_reg' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:164]
WARNING: [Synth 8-6014] Unused sequential element wr_en_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:164]
INFO: [Synth 8-256] done synthesizing module 'pfs_daughtercard' (8#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:1]
INFO: [Synth 8-256] done synthesizing module 'block_design_pfs_daughtercard_0_0' (9#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_pfs_daughtercard_0_0/synth/block_design_pfs_daughtercard_0_0.sv:56]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[9]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[8]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[9]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[8]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1260.988 ; gain = 114.500 ; free physical = 1183 ; free virtual = 9824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1260.988 ; gain = 114.500 ; free physical = 1178 ; free virtual = 9819
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1648.238 ; gain = 3.000 ; free physical = 748 ; free virtual = 9391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 716 ; free virtual = 9359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 716 ; free virtual = 9359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 718 ; free virtual = 9360
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'serialize'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:51]
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "bitcount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
INFO: [Synth 8-5544] ROM "bitcount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
WARNING: [Synth 8-6014] Unused sequential element parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
INFO: [Synth 8-5544] ROM "ctrl_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_fifo_wr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ser_counter_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:180]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:192]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:51]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                             0001 |                              000
                    IDLE |                             0010 |                              001
                   LATCH |                             0100 |                              010
               SERIALIZE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'serialize'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 681 ; free virtual = 9324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 6     
+---XORs : 
	               35 Bit    Wide XORs := 6     
	               34 Bit    Wide XORs := 6     
+---Registers : 
	               37 Bit    Registers := 6     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 18    
	               32 Bit    Registers := 26    
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 54    
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module serialize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	               34 Bit    Wide XORs := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module deserialize 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	               35 Bit    Wide XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module pfs_sector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pfs_daughtercard 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "serializer/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element serializer/tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
WARNING: [Synth 8-6014] Unused sequential element deserializer/rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
WARNING: [Synth 8-6014] Unused sequential element deserializer/parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element deserializer/stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "serializer/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element deserializer/parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element deserializer/stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
WARNING: [Synth 8-6014] Unused sequential element serializer/tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
WARNING: [Synth 8-6014] Unused sequential element deserializer/rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "serializer/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element deserializer/parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element deserializer/stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
WARNING: [Synth 8-6014] Unused sequential element serializer/tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
WARNING: [Synth 8-6014] Unused sequential element deserializer/rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "serializer/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element deserializer/parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element deserializer/stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
WARNING: [Synth 8-6014] Unused sequential element serializer/tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
WARNING: [Synth 8-6014] Unused sequential element deserializer/rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "serializer/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element deserializer/parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element deserializer/stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
WARNING: [Synth 8-6014] Unused sequential element serializer/tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
WARNING: [Synth 8-6014] Unused sequential element deserializer/rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "serializer/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element deserializer/parity_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:110]
WARNING: [Synth 8-6014] Unused sequential element deserializer/stopbit_fail_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:111]
WARNING: [Synth 8-6014] Unused sequential element serializer/tx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/serialize.sv:85]
WARNING: [Synth 8-6014] Unused sequential element deserializer/rx_cnt_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/deserialize.sv:109]
WARNING: [Synth 8-6014] Unused sequential element ser_counter_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:180]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ipshared/b0e5/pfs_daughtercard.sv:192]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[9]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[8]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[9]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[8]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design pfs_daughtercard has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/serializer/shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/serializer/shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/serializer/shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/serializer/shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/serializer/shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/serializer/shift_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/tx_fifo_wr_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/tx_fifo_wr_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/tx_fifo_wr_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/tx_fifo_wr_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/tx_fifo_wr_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/tx_fifo_wr_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/tx_fifo_wr_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/tx_fifo_wr_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/tx_fifo_wr_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/tx_fifo_wr_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/tx_fifo_wr_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/tx_fifo_wr_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[5].i_pfs_sector/ctrl_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[4].i_pfs_sector/ctrl_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[16] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/serializer/shift_reg_reg[0]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[31]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[30]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[29]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[28]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[27]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[26]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[25]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[24]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[23]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[22]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[21]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[20]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[19]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[18]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[17]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[16]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[15]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[14]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[13]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[12]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[11]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[10]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[9]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[8]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[7]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[6]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[5]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[4]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/ctrl_reg_reg[3]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/tx_fifo_wr_data_reg[33]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].i_pfs_sector/tx_fifo_wr_data_reg[32]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/serializer/shift_reg_reg[0]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[31]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[30]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[29]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[28]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[27]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[26]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[25]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[24]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[23]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[22]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[21]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[20]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[19]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[18]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[17]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[16]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[15]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[14]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[13]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[12]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[11]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[10]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[9]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[8]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[7]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[6]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[5]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[4]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/ctrl_reg_reg[3]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/tx_fifo_wr_data_reg[33]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].i_pfs_sector/tx_fifo_wr_data_reg[32]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/serializer/shift_reg_reg[0]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[31]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[30]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[29]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[28]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[27]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[26]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[25]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[24]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[23]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[22]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[21]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[20]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[19]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[18]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[17]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[16]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[15]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[14]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[13]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[12]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[11]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[10]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[9]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[8]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[7]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[6]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[5]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[4]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/ctrl_reg_reg[3]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/tx_fifo_wr_data_reg[33]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].i_pfs_sector/tx_fifo_wr_data_reg[32]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[3].i_pfs_sector/serializer/shift_reg_reg[0]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[31]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[30]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[3].i_pfs_sector/ctrl_reg_reg[29]) is unused and will be removed from module block_design_pfs_daughtercard_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 688 ; free virtual = 9331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 541 ; free virtual = 9184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.238 ; gain = 501.750 ; free physical = 545 ; free virtual = 9188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 527 ; free virtual = 9170
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 515 ; free virtual = 9158
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 514 ; free virtual = 9157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 511 ; free virtual = 9154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 511 ; free virtual = 9153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 510 ; free virtual = 9153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 510 ; free virtual = 9152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   300|
|2     |FIFO36E1 |    12|
|3     |LUT1     |  1199|
|4     |LUT2     |   448|
|5     |LUT3     |   236|
|6     |LUT4     |    99|
|7     |LUT5     |   114|
|8     |LUT6     |   598|
|9     |MUXF7    |   108|
|10    |MUXF8    |    12|
|11    |ODDR     |     6|
|12    |FDCE     |  1998|
|13    |FDRE     |   486|
|14    |FDSE     |    12|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------+------+
|      |Instance                          |Module                  |Cells |
+------+----------------------------------+------------------------+------+
|1     |top                               |                        |  5628|
|2     |  inst                            |pfs_daughtercard        |  5628|
|3     |    \genblk1[0].i_pfs_sector      |pfs_sector              |   915|
|4     |      deserializer                |deserialize_31          |   526|
|5     |      rx_fifo                     |fifo_32                 |    14|
|6     |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_36 |    14|
|7     |      serializer                  |serialize_33            |   302|
|8     |      tx_fifo                     |fifo_34                 |     1|
|9     |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_35 |     1|
|10    |    \genblk1[1].i_pfs_sector      |pfs_sector_0            |   883|
|11    |      deserializer                |deserialize_25          |   498|
|12    |      rx_fifo                     |fifo_26                 |    10|
|13    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_30 |    10|
|14    |      serializer                  |serialize_27            |   302|
|15    |      tx_fifo                     |fifo_28                 |     1|
|16    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_29 |     1|
|17    |    \genblk1[2].i_pfs_sector      |pfs_sector_1            |   915|
|18    |      deserializer                |deserialize_19          |   526|
|19    |      rx_fifo                     |fifo_20                 |    14|
|20    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_24 |    14|
|21    |      serializer                  |serialize_21            |   302|
|22    |      tx_fifo                     |fifo_22                 |     1|
|23    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_23 |     1|
|24    |    \genblk1[3].i_pfs_sector      |pfs_sector_2            |   883|
|25    |      deserializer                |deserialize_13          |   498|
|26    |      rx_fifo                     |fifo_14                 |    10|
|27    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_18 |    10|
|28    |      serializer                  |serialize_15            |   302|
|29    |      tx_fifo                     |fifo_16                 |     1|
|30    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_17 |     1|
|31    |    \genblk1[4].i_pfs_sector      |pfs_sector_3            |   947|
|32    |      deserializer                |deserialize_7           |   554|
|33    |      rx_fifo                     |fifo_8                  |    18|
|34    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_12 |    18|
|35    |      serializer                  |serialize_9             |   302|
|36    |      tx_fifo                     |fifo_10                 |     1|
|37    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_11 |     1|
|38    |    \genblk1[5].i_pfs_sector      |pfs_sector_4            |   888|
|39    |      deserializer                |deserialize             |   498|
|40    |      rx_fifo                     |fifo                    |    11|
|41    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO_6  |    11|
|42    |      serializer                  |serialize               |   302|
|43    |      tx_fifo                     |fifo_5                  |     1|
|44    |        FIFO_DUALCLOCK_MACRO_inst |FIFO_DUALCLOCK_MACRO    |     1|
+------+----------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.574 ; gain = 507.086 ; free physical = 510 ; free virtual = 9152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1653.574 ; gain = 119.836 ; free physical = 560 ; free virtual = 9203
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1653.582 ; gain = 507.086 ; free physical = 560 ; free virtual = 9203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

259 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1685.590 ; gain = 597.531 ; free physical = 522 ; free virtual = 9165
INFO: [Common 17-1381] The checkpoint '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/block_design_pfs_daughtercard_0_0_synth_1/block_design_pfs_daughtercard_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_pfs_daughtercard_0_0/block_design_pfs_daughtercard_0_0.xci
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/block_design_pfs_daughtercard_0_0_synth_1/block_design_pfs_daughtercard_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1709.602 ; gain = 0.000 ; free physical = 439 ; free virtual = 9087
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 18:21:36 2017...
