
---------- Begin Simulation Statistics ----------
final_tick                                 1100957200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186257                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   324204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.18                       # Real time elapsed on the host
host_tick_rate                               98459549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2082683                       # Number of instructions simulated
sim_ops                                       3625185                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001101                       # Number of seconds simulated
sim_ticks                                  1100957200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437866                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24828                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467871                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240075                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          437866                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197791                       # Number of indirect misses.
system.cpu.branchPred.lookups                  494736                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11539                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12584                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2390697                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1948163                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24925                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     348821                       # Number of branches committed
system.cpu.commit.bw_lim_events                600995                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          890949                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2082683                       # Number of instructions committed
system.cpu.commit.committedOps                3625185                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2343251                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1155955     49.33%     49.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182631      7.79%     57.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172436      7.36%     64.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231234      9.87%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       600995     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2343251                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76127                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9682                       # Number of function calls committed.
system.cpu.commit.int_insts                   3568152                       # Number of committed integer instructions.
system.cpu.commit.loads                        495675                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20704      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2851603     78.66%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1637      0.05%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      1.04%     80.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2985      0.08%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.17%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.32%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12600      0.35%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7436      0.21%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476149     13.13%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162386      4.48%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19526      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12175      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3625185                       # Class of committed instruction
system.cpu.commit.refs                         670236                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2082683                       # Number of Instructions Simulated
system.cpu.committedOps                       3625185                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.321562                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.321562                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8169                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32511                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47554                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4394                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020809                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4738133                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   299874                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1151444                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25002                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89366                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      579671                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2114                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194088                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      494736                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    243457                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2226455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4650                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2859606                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           706                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179748                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             334185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038952                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2586495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.939170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1227333     47.45%     47.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75160      2.91%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59401      2.30%     52.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76713      2.97%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1147888     44.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2586495                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124654                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68211                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    219052400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    219052000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    219052000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    219052000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    219052000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    219052000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8610000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8610000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       579200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       578800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       578400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       578400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4744800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4688400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4626000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4661600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78904000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78873600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78870800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1668093200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29488                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   379679                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.512096                       # Inst execution rate
system.cpu.iew.exec_refs                       775477                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194067                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689709                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                612301                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                935                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204839                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4516073                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                581410                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35398                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4161885                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3216                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8603                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25002                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14634                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39760                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116624                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30277                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21111                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8377                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5818069                       # num instructions consuming a value
system.cpu.iew.wb_count                       4139220                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567650                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3302625                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.503862                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4146477                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6442697                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3573158                       # number of integer regfile writes
system.cpu.ipc                               0.756681                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756681                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27050      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3285782     78.28%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1660      0.04%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41390      0.99%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4529      0.11%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6928      0.17%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15231      0.36%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14381      0.34%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8023      0.19%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2239      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               566666     13.50%     94.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183162      4.36%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25347      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13640      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4197286                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92883                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              187158                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89423                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132937                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4077353                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10812793                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4049797                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5274098                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4514965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4197286                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1108                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          890877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18887                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            366                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2586495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1168834     45.19%     45.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              175520      6.79%     51.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301684     11.66%     63.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              343430     13.28%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597027     23.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2586495                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.524958                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      243574                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           374                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9147                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4595                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               612301                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204839                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1570638                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2752394                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  838147                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4959885                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46326                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   350661                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15577                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4656                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12172929                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4661209                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6361370                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1181559                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71801                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25002                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171408                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1401462                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            159249                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7391304                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19718                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                885                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207071                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            937                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6258390                       # The number of ROB reads
system.cpu.rob.rob_writes                     9276448                       # The number of ROB writes
system.cpu.timesIdled                            1600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              436                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          683                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            683                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              121                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8096                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1350                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12208                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13558                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11367840                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29427960                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17609                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4106                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23832                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                959                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2093                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2093                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17609                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8325                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49500                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57825                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1437824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10480                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30181                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014910                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121195                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29731     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30181                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20209997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18911801                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3434799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       239896                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239896                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       239896                       # number of overall hits
system.cpu.icache.overall_hits::total          239896                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3560                       # number of overall misses
system.cpu.icache.overall_misses::total          3560                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178260800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178260800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178260800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178260800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014623                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014623                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014623                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014623                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50073.258427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50073.258427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50073.258427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50073.258427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2862                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2862                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2862                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144697600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144697600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144697600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144697600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011756                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011756                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011756                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011756                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50558.211041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50558.211041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50558.211041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50558.211041                       # average overall mshr miss latency
system.cpu.icache.replacements                   2604                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       239896                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239896                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3560                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178260800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178260800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50073.258427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50073.258427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144697600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144697600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011756                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011756                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50558.211041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50558.211041                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.465802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.881427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.465802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            489774                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           489774                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678768                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678768                       # number of overall hits
system.cpu.dcache.overall_hits::total          678768                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34513                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34513                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34513                       # number of overall misses
system.cpu.dcache.overall_misses::total         34513                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1675878400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1675878400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1675878400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1675878400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713281                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713281                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048386                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048386                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048386                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048386                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48557.888332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48557.888332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48557.888332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48557.888332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.452446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1759                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2767                       # number of writebacks
system.cpu.dcache.writebacks::total              2767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22064                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22064                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16842                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    574574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    574574000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251432072                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826006072                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46154.229255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46154.229255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46154.229255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57234.707944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49044.417053                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       506318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          506318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570624000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570624000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       538700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       538700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48502.995491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48502.995491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472311200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472311200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45616.302878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45616.302878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105254400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105254400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49392.022525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49392.022525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102262800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102262800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48812.792363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48812.792363                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4393                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4393                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251432072                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251432072                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57234.707944                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57234.707944                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.714051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.027630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   736.960740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.753311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.235111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          796                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.222656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1443402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1443402                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             890                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4864                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          923                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6677                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            890                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4864                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          923                       # number of overall hits
system.l2cache.overall_hits::total               6677                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1969                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7583                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3470                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13022                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1969                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7583                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3470                       # number of overall misses
system.l2cache.overall_misses::total            13022                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133758000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518458400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241249974                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893466374                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133758000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518458400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241249974                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893466374                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2859                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12447                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4393                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19699                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2859                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12447                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4393                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19699                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.688702                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609223                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789893                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661049                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.688702                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609223                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789893                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661049                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67931.945150                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68371.145984                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69524.488184                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68612.069882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67931.945150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68371.145984                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69524.488184                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68612.069882                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1969                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7571                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3452                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12992                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1969                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7571                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3452                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          566                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13558                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118006000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457330800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212577991                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787914791                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118006000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457330800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212577991                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35253844                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823168635                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.688702                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608259                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.785796                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659526                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.688702                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608259                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.785796                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688258                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59931.945150                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60405.600317                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61581.109791                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60646.150785                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59931.945150                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60405.600317                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61581.109791                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62285.943463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60714.606505                       # average overall mshr miss latency
system.l2cache.replacements                      9518                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          566                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          566                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35253844                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35253844                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62285.943463                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62285.943463                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          739                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              739                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1354                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1354                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93455200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93455200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2093                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2093                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69021.565731                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69021.565731                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1350                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1350                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82577200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82577200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645007                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645007                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61168.296296                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61168.296296                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          890                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4125                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          923                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5938                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1969                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6229                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3470                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11668                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133758000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425003200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241249974                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    800011174                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2859                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.688702                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601603                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789893                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662729                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67931.945150                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68229.764007                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69524.488184                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68564.550394                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1969                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6221                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3452                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11642                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118006000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374753600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212577991                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705337591                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.688702                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600831                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.785796                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661252                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59931.945150                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60240.090018                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61581.109791                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60585.603075                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3717.904340                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26155                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9518                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.747951                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.100166                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   290.825237                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2357.529522                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.193531                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.255885                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002954                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575569                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222459                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035707                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1936                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318518                       # Number of tag accesses
system.l2cache.tags.data_accesses              318518                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1100957200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1969                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7571                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3452                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          566                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13558                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114460399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440111568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    200669018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32902278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788143263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114460399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114460399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77837722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77837722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77837722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114460399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440111568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    200669018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32902278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             865980985                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1106858400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               39509670                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                 68688488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              111383728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2090765                       # Number of instructions simulated
sim_ops                                       3638287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5901200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2515                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               382                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2548                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1168                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1347                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2890                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     164                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          214                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10100                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6634                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               382                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1381                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1842                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            7057                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 8082                       # Number of instructions committed
system.cpu.commit.committedOps                  13102                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        11208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.168986                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.561103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6326     56.44%     56.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1363     12.16%     68.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          660      5.89%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1017      9.07%     83.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1842     16.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        11208                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     12836                       # Number of committed integer instructions.
system.cpu.commit.loads                          1599                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          105      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            10337     78.90%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.37%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.17%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.24%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.20%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.30%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.40%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.20%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.19%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1477     11.27%     93.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            718      5.48%     98.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.93%     99.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             13102                       # Class of committed instruction
system.cpu.commit.refs                           2389                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        8082                       # Number of Instructions Simulated
system.cpu.committedOps                         13102                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.825415                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.825415                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4020                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  23238                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2401                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5899                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    382                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   460                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1972                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1048                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2890                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2262                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          9885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    99                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          14672                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     764                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.195892                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1332                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.994510                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              13162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.919997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.898871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5913     44.92%     44.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      859      6.53%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      456      3.46%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      236      1.79%     56.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5698     43.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                13162                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       684                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      434                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       316400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       314800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       314800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       316000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        7412800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  467                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1849                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.221718                       # Inst execution rate
system.cpu.iew.exec_refs                         3017                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1048                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2471                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2250                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1114                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               20159                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1969                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               679                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18024                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    382                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              285                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          651                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          325                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          343                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            124                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     17803                       # num instructions consuming a value
system.cpu.iew.wb_count                         17843                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657698                       # average fanout of values written-back
system.cpu.iew.wb_producers                     11709                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.209449                       # insts written-back per cycle
system.cpu.iew.wb_sent                          17911                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    26029                       # number of integer regfile reads
system.cpu.int_regfile_writes                   14569                       # number of integer regfile writes
system.cpu.ipc                               0.547821                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.547821                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               171      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14989     80.14%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.32%     81.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.25%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.17%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.17%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.37%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   68      0.36%     82.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.17%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.26%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1893     10.12%     93.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 992      5.30%     98.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             194      1.04%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  18703                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     603                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1209                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          560                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1046                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  17929                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              49478                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        17283                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             26170                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      20138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     18703                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               119                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         13162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.420985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.605834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6556     49.81%     49.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 978      7.43%     57.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1499     11.39%     68.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1789     13.59%     82.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2340     17.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           13162                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.267742                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2262                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2250                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1114                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    6846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            14753                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3280                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 15757                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     51                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2712                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 55516                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  22235                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               26683                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5972                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    258                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    382                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   473                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10925                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1058                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            32626                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       582                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        29525                       # The number of ROB reads
system.cpu.rob.rob_writes                       42283                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           66                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            132                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            67                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              73100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  66                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            15                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                87                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             66                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                102                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.029412                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.169792                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       99     97.06%     97.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  102                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               45600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62395                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2232                       # number of overall hits
system.cpu.icache.overall_hits::total            2232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1404800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1404800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1404800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1404800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2262                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2262                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013263                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013263                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46826.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46826.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46826.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46826.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1250400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1250400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1250400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1250400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012378                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012378                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012378                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012378                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44657.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44657.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44657.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44657.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1404800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1404800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46826.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46826.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1250400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1250400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44657.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44657.142857                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 447                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.964286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4552                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2415                       # number of overall hits
system.cpu.dcache.overall_hits::total            2415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           61                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           61                       # number of overall misses
system.cpu.dcache.overall_misses::total            61                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2474400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2474400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2474400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2474400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40563.934426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40563.934426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40563.934426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40563.934426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           30                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1287200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1287200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1287200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       128793                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1415993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015347                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41522.580645                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41522.580645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41522.580645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        18399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37262.973684                       # average overall mshr miss latency
system.cpu.dcache.replacements                     38                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2474400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2474400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40563.934426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40563.934426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1287200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1287200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41522.580645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41522.580645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       128793                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       128793                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        18399                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        18399                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                38                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.552632                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   798.786145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   225.213855                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.780065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.219935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4990                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4990                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1116000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1132000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        72000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2320000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1116000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1132000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        72000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2320000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.548387                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.515152                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.548387                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.515152                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        69750                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66588.235294                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68235.294118                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        69750                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66588.235294                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68235.294118                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       988000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       996000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2048000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       988000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       996000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2048000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.515152                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.515152                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        61750                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58588.235294                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60235.294118                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        61750                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58588.235294                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60235.294118                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1116000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1132000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        72000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2320000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.548387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.515152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        69750                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66588.235294                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        72000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68235.294118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       988000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       996000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2048000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.515152                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        61750                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58588.235294                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        64000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60235.294118                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    109                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.027778                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.529723                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1054.476243                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1859.234392                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1016.759642                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453915                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.248232                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031738                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          879                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1951                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280029                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719971                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1092                       # Number of tag accesses
system.l2cache.tags.data_accesses                1092                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5901200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          173524029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          184369281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     10845252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              368738562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     173524029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         173524029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        54226259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              54226259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        54226259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         173524029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         184369281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     10845252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             422964821                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1148406800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4959058                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  8654912                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                               95990285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2145925                       # Number of instructions simulated
sim_ops                                       3745874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41548400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14501                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1319                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13988                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5508                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14501                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8993                       # Number of indirect misses.
system.cpu.branchPred.lookups                   16145                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     953                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     65710                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40082                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1342                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11152                       # Number of branches committed
system.cpu.commit.bw_lim_events                 16839                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25595                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                55160                       # Number of instructions committed
system.cpu.commit.committedOps                 107587                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        72423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.485536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.660451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34045     47.01%     47.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9077     12.53%     59.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6232      8.61%     68.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6230      8.60%     76.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16839     23.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        72423                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5105                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  762                       # Number of function calls committed.
system.cpu.commit.int_insts                    104372                       # Number of committed integer instructions.
system.cpu.commit.loads                         14089                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          590      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            80729     75.04%     75.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             373      0.35%     75.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.21%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            244      0.23%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.21%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.10%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             591      0.55%     77.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             672      0.62%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1100      1.02%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.11%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12998     12.08%     91.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7904      7.35%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1091      1.01%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            107587                       # Class of committed instruction
system.cpu.commit.refs                          22613                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       55160                       # Number of Instructions Simulated
system.cpu.committedOps                        107587                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.883086                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.883086                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           58                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          133                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          240                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 19755                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 143294                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19518                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     37468                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1348                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1715                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16531                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        9570                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       16145                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10777                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         57164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   458                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          77660                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2696                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.155433                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6461                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.747658                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              79804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.905819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37414     46.88%     46.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3647      4.57%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2053      2.57%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2421      3.03%     57.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34269     42.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                79804                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      8001                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4556                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      6217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      6218000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      6217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      6217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      6217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      6217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       126800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       127200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        61600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        61200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        61600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        61600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       286800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       299200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2675600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2682000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2679200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2682400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       49713600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1662                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12303                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.187242                       # Inst execution rate
system.cpu.iew.exec_refs                        26061                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       9546                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11017                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17843                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                43                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10375                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              133161                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16515                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2043                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                123320                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   502                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1348                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   557                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1124                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3756                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1851                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1474                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            188                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    138383                       # num instructions consuming a value
system.cpu.iew.wb_count                        122316                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619541                       # average fanout of values written-back
system.cpu.iew.wb_producers                     85734                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.177576                       # insts written-back per cycle
system.cpu.iew.wb_sent                         122708                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   181494                       # number of integer regfile reads
system.cpu.int_regfile_writes                   96289                       # number of integer regfile writes
system.cpu.ipc                               0.531043                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.531043                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1079      0.86%      0.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 93263     74.40%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  374      0.30%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   261      0.21%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 369      0.29%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.20%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  131      0.10%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  755      0.60%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  752      0.60%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1130      0.90%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                203      0.16%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                15603     12.45%     91.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9024      7.20%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1411      1.13%     99.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            759      0.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 125360                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    6104                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               12256                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5881                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               8295                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 118177                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             318809                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       116435                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            150456                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     132857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    125360                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               538                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         79804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.570849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.625349                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               35172     44.07%     44.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7857      9.85%     53.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9332     11.69%     65.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10933     13.70%     79.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               16510     20.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           79804                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.206882                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10803                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               377                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              210                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17843                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10375                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   52053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           103871                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   12957                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                125091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    896                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20715                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    531                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                355082                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 139900                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              161089                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     37845                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3053                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1348                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4527                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    36022                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9706                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           208342                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2412                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3045                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       188766                       # The number of ROB reads
system.cpu.rob.rob_writes                      273795                       # The number of ROB writes
system.cpu.timesIdled                             307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           47                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1703                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               47                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict              407                       # Transaction distribution
system.membus.trans_dist::ReadExReq                33                       # Transaction distribution
system.membus.trans_dist::ReadExResp               33                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           426                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 459                       # Request fanout histogram
system.membus.reqLayer2.occupancy              406436                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             986364                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 810                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           116                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1205                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 41                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                41                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            811                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1612                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          942                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2554                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    59968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               470                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1322                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036309                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.187128                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1274     96.37%     96.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      3.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1322                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              376800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               764757                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              645198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        41548400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10122                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10122                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10122                       # number of overall hits
system.cpu.icache.overall_hits::total           10122                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          655                       # number of overall misses
system.cpu.icache.overall_misses::total           655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25988800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25988800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25988800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25988800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10777                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060778                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060778                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060778                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060778                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39677.557252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39677.557252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39677.557252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39677.557252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          538                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          538                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          538                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          538                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20698400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20698400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20698400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20698400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049921                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049921                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049921                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049921                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38472.862454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38472.862454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38472.862454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38472.862454                       # average overall mshr miss latency
system.cpu.icache.replacements                    537                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10122                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10122                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25988800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25988800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39677.557252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39677.557252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20698400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20698400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38472.862454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38472.862454                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               26211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.052963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             22091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            22091                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        23428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        23428                       # number of overall hits
system.cpu.dcache.overall_hits::total           23428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          477                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          477                       # number of overall misses
system.cpu.dcache.overall_misses::total           477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22226800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22226800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22226800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22226800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019954                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46597.064990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46597.064990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46597.064990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46597.064990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.dcache.writebacks::total                86                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          314                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12198800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12198800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12198800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2563957                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14762757                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011295                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013135                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45180.740741                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45180.740741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45180.740741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58271.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47015.149682                       # average overall mshr miss latency
system.cpu.dcache.replacements                    314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        14921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19830800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19830800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45483.486239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45483.486239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9835600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9835600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42950.218341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42950.218341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58439.024390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58439.024390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2363200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2363200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57639.024390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57639.024390                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2563957                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2563957                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58271.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58271.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               87111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1338                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.105381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.530399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   201.469601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.803252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.196748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             48124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            48124                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             271                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 392                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            271                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                392                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           267                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           156                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               460                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          267                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          156                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              460                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17772000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10908800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2481963                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31162763                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17772000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10908800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2481963                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31162763                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          538                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          270                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             852                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          538                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          270                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            852                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.496283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.577778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.539906                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.496283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.577778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.539906                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66561.797753                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69928.205128                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67080.081081                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67745.136957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66561.797753                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69928.205128                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67080.081081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67745.136957                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             30                       # number of writebacks
system.l2cache.writebacks::total                   30                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          267                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          156                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          156                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15644000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9660800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2185963                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27490763                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15644000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9660800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2185963                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27490763                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.496283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.577778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.539906                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.496283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.577778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.539906                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58591.760300                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61928.205128                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59080.081081                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59762.528261                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58591.760300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61928.205128                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59080.081081                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59762.528261                       # average overall mshr miss latency
system.l2cache.replacements                       470                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           86                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           86                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           86                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           86                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           33                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             33                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2246000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2246000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.804878                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.804878                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68060.606061                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68060.606061                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           33                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1982000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1982000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.804878                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.804878                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60060.606061                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60060.606061                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          271                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          106                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          384                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          427                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17772000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8662800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2481963                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28916763                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          811                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.496283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.537118                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.526510                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66561.797753                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70429.268293                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67080.081081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67720.756440                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          267                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          427                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15644000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7678800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2185963                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25508763                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.496283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.537118                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.526510                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58591.760300                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62429.268293                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59080.081081                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59739.491803                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13851                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4566                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.033509                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.348153                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1142.555923                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1823.808935                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   965.303702                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   123.983287                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009851                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278944                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445266                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235670                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030269                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1013                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3083                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          909                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          806                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2066                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247314                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752686                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14086                       # Number of tag accesses
system.l2cache.tags.data_accesses               14086                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     41548400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              266                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              156                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            30                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  30                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          409739003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          240298062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     56993771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              707030836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     409739003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         409739003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46211166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46211166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46211166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         409739003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         240298062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     56993771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             753242002                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
