Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    THOLLIS2-LT
Date:        Sat Dec 04 00:23:03 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch WS2812_syn.prj
ProductType: synplify_pro





log file: "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srr"
Running: WS2812_Implmnt in foreground

Running WS2812_syn|WS2812_Implmnt

Running: compile (Compile) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:03 2021

Running: compile_flow (Compile Process) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:03 2021

Running: compiler (Compile Input) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:03 2021
Copied C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs to C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srs

compiler completed
# Sat Dec 04 00:23:05 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:05 2021

multi_srs_gen completed
# Sat Dec 04 00:23:05 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_mult.srs to C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srs
Complete: Compile Process on WS2812_syn|WS2812_Implmnt

Running: premap (Pre-mapping) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:06 2021

premap completed with warnings
# Sat Dec 04 00:23:06 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on WS2812_syn|WS2812_Implmnt

Running: map (Map) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:06 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on WS2812_syn|WS2812_Implmnt
# Sat Dec 04 00:23:06 2021
Copied C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm to C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srm

fpga_mapper completed with warnings
# Sat Dec 04 00:23:11 2021

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on WS2812_syn|WS2812_Implmnt
Complete: Logic Synthesis on WS2812_syn|WS2812_Implmnt

exit status=0

exit status=0

