
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125956                       # Number of seconds simulated
sim_ticks                                125956150712                       # Number of ticks simulated
final_tick                               1267591486343                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91559                       # Simulator instruction rate (inst/s)
host_op_rate                                   117177                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2466112                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920844                       # Number of bytes of host memory used
host_seconds                                 51074.79                       # Real time elapsed on the host
sim_insts                                  4676381196                       # Number of instructions simulated
sim_ops                                    5984789337                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2194176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3090688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1038208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1745664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8076160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2570880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2570880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13638                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63095                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20085                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20085                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17420158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24537809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8242615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13859299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64118822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13211                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19308                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20410913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20410913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20410913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17420158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24537809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8242615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13859299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84529735                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151207865                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22319509                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19560314                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741863                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11059257                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10776982                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553749                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54440                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117734772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124063879                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22319509                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12330731                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25244637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5703443                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2079053                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13418732                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149009863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123765226     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270932      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328133      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947389      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568640      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865945      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846015      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663018      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10754565      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149009863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147608                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820486                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116775066                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3231076                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25032466                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25025                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946222                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399394                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140033678                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946222                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117247110                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1573471                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792994                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24573988                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       876071                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139045880                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89081                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       541144                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184665881                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630903051                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630903051                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35769670                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19862                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2729518                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23148356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82200                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999451                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137430170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129094478                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103966                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22872917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49045441                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149009863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95265119     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21907332     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10989108      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7195351      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7507658      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3881298      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744994      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436233      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82770      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149009863                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324416     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138227     25.44%     85.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80688     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101915552     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081865      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21627441     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459699      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129094478                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.853755                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543331                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004209                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407846112                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160323251                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126171604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129637809                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241008                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4218285                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139564                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946222                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1040412                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52828                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137450033                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23148356                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492919                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877966                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127707301                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21292724                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387173                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25752187                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19669616                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459463                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.844581                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126285030                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126171604                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72868001                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173031271                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.834425                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421126                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23839423                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746634                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145063641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102857694     70.91%     70.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386525     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11834869      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648963      1.83%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014661      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069901      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453081      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901774      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1896173      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145063641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1896173                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280618480                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278848357                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2198002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.512079                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.512079                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.661341                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.661341                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590774589                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165765820                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146849789                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151207865                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24992424                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20252306                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2165161                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10146685                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9601150                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2671936                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96393                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108990176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137553333                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24992424                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12273086                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30052413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7028819                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3312730                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12717867                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1746714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147170690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117118277     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2814441      1.91%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2156191      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5301380      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1200815      0.82%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1707415      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1294003      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          812899      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14765269     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147170690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165285                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.909697                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107709227                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4983165                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29588496                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119129                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4770668                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4314178                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44717                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165926803                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        85757                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4770668                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108623213                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1377985                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2055595                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28783471                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1559753                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164212383                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23069                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        285354                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       643851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       170429                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230704079                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    764848716                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    764848716                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182188745                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48515324                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40095                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22449                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5327556                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15846015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7734611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130855                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1717671                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161342102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149894777                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198602                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29405486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63646979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147170690                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.018510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565353                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84403303     57.35%     57.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26364083     17.91%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12331498      8.38%     83.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9032636      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8039162      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3194081      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3157323      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490033      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158571      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147170690                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599713     68.62%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122248     13.99%     82.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151943     17.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125813124     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2253796      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17645      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14149803      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7660409      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149894777                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.991316                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             873904                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448032750                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190788110                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146132774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150768681                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       370247                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3857082                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1054                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237058                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4770668                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         831875                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96410                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161382181                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15846015                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7734611                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22433                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1175890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1234366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2410256                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147202592                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13600894                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2692185                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21259563                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20911603                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7658669                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.973511                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146323286                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146132774                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87657543                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242795375                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.966436                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361035                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106729531                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131072118                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30311440                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2168466                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142400022                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693504                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88645557     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25147701     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11080026      7.78%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5812784      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4627906      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1666005      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1409998      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1055984      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2954061      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142400022                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106729531                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131072118                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19486479                       # Number of memory references committed
system.switch_cpus1.commit.loads             11988928                       # Number of loads committed
system.switch_cpus1.commit.membars              17646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18832069                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118100786                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2668150                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2954061                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300829519                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327538033                       # The number of ROB writes
system.switch_cpus1.timesIdled                  76237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4037175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106729531                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131072118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106729531                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.416739                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.416739                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.705846                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.705846                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663763434                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203556125                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155238487                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35292                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151207865                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25352755                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20771553                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2152325                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10339452                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10022965                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2595516                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98765                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112565193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136135675                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25352755                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12618481                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29491441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6440030                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4296936                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13168759                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1682942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150622671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.105871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.530931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121131230     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2380480      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4043344      2.68%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2346814      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1840475      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1620864      1.08%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          994319      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2491647      1.65%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13773498      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150622671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167668                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.900321                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111850770                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5558131                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28867556                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77526                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4268676                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4152504                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164084002                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2404                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4268676                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       112418241                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         647233                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3939194                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28359032                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       990284                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162965661                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        100451                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       572618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    230040847                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    758150447                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    758150447                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184220116                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45820695                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36608                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18329                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2879339                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15147487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7744460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82278                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1815561                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157630103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147987127                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        94871                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23438076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51980028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150622671                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.982502                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.545198                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90227690     59.90%     59.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23159513     15.38%     75.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12532047      8.32%     83.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9262729      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9022135      5.99%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3346821      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2540012      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       341176      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       190548      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150622671                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133122     28.32%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175741     37.38%     65.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161267     34.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124888150     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2008206      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18279      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13356531      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7715961      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147987127                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.978700                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             470138                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447161933                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181105155                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144836955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148457265                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       303039                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3161310                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       128191                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4268676                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         432740                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58285                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157666710                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       820401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15147487                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7744460                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18329                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1238959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1143311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2382270                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145687527                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13022463                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2299599                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20738089                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20612276                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7715626                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.963492                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144837090                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144836955                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85643552                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        237156565                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.957867                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361127                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107137257                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132058543                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25608446                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2170229                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146353995                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.902323                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712332                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92960303     63.52%     63.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25727875     17.58%     81.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10061492      6.87%     87.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5297366      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4501418      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2171567      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1020253      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1579207      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3034514      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146353995                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107137257                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132058543                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19602445                       # Number of memory references committed
system.switch_cpus2.commit.loads             11986177                       # Number of loads committed
system.switch_cpus2.commit.membars              18278                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19154171                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118887275                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2728963                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3034514                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           300986470                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          319604490                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 585194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107137257                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132058543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107137257                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.411347                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.411347                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708543                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708543                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655195856                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      202180202                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153221400                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151207682                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23353707                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19251641                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081466                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9499164                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8954210                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2448207                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91402                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113712064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128257298                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23353707                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11402417                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26801226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6167453                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3703987                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13191829                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1722966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148268403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.062085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.482412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121467177     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1391032      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1974155      1.33%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2588179      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2902551      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2160833      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1245921      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1828597      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12709958      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148268403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154448                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.848219                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112458942                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5376379                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26320362                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61823                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4050896                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3730248                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154750159                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4050896                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113236167                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1110375                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2868549                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25608136                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1394279                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153723200                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1162                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        281219                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       576210                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1005                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214371973                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    718138892                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    718138892                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175133575                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39238318                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40832                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23736                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4209455                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14603245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7588551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125160                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1653649                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149421975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139813998                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26920                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21529073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50829613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148268403                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.942979                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504450                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89110247     60.10%     60.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23823870     16.07%     76.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13198436      8.90%     85.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8514175      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7814088      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3113659      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1892294      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       540752      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       260882      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148268403                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67124     22.67%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         99083     33.46%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129876     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117381525     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2134731      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17096      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12749048      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7531598      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139813998                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.924649                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             296083                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002118                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428219402                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    170992222                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137152286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140110081                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       340973                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3046198                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       181502                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4050896                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         845351                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113002                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149462794                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1394209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14603245                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7588551                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23723                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         85631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1222888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2398975                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137932829                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12576118                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1881169                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20106331                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19330086                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7530213                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.912208                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137152532                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137152286                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80338139                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218240727                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.907046                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102569389                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126061590                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23409162                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2115755                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144217507                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.874107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681771                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93115371     64.57%     64.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24571128     17.04%     81.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9649642      6.69%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4966385      3.44%     91.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4332033      3.00%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2082127      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1801951      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       849410      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2849460      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144217507                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102569389                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126061590                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18964085                       # Number of memory references committed
system.switch_cpus3.commit.loads             11557043                       # Number of loads committed
system.switch_cpus3.commit.membars              17096                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18080972                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113626614                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2572227                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2849460                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290838799                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          302992530                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2939279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102569389                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126061590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102569389                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.474199                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.474199                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.678335                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.678335                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       621514644                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190284719                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144972191                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34192                       # number of misc regfile writes
system.l2.replacements                          63106                       # number of replacements
system.l2.tagsinuse                      16383.863916                       # Cycle average of tags in use
system.l2.total_refs                           806116                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79490                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.141100                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            93.718650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.036943                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3444.246427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.729988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3742.316026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.240628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1614.223391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.419751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2792.501719                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1129.161021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1424.775601                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            810.475776                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1317.017994                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.210220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.228413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.098524                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.170441                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.068919                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.086961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.049468                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.080384                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999992                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32343                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        53881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27396                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        39901                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  153521                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50819                       # number of Writeback hits
system.l2.Writeback_hits::total                 50819                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32343                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        53881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27396                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        39901                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153521                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32343                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        53881                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27396                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        39901                       # number of overall hits
system.l2.overall_hits::total                  153521                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        24146                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8089                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13632                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 63067                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        24146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8111                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13638                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63095                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        24146                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8111                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13638                       # number of overall misses
system.l2.overall_misses::total                 63095                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3044968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3550912569                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2587452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4952667595                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3625874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1766292928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2194859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2858395366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13139721611                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      4172855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1323373                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5496228                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3044968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3550912569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2587452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4952667595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3625874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1770465783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2194859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2859718739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13145217839                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3044968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3550912569                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2587452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4952667595                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3625874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1770465783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2194859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2859718739                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13145217839                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        78027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              216588                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50819                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50819                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                28                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        78027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35507                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               216616                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        78027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35507                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              216616                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.346408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.309457                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.227955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291184                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.346408                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.309457                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.228434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.254730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291276                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.346408                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.309457                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.228434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.254730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291276                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 217497.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207146.923871                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 199034.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205113.376750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 190835.473684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 218357.390036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 182904.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 209682.758656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 208345.435981                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 189675.227273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 220562.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 196293.857143                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 217497.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207146.923871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 199034.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205113.376750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 190835.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 218279.593515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 182904.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 209687.545021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 208340.087788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 217497.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207146.923871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 199034.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205113.376750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 190835.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 218279.593515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 182904.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 209687.545021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 208340.087788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20085                       # number of writebacks
system.l2.writebacks::total                     20085                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        24146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            63067                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        24146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        24146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63095                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2230205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2552115691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1829013                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3545858633                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2518873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1295110319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1496104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2063833115                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9464991953                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      2892050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       973963                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3866013                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2230205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2552115691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1829013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3545858633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2518873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1298002369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1496104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2064807078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9468857966                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2230205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2552115691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1829013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3545858633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2518873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1298002369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1496104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2064807078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9468857966                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.346408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309457                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.227955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291184                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.346408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.309457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.228434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.254730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.291276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.346408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.309457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.228434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.254730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291276                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159300.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148880.859351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140693.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146850.767539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 132572.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160107.592904                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 124675.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151396.208553                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 150078.360363                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 131456.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 162327.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 138071.892857                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 159300.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148880.859351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 140693.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146850.767539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 132572.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 160029.881519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 124675.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 151401.017598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 150073.032190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 159300.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148880.859351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 140693.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146850.767539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 132572.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 160029.881519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 124675.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 151401.017598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 150073.032190                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.976534                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013450829                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873291.735675                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.976534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022398                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866950                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13418715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13418715                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13418715                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13418715                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13418715                       # number of overall hits
system.cpu0.icache.overall_hits::total       13418715                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3931943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3931943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3931943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3931943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3931943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3931943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13418732                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13418732                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13418732                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13418732                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13418732                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13418732                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 231290.764706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 231290.764706                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 231290.764706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 231290.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 231290.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 231290.764706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3161568                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3161568                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3161568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3161568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3161568                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3161568                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225826.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225826.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225826.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225826.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225826.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225826.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49485                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245041727                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49741                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4926.353049                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.321035                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.678965                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825473                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174527                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19258952                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19258952                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23592444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23592444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23592444                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23592444                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       189235                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       189235                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       189235                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        189235                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       189235                       # number of overall misses
system.cpu0.dcache.overall_misses::total       189235                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25054712627                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25054712627                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25054712627                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25054712627                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25054712627                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25054712627                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19448187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19448187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23781679                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23781679                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23781679                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23781679                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009730                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009730                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007957                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007957                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007957                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007957                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 132399.992744                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 132399.992744                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132399.992744                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132399.992744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132399.992744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132399.992744                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7804                       # number of writebacks
system.cpu0.dcache.writebacks::total             7804                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       139750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       139750                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139750                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139750                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49485                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49485                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49485                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49485                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5814870373                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5814870373                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5814870373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5814870373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5814870373                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5814870373                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117507.737153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117507.737153                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117507.737153                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117507.737153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117507.737153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117507.737153                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997023                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099691264                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217119.483871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997023                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12717850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12717850                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12717850                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12717850                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12717850                       # number of overall hits
system.cpu1.icache.overall_hits::total       12717850                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3528581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3528581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3528581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3528581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3528581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3528581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12717867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12717867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12717867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12717867                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12717867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12717867                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 207563.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 207563.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 207563.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 207563.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 207563.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 207563.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2695352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2695352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2695352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2695352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2695352                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2695352                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207334.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207334.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207334.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207334.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207334.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207334.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78027                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193940464                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78283                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2477.427590                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.250351                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.749649                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899415                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100585                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10237753                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10237753                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7462260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7462260                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22121                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22121                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17646                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17646                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17700013                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17700013                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17700013                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17700013                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188007                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188007                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188007                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22628357532                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22628357532                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22628357532                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22628357532                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22628357532                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22628357532                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10425760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10425760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7462260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7462260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17646                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17646                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17888020                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17888020                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17888020                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17888020                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018033                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018033                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010510                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010510                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010510                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010510                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120359.122437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120359.122437                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120359.122437                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120359.122437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120359.122437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120359.122437                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12818                       # number of writebacks
system.cpu1.dcache.writebacks::total            12818                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109980                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109980                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109980                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109980                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78027                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78027                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78027                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78027                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8684889935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8684889935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8684889935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8684889935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8684889935                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8684889935                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111306.213682                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111306.213682                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111306.213682                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111306.213682                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111306.213682                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111306.213682                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.054551                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101110026                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367978.550538                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.054551                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027331                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742075                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13168739                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13168739                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13168739                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13168739                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13168739                       # number of overall hits
system.cpu2.icache.overall_hits::total       13168739                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4094790                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4094790                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4094790                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4094790                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4094790                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4094790                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13168759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13168759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13168759                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13168759                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13168759                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13168759                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 204739.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 204739.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 204739.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 204739.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 204739.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 204739.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3783774                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3783774                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3783774                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3783774                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3783774                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3783774                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       199146                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       199146                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       199146                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       199146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       199146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       199146                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35507                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176918591                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35763                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4946.972877                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.165448                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.834552                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902990                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097010                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9717069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9717069                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7579273                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7579273                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18302                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18302                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18278                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17296342                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17296342                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17296342                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17296342                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90689                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90689                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          168                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        90857                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         90857                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        90857                       # number of overall misses
system.cpu2.dcache.overall_misses::total        90857                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9632356020                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9632356020                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     31630739                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     31630739                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9663986759                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9663986759                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9663986759                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9663986759                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9807758                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9807758                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7579441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7579441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17387199                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17387199                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17387199                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17387199                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009247                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009247                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005226                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005226                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106213.058033                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106213.058033                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 188278.208333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 188278.208333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106364.801380                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106364.801380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106364.801380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106364.801380                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       251838                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       125919                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8009                       # number of writebacks
system.cpu2.dcache.writebacks::total             8009                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55203                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55203                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55350                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55350                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55350                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55350                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35486                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35507                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35507                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3628260687                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3628260687                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4107997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4107997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3632368684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3632368684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3632368684                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3632368684                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002042                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002042                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102244.848306                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102244.848306                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 195618.904762                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 195618.904762                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102300.072774                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102300.072774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102300.072774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102300.072774                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997212                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098245009                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218676.785859                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997212                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13191814                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13191814                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13191814                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13191814                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13191814                       # number of overall hits
system.cpu3.icache.overall_hits::total       13191814                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2708415                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2708415                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2708415                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2708415                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2708415                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2708415                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13191829                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13191829                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13191829                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13191829                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13191829                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13191829                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       180561                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       180561                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       180561                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       180561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       180561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       180561                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2295059                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2295059                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2295059                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2295059                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2295059                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2295059                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 191254.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 191254.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 191254.916667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 191254.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 191254.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 191254.916667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53538                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185850128                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53794                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3454.848645                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.718259                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.281741                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912962                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087038                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9364638                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9364638                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7369066                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7369066                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18149                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18149                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17096                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17096                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16733704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16733704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16733704                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16733704                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       156216                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       156216                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2803                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2803                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       159019                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        159019                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       159019                       # number of overall misses
system.cpu3.dcache.overall_misses::total       159019                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19604564540                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19604564540                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    482902469                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    482902469                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20087467009                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20087467009                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20087467009                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20087467009                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9520854                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9520854                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7371869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7371869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17096                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17096                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16892723                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16892723                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16892723                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16892723                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016408                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016408                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000380                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000380                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009413                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009413                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009413                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009413                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 125496.521099                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 125496.521099                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 172280.581163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172280.581163                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 126321.175514                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 126321.175514                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 126321.175514                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 126321.175514                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       750459                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 125076.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22188                       # number of writebacks
system.cpu3.dcache.writebacks::total            22188                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       102683                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       102683                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2797                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2797                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105480                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105480                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53533                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53533                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53539                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53539                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53539                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53539                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5596846016                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5596846016                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1381373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1381373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5598227389                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5598227389                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5598227389                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5598227389                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005623                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003169                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003169                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003169                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003169                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104549.455775                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104549.455775                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 230228.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 230228.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 104563.540391                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104563.540391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 104563.540391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104563.540391                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
