Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul  5 17:17:04 2024
| Host         : DESKTOP-FT2RUUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  2           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0                51943        0.050        0.000                      0                51943        1.955        0.000                       0                 26539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                   {0.000 41.666}       83.333          12.000          
  clk_out_156_MHz_design_1_clk_wiz_1                        {0.000 3.205}        6.410           156.001         
  clk_out_78_MHz_design_1_clk_wiz_1                         {0.000 6.410}        12.820          78.000          
  clkfbout_design_1_clk_wiz_1                               {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.337        0.000                      0                  244        0.152        0.000                      0                  244       15.686        0.000                       0                   250  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.857        0.000                      0                   49        0.280        0.000                      0                   49       16.166        0.000                       0                    43  
sys_clock                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out_156_MHz_design_1_clk_wiz_1                              0.005        0.000                      0                14482        0.050        0.000                      0                14482        1.955        0.000                       0                  6401  
  clk_out_78_MHz_design_1_clk_wiz_1                               0.883        0.000                      0                36891        0.050        0.000                      0                36891        5.160        0.000                       0                 19841  
  clkfbout_design_1_clk_wiz_1                                                                                                                                                                                16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_78_MHz_design_1_clk_wiz_1   clk_out_156_MHz_design_1_clk_wiz_1        1.852        0.000                      0                   33        0.053        0.000                      0                   33  
clk_out_156_MHz_design_1_clk_wiz_1  clk_out_78_MHz_design_1_clk_wiz_1         3.135        0.000                      0                    2        0.207        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                  ----------                                                  --------                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                           clk_out_78_MHz_design_1_clk_wiz_1                           clk_out_78_MHz_design_1_clk_wiz_1                                 7.530        0.000                      0                  273        0.421        0.000                      0                  273  
**async_default**                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.551        0.000                      0                    1       17.641        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out_156_MHz_design_1_clk_wiz_1                          
(none)                                                      clk_out_156_MHz_design_1_clk_wiz_1                          clk_out_156_MHz_design_1_clk_wiz_1                          
(none)                                                      clk_out_78_MHz_design_1_clk_wiz_1                           clk_out_156_MHz_design_1_clk_wiz_1                          
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out_156_MHz_design_1_clk_wiz_1                          
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out_156_MHz_design_1_clk_wiz_1                          
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out_156_MHz_design_1_clk_wiz_1                          design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out_156_MHz_design_1_clk_wiz_1                          design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                              clk_out_156_MHz_design_1_clk_wiz_1                                      
(none)                              clkfbout_design_1_clk_wiz_1                                             
(none)                                                                  clk_out_156_MHz_design_1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.337ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.766ns (25.074%)  route 2.289ns (74.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 19.835 - 16.667 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.552     3.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     4.078 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.139     5.216    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.340 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.819     6.160    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     6.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    18.307    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.398 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437    19.835    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.354    20.189    
                         clock uncertainty           -0.035    20.154    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.202    19.952    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 13.337    

Slack (MET) :             14.128ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.422ns  (logic 0.707ns (29.196%)  route 1.715ns (70.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.401    22.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.124    22.650 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.650    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437    36.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.283    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.029    36.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                         -22.650    
  -------------------------------------------------------------------
                         slack                                 14.128    

Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.412ns  (logic 0.707ns (29.308%)  route 1.705ns (70.692%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.392    22.517    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124    22.641 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.641    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437    36.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.283    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X45Y91         FDRE (Setup_fdre_C_D)        0.029    36.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 14.138    

Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.414ns  (logic 0.707ns (29.284%)  route 1.707ns (70.716%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.394    22.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.124    22.643 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437    36.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.283    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.031    36.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -22.643    
  -------------------------------------------------------------------
                         slack                                 14.138    

Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.414ns  (logic 0.707ns (29.284%)  route 1.707ns (70.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.394    22.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.643 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.643    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437    36.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.283    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X45Y91         FDRE (Setup_fdre_C_D)        0.031    36.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -22.643    
  -------------------------------------------------------------------
                         slack                                 14.138    

Slack (MET) :             14.154ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.442ns  (logic 0.735ns (30.094%)  route 1.707ns (69.906%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.394    22.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y91         LUT5 (Prop_lut5_I3_O)        0.152    22.671 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437    36.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.283    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.075    36.824    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.824    
                         arrival time                         -22.671    
  -------------------------------------------------------------------
                         slack                                 14.154    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.252ns  (logic 0.707ns (31.399%)  route 1.545ns (68.601%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.231    22.356    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y89         LUT6 (Prop_lut6_I4_O)        0.124    22.480 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.480    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X44Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.436    36.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.283    36.783    
                         clock uncertainty           -0.035    36.748    
    SLICE_X44Y89         FDRE (Setup_fdre_C_D)        0.029    36.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.777    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.332ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.289ns  (logic 0.707ns (30.885%)  route 1.582ns (69.115%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 36.499 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.782    21.469    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y94         LUT6 (Prop_lut6_I2_O)        0.124    21.593 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_error_i_2/O
                         net (fo=1, routed)           0.800    22.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_reg
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.124    22.517 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.435    36.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.354    36.854    
                         clock uncertainty           -0.035    36.818    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.031    36.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.849    
                         arrival time                         -22.517    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.343ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.279ns  (logic 0.707ns (31.026%)  route 1.572ns (68.974%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 36.499 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.781    21.468    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y94         LUT6 (Prop_lut6_I2_O)        0.124    21.592 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.791    22.383    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.124    22.507 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.507    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.435    36.499    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.354    36.854    
                         clock uncertainty           -0.035    36.818    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.032    36.850    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                         -22.507    
  -------------------------------------------------------------------
                         slack                                 14.343    

Slack (MET) :             14.430ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.948ns  (logic 0.583ns (29.935%)  route 1.365ns (70.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912    18.578    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.554    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X29Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.314    21.001    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.051    22.176    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X35Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641    34.974    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.427    36.491    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.354    36.846    
                         clock uncertainty           -0.035    36.810    
    SLICE_X35Y83         FDRE (Setup_fdre_C_CE)      -0.205    36.605    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -22.176    
  -------------------------------------------------------------------
                         slack                                 14.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.561     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.109     1.592    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.048     1.640 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X30Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.829     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C
                         clock pessimism             -0.379     1.354    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.133     1.487    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.952%)  route 0.125ns (47.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.591     1.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.125     1.638    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.860     1.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.357     1.406    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.076     1.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.590     1.370    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.128     1.498 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.059     1.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X58Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.860     1.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.380     1.383    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.018     1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.561     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/Q
                         net (fo=1, routed)           0.087     1.569    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.049     1.618 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     1.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.829     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y96         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
                         clock pessimism             -0.379     1.354    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.107     1.461    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.591     1.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.116     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X58Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.860     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.377     1.387    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.078     1.465    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.554     1.334    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.141     1.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.102     1.577    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X14Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.820     1.724    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.377     1.347    
    SLICE_X14Y77         FDCE (Hold_fdce_C_D)         0.064     1.411    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.562     1.342    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.113     1.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X47Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.831     1.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.377     1.358    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.070     1.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.591     1.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.128     1.641    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X59Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.860     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                         clock pessimism             -0.377     1.387    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.072     1.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.590     1.370    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.125     1.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X58Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.858     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.377     1.384    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.070     1.454    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.554     1.334    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDCE (Prop_fdce_C_Q)         0.148     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.057     1.540    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X14Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.820     1.724    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.390     1.334    
    SLICE_X14Y77         FDCE (Hold_fdce_C_D)         0.023     1.357    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X14Y78   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X14Y77   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X13Y78   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X14Y77   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X14Y77   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X13Y78   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X14Y76   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.687     SLICE_X14Y75   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.857ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.340ns  (logic 0.924ns (14.573%)  route 5.416ns (85.427%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777    26.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506    36.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.241    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.393    36.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.107    
                         arrival time                         -26.249    
  -------------------------------------------------------------------
                         slack                                  9.857    

Slack (MET) :             9.857ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.340ns  (logic 0.924ns (14.573%)  route 5.416ns (85.427%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777    26.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506    36.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.241    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.393    36.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.107    
                         arrival time                         -26.249    
  -------------------------------------------------------------------
                         slack                                  9.857    

Slack (MET) :             9.857ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.340ns  (logic 0.924ns (14.573%)  route 5.416ns (85.427%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777    26.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506    36.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.241    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.393    36.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.107    
                         arrival time                         -26.249    
  -------------------------------------------------------------------
                         slack                                  9.857    

Slack (MET) :             9.857ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.340ns  (logic 0.924ns (14.573%)  route 5.416ns (85.427%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777    26.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506    36.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.241    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X60Y90         FDRE (Setup_fdre_C_CE)      -0.393    36.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.107    
                         arrival time                         -26.249    
  -------------------------------------------------------------------
                         slack                                  9.857    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.182ns  (logic 0.924ns (14.948%)  route 5.258ns (85.052%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.619    26.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506    36.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.241    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X61Y90         FDCE (Setup_fdce_C_CE)      -0.429    36.071    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.071    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             10.121ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.043ns  (logic 0.924ns (15.291%)  route 5.119ns (84.709%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 36.296 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.480    25.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.508    36.296    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.241    36.537    
                         clock uncertainty           -0.035    36.502    
    SLICE_X63Y92         FDCE (Setup_fdce_C_CE)      -0.429    36.073    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -25.951    
  -------------------------------------------------------------------
                         slack                                 10.121    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.894ns  (logic 0.924ns (15.678%)  route 4.970ns (84.322%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.331    25.802    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.507    36.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.241    36.536    
                         clock uncertainty           -0.035    36.501    
    SLICE_X59Y92         FDCE (Setup_fdce_C_CE)      -0.429    36.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                         -25.802    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.496ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.637ns  (logic 0.924ns (16.391%)  route 4.713ns (83.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.074    25.546    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.441    36.229    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.241    36.470    
                         clock uncertainty           -0.035    36.435    
    SLICE_X50Y92         FDRE (Setup_fdre_C_CE)      -0.393    36.042    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.042    
                         arrival time                         -25.546    
  -------------------------------------------------------------------
                         slack                                 10.496    

Slack (MET) :             10.790ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.308ns  (logic 0.924ns (17.408%)  route 4.384ns (82.592%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152    24.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.745    25.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.241    36.471    
                         clock uncertainty           -0.035    36.436    
    SLICE_X51Y93         FDCE (Setup_fdce_C_CE)      -0.429    36.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.007    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 10.790    

Slack (MET) :             11.085ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.272ns  (logic 0.896ns (16.994%)  route 4.376ns (83.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298    24.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    24.444 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.737    25.181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442    36.230    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.241    36.471    
                         clock uncertainty           -0.035    36.436    
    SLICE_X54Y93         FDCE (Setup_fdce_C_CE)      -0.169    36.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.267    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                                 11.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.509    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.554 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.183    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.091     1.274    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.601 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.601    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_39
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.372     1.183    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.092     1.275    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.233     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.602 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.602    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.372     1.183    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.092     1.275    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.237     1.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.829     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.372     1.183    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.092     1.275    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.212ns (36.868%)  route 0.363ns (63.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561    17.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.167    18.016 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.234    18.251    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.045    18.296 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.129    18.424    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.829    18.221    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.372    17.849    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.063    17.912    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.912    
                         arrival time                          18.424    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.191ns (30.507%)  route 0.435ns (69.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.249    18.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I2_O)        0.045    18.289 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828    18.220    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X33Y92         FDRE (Hold_fdre_C_CE)       -0.032    17.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.191ns (30.507%)  route 0.435ns (69.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.249    18.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I2_O)        0.045    18.289 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828    18.220    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X33Y92         FDRE (Hold_fdre_C_CE)       -0.032    17.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.191ns (30.507%)  route 0.435ns (69.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.249    18.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I2_O)        0.045    18.289 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828    18.220    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X33Y92         FDRE (Hold_fdre_C_CE)       -0.032    17.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.191ns (30.507%)  route 0.435ns (69.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.249    18.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I2_O)        0.045    18.289 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828    18.220    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X33Y92         FDRE (Hold_fdre_C_CE)       -0.032    17.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.726ns  (logic 0.191ns (26.322%)  route 0.535ns (73.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.249    18.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I2_O)        0.045    18.289 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.285    18.574    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.829    18.221    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.884    
    SLICE_X31Y93         FDRE (Hold_fdre_C_CE)       -0.032    17.852    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.852    
                         arrival time                          18.574    
  -------------------------------------------------------------------
                         slack                                  0.722    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y94   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y91   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_156_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 1.212ns (20.157%)  route 4.801ns (79.843%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.863 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.618    -0.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X59Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/Q
                         net (fo=7, routed)           0.639     0.182    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_10__1[1]
    SLICE_X62Y85         LUT4 (Prop_lut4_I2_O)        0.297     0.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_17/O
                         net (fo=1, routed)           0.658     1.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_5__8_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.261 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_10__1/O
                         net (fo=5, routed)           0.693     1.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_73
    SLICE_X57Y82         LUT3 (Prop_lut3_I2_O)        0.124     2.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_14/O
                         net (fo=32, routed)          0.987     3.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native_9
    SLICE_X54Y87         LUT6 (Prop_lut6_I4_O)        0.124     3.189 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native_i_3__17/O
                         net (fo=1, routed)           0.858     4.047    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_12
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124     4.171 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__170/O
                         net (fo=2, routed)           0.966     5.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[27]
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.429     4.863    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[4]/C
                         clock pessimism              0.561     5.424    
                         clock uncertainty           -0.241     5.183    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.040     5.143    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.611ns (43.400%)  route 3.405ns (56.600%))
  Logic Levels:           13  (CARRY4=9 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 4.865 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.537    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X46Y76         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=86, routed)          1.092     0.654    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.778 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.179 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.179    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.416 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.416    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.872    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.986    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I/LO
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.209 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I/Using_FPGA.Native_I2_CARRY4/O[0]
                         net (fo=1, routed)           0.567     2.775    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I/wb_excep_return_addr[0]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.299     3.074 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I/Using_FPGA.Native_i_2__14/O
                         net (fo=8, routed)           0.629     3.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_79
    SLICE_X54Y84         LUT6 (Prop_lut6_I1_O)        0.124     3.827 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_7__1/O
                         net (fo=1, routed)           0.426     4.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_7__1_n_0
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.124     4.377 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_2__163/O
                         net (fo=2, routed)           0.682     5.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[31]
    SLICE_X54Y79         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.431     4.865    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                         clock pessimism              0.561     5.426    
                         clock uncertainty           -0.241     5.185    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.045     5.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.140    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.212ns (20.579%)  route 4.678ns (79.421%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.863 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.618    -0.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X59Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/Q
                         net (fo=7, routed)           0.639     0.182    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_10__1[1]
    SLICE_X62Y85         LUT4 (Prop_lut4_I2_O)        0.297     0.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_17/O
                         net (fo=1, routed)           0.658     1.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_5__8_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.261 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_10__1/O
                         net (fo=5, routed)           0.693     1.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_73
    SLICE_X57Y82         LUT3 (Prop_lut3_I2_O)        0.124     2.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_14/O
                         net (fo=32, routed)          1.012     3.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native_9
    SLICE_X58Y84         LUT6 (Prop_lut6_I4_O)        0.124     3.214 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native_i_3__14/O
                         net (fo=1, routed)           0.975     4.190    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_3
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.314 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__167/O
                         net (fo=2, routed)           0.701     5.014    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[30]
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.429     4.863    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                         clock pessimism              0.561     5.424    
                         clock uncertainty           -0.241     5.183    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.081     5.102    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.510ns (25.262%)  route 4.467ns (74.738%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 4.865 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.539    -0.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X54Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/Q
                         net (fo=17, routed)          1.060     0.624    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Q[4]
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.124     0.748 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_13/O
                         net (fo=1, routed)           0.436     1.184    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_13_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124     1.308 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_11/O
                         net (fo=8, routed)           0.542     1.850    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X53Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.974 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.295     2.269    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124     2.393 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.161     2.554    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.124     2.678 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.571     3.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CLZ_Res[1]
    SLICE_X51Y74         LUT5 (Prop_lut5_I0_O)        0.124     3.373 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_4__0/O
                         net (fo=1, routed)           0.151     3.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_4__0_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.648 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=4, routed)           0.560     4.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_66
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124     4.333 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__195/O
                         net (fo=2, routed)           0.691     5.023    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[2]
    SLICE_X55Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.431     4.865    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X55Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[29]/C
                         clock pessimism              0.561     5.426    
                         clock uncertainty           -0.241     5.185    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)       -0.067     5.118    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[29]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.723ns (28.930%)  route 4.233ns (71.070%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 4.862 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.542    -0.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/Q
                         net (fo=11, routed)          1.054     0.522    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Using_FPGA.Native_i_3[10]
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.297     0.819 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_9/O
                         net (fo=1, routed)           0.670     1.489    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_9_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_3/O
                         net (fo=9, routed)           0.631     2.244    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[2]
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.368 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X52Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.582 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.308     2.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/CLZ_Res[0]
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.297     3.187 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native_i_2__1/O
                         net (fo=1, routed)           0.294     3.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native_i_2__1_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124     3.605 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[30].MUXF7_I1/Using_FPGA.Native_i_1__1/O
                         net (fo=4, routed)           0.637     4.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_48[1]
    SLICE_X56Y73         LUT6 (Prop_lut6_I2_O)        0.124     4.366 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__196/O
                         net (fo=2, routed)           0.639     5.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[1]
    SLICE_X57Y76         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.428     4.862    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y76         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]/C
                         clock pessimism              0.574     5.436    
                         clock uncertainty           -0.241     5.195    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)       -0.061     5.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[30]
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.797ns (46.388%)  route 3.233ns (53.612%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 4.930 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.615    -0.878    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=15, routed)          1.134     0.712    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I0_O)        0.124     0.836 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__153/O
                         net (fo=1, routed)           0.000     0.836    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     1.327 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.428     1.755    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_jump_wanted
    SLICE_X57Y79         LUT4 (Prop_lut4_I3_O)        0.329     2.084 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__157/O
                         net (fo=1, routed)           0.000     2.084    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.599 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.713 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.984 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=341, routed)         1.113     4.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X60Y81         LUT3 (Prop_lut3_I0_O)        0.373     4.470 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.557     5.027    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     5.151 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     5.151    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X61Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.496     4.930    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C
                         clock pessimism              0.561     5.491    
                         clock uncertainty           -0.241     5.250    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)        0.031     5.281    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 0.890ns (14.916%)  route 5.077ns (85.084%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 4.862 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.537    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X46Y76         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=86, routed)          1.670     1.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q[0]
    SLICE_X48Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.356 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_9/O
                         net (fo=34, routed)          1.388     2.744    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I/Using_FPGA.Native
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.868 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I/Using_FPGA.Native_i_2__18/O
                         net (fo=8, routed)           1.189     4.057    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_28
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__175/O
                         net (fo=2, routed)           0.830     5.011    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[22]
    SLICE_X55Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.428     4.862    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                         clock pessimism              0.561     5.423    
                         clock uncertainty           -0.241     5.182    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)       -0.040     5.142    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.212ns (20.695%)  route 4.644ns (79.305%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 4.865 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.618    -0.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X59Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[0]/Q
                         net (fo=7, routed)           0.639     0.182    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_10__1[1]
    SLICE_X62Y85         LUT4 (Prop_lut4_I2_O)        0.297     0.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_17/O
                         net (fo=1, routed)           0.658     1.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_5__8_3
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.261 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_10__1/O
                         net (fo=5, routed)           0.693     1.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_73
    SLICE_X57Y82         LUT3 (Prop_lut3_I2_O)        0.124     2.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_14/O
                         net (fo=32, routed)          1.230     3.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/wb_gpr_write_addr_reg[2]_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.432 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_3__32/O
                         net (fo=1, routed)           0.659     4.091    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_3__32_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124     4.215 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__185/O
                         net (fo=2, routed)           0.767     4.981    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[12]
    SLICE_X55Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.431     4.865    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X55Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]/C
                         clock pessimism              0.561     5.426    
                         clock uncertainty           -0.241     5.185    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)       -0.040     5.145    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[19]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.422ns (41.193%)  route 3.458ns (58.807%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 4.865 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.542    -0.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.217     0.722    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]_0[0]
    SLICE_X53Y76         LUT4 (Prop_lut4_I0_O)        0.154     0.876 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__50/O
                         net (fo=1, routed)           0.000     0.876    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.229 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.229    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.571 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.571    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.685 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.799    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.913    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.261 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=3, routed)           0.618     2.879    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[0]_0[26]
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.303     3.182 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__44/O
                         net (fo=4, routed)           0.807     3.989    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_14
    SLICE_X50Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.113 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__171/O
                         net (fo=2, routed)           0.815     4.928    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[26]
    SLICE_X57Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.431     4.865    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                         clock pessimism              0.561     5.426    
                         clock uncertainty           -0.241     5.185    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.058     5.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.164ns (37.915%)  route 3.543ns (62.085%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 4.863 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.542    -0.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          1.217     0.722    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]_0[0]
    SLICE_X53Y76         LUT4 (Prop_lut4_I0_O)        0.154     0.876 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__50/O
                         net (fo=1, routed)           0.000     0.876    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.229 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.229    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.791 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=6, routed)           0.770     2.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Data_Addr[0]
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.303     2.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_i_1__28/O
                         net (fo=4, routed)           0.984     3.849    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_48[6]
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.973 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native_i_1__187/O
                         net (fo=2, routed)           0.000     3.973    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[21].MUXF7_I1/Using_FPGA.Native_0[0]
    SLICE_X57Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     4.185 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[21].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.572     4.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[21].MUXF7_I1_n_0
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.429     4.863    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y77         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/C
                         clock pessimism              0.561     5.424    
                         clock uncertainty           -0.241     5.183    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.218     4.965    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  0.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_acc_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_average_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.908%)  route 0.241ns (63.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.556    -0.608    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X35Y65         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_acc_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_acc_s_reg[11]/Q
                         net (fo=3, routed)           0.241    -0.226    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/p_0_in[1]
    SLICE_X39Y66         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_average_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.822    -0.848    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X39Y66         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_average_o_reg[1]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.070    -0.276    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_average_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.814%)  route 0.242ns (63.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.559    -0.605    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/hs_clk_i
    SLICE_X36Y61         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_s_reg[5]/Q
                         net (fo=7, routed)           0.242    -0.222    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/s_axis_divisor_tdata[5]
    SLICE_X33Y63         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.824    -0.846    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X33Y63         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.502    -0.344    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.071    -0.273    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_7/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.469%)  route 0.182ns (44.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.560    -0.604    design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/Q
                         net (fo=6, routed)           0.182    -0.294    design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.099    -0.195 r  design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ipif_glbl_irpt_enable_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/axi_gpio_7/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_reg_0
    SLICE_X37Y97         FDRE                                         r  design_1_i/axi_gpio_7/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.830    -0.840    design_1_i/axi_gpio_7/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/axi_gpio_7/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_reg/C
                         clock pessimism              0.502    -0.338    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.092    -0.246    design_1_i/axi_gpio_7/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_495/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_496/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.712%)  route 0.211ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.566    -0.598    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X11Y46         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_495/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_495/Q
                         net (fo=1, routed)           0.211    -0.258    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_495_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_496/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.834    -0.836    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X11Y50         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_496/C
                         clock pessimism              0.507    -0.329    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.017    -0.312    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_496
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_752/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_753/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.647%)  route 0.239ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.565    -0.599    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X14Y50         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_752/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_752/Q
                         net (fo=1, routed)           0.239    -0.195    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_752_n_0
    SLICE_X11Y49         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_753/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.837    -0.834    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X11Y49         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_753/C
                         clock pessimism              0.507    -0.327    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.076    -0.251    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_753
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_15/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_16/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.298%)  route 0.237ns (62.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.562    -0.602    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X33Y50         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_15/Q
                         net (fo=1, routed)           0.237    -0.224    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_15_n_0
    SLICE_X28Y47         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.834    -0.837    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/hs_clk_i
    SLICE_X28Y47         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_16/C
                         clock pessimism              0.507    -0.330    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.047    -0.283    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s_reg_r_16
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.566    -0.598    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X56Y56         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[16]/Q
                         net (fo=1, routed)           0.116    -0.318    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[16]
    SLICE_X54Y55         SRLC32E                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.834    -0.836    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y55         SRLC32E                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][16]_srl32/CLK
                         clock pessimism              0.273    -0.563    
    SLICE_X54Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.380    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][16]_srl32
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.564    -0.600    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X56Y60         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]/Q
                         net (fo=1, routed)           0.117    -0.319    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[2]
    SLICE_X54Y60         SRLC32E                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.832    -0.838    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y60         SRLC32E                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X54Y60         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.382    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.565    -0.599    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X56Y58         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[10]/Q
                         net (fo=1, routed)           0.117    -0.318    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[10]
    SLICE_X54Y58         SRLC32E                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.833    -0.837    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y58         SRLC32E                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32/CLK
                         clock pessimism              0.273    -0.564    
    SLICE_X54Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.381    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][10]_srl32
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.482%)  route 0.213ns (56.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.559    -0.605    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y58         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=15, routed)          0.213    -0.228    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[0]
    SLICE_X37Y59         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.828    -0.842    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X37Y59         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.502    -0.340    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.046    -0.294    design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_divider_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_156_MHz_design_1_clk_wiz_1
Waveform(ns):       { 0.000 3.205 }
Period(ns):         6.410
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         6.410       2.410      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.410       2.526      DSP48_X1Y28      design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/pi_controller_integral_val_s_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.410       2.526      DSP48_X1Y26      design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/pi_controller_proportional_val_s_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.410       3.834      RAMB36_X1Y10     design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.410       3.834      RAMB36_X1Y10     design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.410       3.834      RAMB36_X2Y9      design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.410       3.834      RAMB36_X2Y9      design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.410       3.834      RAMB36_X1Y9      design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.410       3.834      RAMB36_X1Y9      design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.410       3.834      RAMB36_X2Y11     design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cdr_dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.410       206.950    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.205       1.955      SLICE_X52Y84     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_78_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_78_MHz_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.669ns  (logic 2.308ns (19.780%)  route 9.361ns (80.220%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 11.296 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.656     7.725    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_10/O
                         net (fo=64, routed)          1.542     9.391    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][4]
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.515 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][5]_i_3/O
                         net (fo=4, routed)           1.106    10.621    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q_reg[7][1]_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I2_O)        0.124    10.745 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q[7][3]_i_1/O
                         net (fo=1, routed)           0.000    10.745    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][7]_2[3]
    SLICE_X53Y42         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.451    11.296    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X53Y42         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][3]/C
                         clock pessimism              0.563    11.859    
                         clock uncertainty           -0.262    11.597    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.031    11.628    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][3]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.581ns  (logic 2.308ns (19.930%)  route 9.273ns (80.070%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 11.297 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.656     7.725    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_10/O
                         net (fo=64, routed)          1.532     9.381    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][4]
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.505 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][5]_i_2/O
                         net (fo=2, routed)           1.028    10.533    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q_reg[7][3]_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.657 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q[7][5]_i_1/O
                         net (fo=1, routed)           0.000    10.657    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][7]_2[5]
    SLICE_X53Y43         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.452    11.297    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X53Y43         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][5]/C
                         clock pessimism              0.563    11.860    
                         clock uncertainty           -0.262    11.598    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.032    11.630    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][5]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.437ns  (logic 2.308ns (20.181%)  route 9.129ns (79.819%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 11.288 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          1.122     8.191    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I1_O)        0.124     8.315 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[4][5]_i_9/O
                         net (fo=1, routed)           0.844     9.160    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[4].LOCATION_MULT/FULL_MULTIPLIER/o653_out
    SLICE_X63Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[4][5]_i_3/O
                         net (fo=4, routed)           1.105    10.389    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[4].LOCATTION_ADDER/q_reg[4][1]_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.513 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[4].LOCATTION_ADDER/q[4][3]_i_1/O
                         net (fo=1, routed)           0.000    10.513    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][7]_3[3]
    SLICE_X57Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.444    11.288    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X57Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][3]/C
                         clock pessimism              0.483    11.771    
                         clock uncertainty           -0.262    11.509    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.031    11.540    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][3]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.541ns  (logic 2.308ns (19.998%)  route 9.233ns (80.002%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 11.295 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.656     7.725    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_10/O
                         net (fo=64, routed)          1.558     9.407    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][4]
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[1][5]_i_3/O
                         net (fo=4, routed)           0.962    10.493    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[1].LOCATTION_ADDER/q_reg[1][1]_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.617 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[1].LOCATTION_ADDER/q[1][4]_i_1/O
                         net (fo=1, routed)           0.000    10.617    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][7]_3[4]
    SLICE_X56Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.450    11.295    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X56Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][4]/C
                         clock pessimism              0.563    11.858    
                         clock uncertainty           -0.262    11.596    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)        0.079    11.675    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][4]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 2.308ns (20.295%)  route 9.064ns (79.705%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 11.288 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          1.122     8.191    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I1_O)        0.124     8.315 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[4][5]_i_9/O
                         net (fo=1, routed)           0.844     9.160    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[4].LOCATION_MULT/FULL_MULTIPLIER/o653_out
    SLICE_X63Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[4][5]_i_3/O
                         net (fo=4, routed)           1.041    10.325    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[4].LOCATTION_ADDER/q_reg[4][1]_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124    10.449 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[4].LOCATTION_ADDER/q[4][4]_i_1/O
                         net (fo=1, routed)           0.000    10.449    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][7]_3[4]
    SLICE_X57Y51         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.444    11.288    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X57Y51         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][4]/C
                         clock pessimism              0.483    11.771    
                         clock uncertainty           -0.262    11.509    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031    11.540    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[4][4]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 2.308ns (20.191%)  route 9.123ns (79.809%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 11.297 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.656     7.725    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_10/O
                         net (fo=64, routed)          1.542     9.391    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][4]
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.515 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][5]_i_3/O
                         net (fo=4, routed)           0.868    10.383    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q_reg[7][1]_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.507 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q[7][4]_i_1/O
                         net (fo=1, routed)           0.000    10.507    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][7]_2[4]
    SLICE_X53Y43         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.452    11.297    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X53Y43         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][4]/C
                         clock pessimism              0.563    11.860    
                         clock uncertainty           -0.262    11.598    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.031    11.629    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][4]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 2.308ns (20.247%)  route 9.091ns (79.753%))
  Logic Levels:           11  (LUT3=1 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 11.295 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.843     7.912    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_13/O
                         net (fo=48, routed)          1.308     9.344    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][2]
    SLICE_X58Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.468 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[1][7]_i_5/O
                         net (fo=1, routed)           0.884    10.351    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[1].LOCATTION_ADDER/q_reg[1][7]_3
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[1].LOCATTION_ADDER/q[1][7]_i_1/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][7]_3[7]
    SLICE_X57Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.450    11.295    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X57Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][7]/C
                         clock pessimism              0.563    11.858    
                         clock uncertainty           -0.262    11.596    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.032    11.628    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[1][7]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.448ns  (logic 2.308ns (20.161%)  route 9.140ns (79.839%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 11.296 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.656     7.725    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_10/O
                         net (fo=64, routed)          1.542     9.391    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][4]
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.515 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][5]_i_3/O
                         net (fo=4, routed)           0.885    10.400    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q_reg[7][1]_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[7].LOCATTION_ADDER/q[7][1]_i_1/O
                         net (fo=1, routed)           0.000    10.524    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][7]_2[1]
    SLICE_X52Y42         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.451    11.296    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X52Y42         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][1]/C
                         clock pessimism              0.563    11.859    
                         clock uncertainty           -0.262    11.597    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)        0.081    11.678    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[7][1]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 2.308ns (20.429%)  route 8.990ns (79.571%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 11.287 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          1.225     8.294    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.418 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[5][4]_i_7/O
                         net (fo=1, routed)           0.566     8.984    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[5].LOCATION_MULT/FULL_MULTIPLIER/o743_out
    SLICE_X58Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[5][4]_i_2/O
                         net (fo=3, routed)           1.142    10.250    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[5].LOCATTION_ADDER/q_reg[5][2]
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[5].LOCATTION_ADDER/q[5][4]_i_1/O
                         net (fo=1, routed)           0.000    10.374    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[5][7]_3[4]
    SLICE_X53Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.443    11.287    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X53Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[5][4]/C
                         clock pessimism              0.483    11.770    
                         clock uncertainty           -0.262    11.508    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.031    11.539    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[5][4]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.445ns  (logic 2.308ns (20.166%)  route 9.137ns (79.834%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 11.296 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.569    -0.924    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.406 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][6]/Q
                         net (fo=13, routed)          1.405     0.999    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_0[6]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.152     1.151 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64/O
                         net (fo=1, routed)           0.433     1.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_64_n_0
    SLICE_X47Y41         LUT4 (Prop_lut4_I1_O)        0.326     1.910 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33/O
                         net (fo=4, routed)           0.683     2.593    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_33_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.717 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/r_value_poly[7][6]_i_11/O
                         net (fo=1, routed)           0.636     3.353    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/w_syndrome_times_location[0]_55[6]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3/O
                         net (fo=1, routed)           0.999     4.477    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_3_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.601 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/REDUCE_ADDER/r_value_poly[7][6]_i_1/O
                         net (fo=18, routed)          0.655     5.255    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/w_discrepancy[6]
    SLICE_X54Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.371 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62/O
                         net (fo=2, routed)           0.675     6.046    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_62_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.328     6.374 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58/O
                         net (fo=1, routed)           0.571     6.945    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_58_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.069 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/q[7][7]_i_35/O
                         net (fo=84, routed)          0.656     7.725    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_6_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[7][7]_i_10/O
                         net (fo=64, routed)          1.568     9.417    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/FSM_onehot_r_state_reg[2][4]
    SLICE_X58Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.541 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q[0][4]_i_2/O
                         net (fo=3, routed)           0.856    10.397    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[0].LOCATTION_ADDER/q_reg[0][2]
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.521 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/T_GREATER_THAN_ONE.GEN_LOCATION_POLY_LOGIC[0].LOCATTION_ADDER/q[0][3]_i_1/O
                         net (fo=1, routed)           0.000    10.521    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][7]_3[3]
    SLICE_X54Y41         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.451    11.296    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/hs_clk_i
    SLICE_X54Y41         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][3]/C
                         clock pessimism              0.577    11.873    
                         clock uncertainty           -0.262    11.611    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.079    11.690    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/q_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[512]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_o_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.441%)  route 0.139ns (49.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.675    -0.488    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X5Y100         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[512]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[512]/Q
                         net (fo=1, routed)           0.139    -0.209    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s[512]
    SLICE_X5Y99          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_o_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.863    -0.808    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X5Y99          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_o_reg[512]/C
                         clock pessimism              0.502    -0.306    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.047    -0.259    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_o_reg[512]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][10][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.202%)  route 0.219ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.562    -0.602    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/hs_clk_i
    SLICE_X32Y40         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][10][1]/Q
                         net (fo=1, routed)           0.219    -0.242    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[10][7]_0[1]
    SLICE_X39Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.830    -0.841    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/hs_clk_i
    SLICE_X39Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[10][1]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.046    -0.293    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[10][1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[4].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.440%)  route 0.246ns (63.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.563    -0.601    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[4].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/hs_clk_i
    SLICE_X29Y46         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[4].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[4].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[4]/Q
                         net (fo=3, routed)           0.246    -0.214    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][4][7]_1[4]
    SLICE_X39Y46         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.832    -0.839    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/hs_clk_i
    SLICE_X39Y46         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][4][4]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.072    -0.265    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][4][4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2081]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2082]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.947%)  route 0.221ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.561    -0.603    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X35Y9          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2081]/Q
                         net (fo=2, routed)           0.221    -0.241    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s[2081]
    SLICE_X39Y9          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.831    -0.840    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X39Y9          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2082]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.046    -0.292    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[2082]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/data_bus_o_reg[610]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s_reg[610]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.126%)  route 0.256ns (57.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.596    -0.568    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X65Y49         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/data_bus_o_reg[610]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/data_bus_o_reg[610]/Q
                         net (fo=1, routed)           0.256    -0.171    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/Q[610]
    SLICE_X64Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s[610]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s[610]
    SLICE_X64Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s_reg[610]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.864    -0.806    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X64Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s_reg[610]/C
                         clock pessimism              0.507    -0.299    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.121    -0.178    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s_reg[610]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1467]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1469]_srl2___U0_uart_manchester_decoder_inst_recovered_data_shift_buff_s_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.566    -0.598    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X48Y3          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1467]/Q
                         net (fo=2, routed)           0.131    -0.326    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s[1467]
    SLICE_X52Y3          SRL16E                                       r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1469]_srl2___U0_uart_manchester_decoder_inst_recovered_data_shift_buff_s_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.837    -0.834    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X52Y3          SRL16E                                       r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1469]_srl2___U0_uart_manchester_decoder_inst_recovered_data_shift_buff_s_reg_r_0/CLK
                         clock pessimism              0.273    -0.561    
    SLICE_X52Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.378    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[1469]_srl2___U0_uart_manchester_decoder_inst_recovered_data_shift_buff_s_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[908]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[916]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.602%)  route 0.177ns (54.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.629    -0.534    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X34Y124        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[908]/Q
                         net (fo=2, routed)           0.177    -0.210    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s[908]
    SLICE_X38Y123        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[916]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.901    -0.770    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X38Y123        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[916]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.009    -0.263    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[916]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[13].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.356%)  route 0.247ns (63.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.559    -0.605    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[13].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/hs_clk_i
    SLICE_X36Y35         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[13].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[13].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]/Q
                         net (fo=1, routed)           0.247    -0.217    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][7]_1[3]
    SLICE_X35Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.829    -0.842    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/hs_clk_i
    SLICE_X35Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]/C
                         clock pessimism              0.502    -0.340    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.070    -0.270    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.715%)  route 0.223ns (61.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.560    -0.604    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/hs_clk_i
    SLICE_X35Y38         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/SYNDROME_FIFO_ARRAY_INST/r_FIFO_DATA_reg[0][13][3]/Q
                         net (fo=1, routed)           0.223    -0.240    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[13][7]_0[3]
    SLICE_X37Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.830    -0.841    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/hs_clk_i
    SLICE_X37Y39         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[13][3]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.046    -0.293    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/SYNDROME_REGISTER_ARRAY/w_q_reg[13][3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[908]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[780]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.262%)  route 0.186ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.629    -0.534    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X34Y124        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s_reg[908]/Q
                         net (fo=2, routed)           0.186    -0.200    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s[908]
    SLICE_X37Y123        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[780]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.901    -0.770    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X37Y123        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[780]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X37Y123        FDRE (Hold_fdre_C_D)         0.018    -0.254    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s_reg[780]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_78_MHz_design_1_clk_wiz_1
Waveform(ns):       { 0.000 6.410 }
Period(ns):         12.820
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.820      10.665     BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.820      11.571     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X12Y92     design_1_i/manchester_rs_compos_0/U0/data_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X6Y85      design_1_i/manchester_rs_compos_0/U0/data_s_reg[1000]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X2Y106     design_1_i/manchester_rs_compos_0/U0/data_s_reg[1001]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X25Y117    design_1_i/manchester_rs_compos_0/U0/data_s_reg[1002]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X14Y93     design_1_i/manchester_rs_compos_0/U0/data_s_reg[1003]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X36Y117    design_1_i/manchester_rs_compos_0/U0/data_s_reg[1004]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X54Y104    design_1_i/manchester_rs_compos_0/U0/data_s_reg[1005]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.820      11.820     SLICE_X52Y116    design_1_i/manchester_rs_compos_0/U0/data_s_reg[1006]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.820      200.540    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X34Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X34Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X38Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X34Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.410       5.160      SLICE_X34Y33     design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  clkfbout_design_1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_78_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[967]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.467ns (36.531%)  route 2.549ns (63.469%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 5.046 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.801    -0.692    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X5Y115         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[967]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[967]/Q
                         net (fo=1, routed)           1.250     0.977    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[967]
    SLICE_X3Y118         LUT6 (Prop_lut6_I1_O)        0.296     1.273 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[7]_i_12/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[7]_i_12_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_I0_O)      0.212     1.485 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_4/O
                         net (fo=1, routed)           1.299     2.784    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_4_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I0_O)        0.299     3.083 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     3.083    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X10Y111        MUXF7 (Prop_muxf7_I0_O)      0.241     3.324 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.324    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X10Y111        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.612     5.046    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y111        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.398     5.445    
                         clock uncertainty           -0.382     5.063    
    SLICE_X10Y111        FDRE (Setup_fdre_C_D)        0.113     5.176    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[832]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.305ns (32.740%)  route 2.681ns (67.260%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 4.872 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.618    -0.875    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X7Y85          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[832]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[832]/Q
                         net (fo=1, routed)           1.447     1.028    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[832]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     1.152 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_13/O
                         net (fo=1, routed)           0.000     1.152    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_13_n_0
    SLICE_X7Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     1.369 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_4/O
                         net (fo=1, routed)           1.234     2.603    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_4_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.299     2.902 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     2.902    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     3.111 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.111    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X8Y90          FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.438     4.872    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.398     5.270    
                         clock uncertainty           -0.382     4.888    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.113     5.001    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[745]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.679ns (41.457%)  route 2.371ns (58.543%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.117 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.792    -0.701    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X2Y122         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[745]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.478    -0.223 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[745]/Q
                         net (fo=1, routed)           1.120     0.897    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[745]
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.296     1.193 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_22/O
                         net (fo=1, routed)           0.000     1.193    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_22_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.238     1.431 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_20/O
                         net (fo=1, routed)           0.000     1.431    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_20_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I0_O)      0.104     1.535 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_8/O
                         net (fo=1, routed)           1.251     2.786    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_8_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.316     3.102 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_3/O
                         net (fo=1, routed)           0.000     3.102    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_3_n_0
    SLICE_X6Y102         MUXF7 (Prop_muxf7_I1_O)      0.247     3.349 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.349    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X6Y102         FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.683     5.117    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y102         FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.398     5.516    
                         clock uncertainty           -0.382     5.134    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.113     5.247    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[625]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.520ns (37.559%)  route 2.527ns (62.441%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 5.049 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.722    -0.771    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X8Y126         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[625]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.518    -0.253 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[625]/Q
                         net (fo=1, routed)           1.245     0.992    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[625]
    SLICE_X8Y123         LUT6 (Prop_lut6_I3_O)        0.124     1.116 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[17]_i_23/O
                         net (fo=1, routed)           0.000     1.116    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[17]_i_23_n_0
    SLICE_X8Y123         MUXF7 (Prop_muxf7_I1_O)      0.247     1.363 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_20/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_20_n_0
    SLICE_X8Y123         MUXF8 (Prop_muxf8_I0_O)      0.098     1.461 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_8/O
                         net (fo=1, routed)           1.282     2.743    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_8_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I0_O)        0.319     3.062 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.000     3.062    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[17]_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I1_O)      0.214     3.276 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X8Y105         FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.615     5.049    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y105         FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.398     5.448    
                         clock uncertainty           -0.382     5.066    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.113     5.179    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[763]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.649ns (41.460%)  route 2.328ns (58.540%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 5.047 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.735    -0.758    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X34Y103        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[763]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.280 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[763]/Q
                         net (fo=1, routed)           1.094     0.814    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[763]
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.296     1.110 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[27]_i_22/O
                         net (fo=1, routed)           0.000     1.110    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[27]_i_22_n_0
    SLICE_X36Y104        MUXF7 (Prop_muxf7_I0_O)      0.238     1.348 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_20/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_20_n_0
    SLICE_X36Y104        MUXF8 (Prop_muxf8_I0_O)      0.104     1.452 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_8/O
                         net (fo=1, routed)           1.234     2.687    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_8_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I0_O)        0.316     3.003 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     3.003    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[27]_i_3_n_0
    SLICE_X22Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.220 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     3.220    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X22Y103        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.613     5.047    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y103        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.398     5.446    
                         clock uncertainty           -0.382     5.064    
    SLICE_X22Y103        FDRE (Setup_fdre_C_D)        0.064     5.128    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[422]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.419ns (35.676%)  route 2.558ns (64.324%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 5.044 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.724    -0.769    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X49Y128        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[422]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.313 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[422]/Q
                         net (fo=1, routed)           1.324     1.012    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[422]
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.124     1.136 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[6]_i_24/O
                         net (fo=1, routed)           0.000     1.136    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[6]_i_24_n_0
    SLICE_X48Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     1.348 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_21/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_21_n_0
    SLICE_X48Y123        MUXF8 (Prop_muxf8_I1_O)      0.094     1.442 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_8/O
                         net (fo=1, routed)           1.234     2.676    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_8_n_0
    SLICE_X48Y110        LUT6 (Prop_lut6_I0_O)        0.316     2.992 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.000     2.992    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X48Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     3.209 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.209    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X48Y110        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.610     5.044    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y110        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.398     5.443    
                         clock uncertainty           -0.382     5.061    
    SLICE_X48Y110        FDRE (Setup_fdre_C_D)        0.064     5.125    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.365ns (34.550%)  route 2.586ns (65.450%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 5.043 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.733    -0.760    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X34Y110        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.242 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1086]/Q
                         net (fo=1, routed)           1.023     0.781    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[1086]
    SLICE_X30Y109        LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_15/O
                         net (fo=1, routed)           0.000     0.905    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_15_n_0
    SLICE_X30Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     1.119 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5/O
                         net (fo=1, routed)           1.563     2.682    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.297     2.979 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.000     2.979    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_2_n_0
    SLICE_X48Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     3.191 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     3.191    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X48Y111        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.609     5.043    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.398     5.442    
                         clock uncertainty           -0.382     5.060    
    SLICE_X48Y111        FDRE (Setup_fdre_C_D)        0.064     5.124    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[1229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.441ns (36.604%)  route 2.496ns (63.396%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 5.047 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.737    -0.756    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X31Y100        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.337 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1229]/Q
                         net (fo=1, routed)           1.084     0.747    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[1229]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.299     1.046 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[13]_i_14/O
                         net (fo=1, routed)           0.000     1.046    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[13]_i_14_n_0
    SLICE_X32Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     1.258 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_5/O
                         net (fo=1, routed)           1.412     2.670    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_5_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.299     2.969 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.000     2.969    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[13]_i_2_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     3.181 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X49Y100        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.613     5.047    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.398     5.446    
                         clock uncertainty           -0.382     5.064    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.064     5.128    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[939]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.492ns (36.241%)  route 2.625ns (63.759%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 5.047 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.557    -0.936    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X14Y93         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[939]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.478    -0.458 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[939]/Q
                         net (fo=1, routed)           1.267     0.809    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[939]
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.296     1.105 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[11]_i_12/O
                         net (fo=1, routed)           0.000     1.105    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[11]_i_12_n_0
    SLICE_X14Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     1.314 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4/O
                         net (fo=1, routed)           1.358     2.672    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_4_n_0
    SLICE_X22Y104        LUT6 (Prop_lut6_I0_O)        0.297     2.969 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.000     2.969    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[11]_i_2_n_0
    SLICE_X22Y104        MUXF7 (Prop_muxf7_I0_O)      0.212     3.181 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X22Y104        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.613     5.047    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y104        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.398     5.446    
                         clock uncertainty           -0.382     5.064    
    SLICE_X22Y104        FDRE (Setup_fdre_C_D)        0.064     5.128    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[661]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.656ns (40.319%)  route 2.451ns (59.681%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 5.047 - 6.410 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.560    -0.933    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X56Y97         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[661]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.478    -0.455 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[661]/Q
                         net (fo=1, routed)           1.132     0.677    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[661]
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.296     0.973 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_23/O
                         net (fo=1, routed)           0.000     0.973    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_23_n_0
    SLICE_X53Y96         MUXF7 (Prop_muxf7_I1_O)      0.245     1.218 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_20/O
                         net (fo=1, routed)           0.000     1.218    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_20_n_0
    SLICE_X53Y96         MUXF8 (Prop_muxf8_I0_O)      0.104     1.322 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_8/O
                         net (fo=1, routed)           1.319     2.641    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_8_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.316     2.957 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=1, routed)           0.000     2.957    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X48Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     3.174 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     3.174    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X48Y102        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.816 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.978    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.756 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.343    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.434 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.613     5.047    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y102        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.398     5.446    
                         clock uncertainty           -0.382     5.064    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.064     5.128    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  1.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[1720]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.452ns (51.050%)  route 0.433ns (48.950%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.564    -0.600    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X8Y93          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1720]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1720]/Q
                         net (fo=1, routed)           0.147    -0.289    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[1720]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[24]_i_18/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[24]_i_18_n_0
    SLICE_X8Y94          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.182 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_7/O
                         net (fo=1, routed)           0.286     0.105    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_7_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.108     0.213 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.000     0.213    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[24]_i_2_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.073     0.286 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.286    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X8Y90          FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.832    -0.838    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.382     0.099    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.134     0.233    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[308]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.446ns (48.669%)  route 0.470ns (51.331%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.629    -0.534    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X37Y125        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[308]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[308]/Q
                         net (fo=1, routed)           0.097    -0.296    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[308]
    SLICE_X36Y125        LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[20]_i_25/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[20]_i_25_n_0
    SLICE_X36Y125        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.186 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_21/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_21_n_0
    SLICE_X36Y125        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.167 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_8/O
                         net (fo=1, routed)           0.374     0.206    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_8_n_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I0_O)        0.112     0.318 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.000     0.318    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[20]_i_3_n_0
    SLICE_X34Y115        MUXF7 (Prop_muxf7_I1_O)      0.064     0.382 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.382    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X34Y115        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.910    -0.761    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y115        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.382     0.176    
    SLICE_X34Y115        FDRE (Hold_fdre_C_D)         0.134     0.310    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[478]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.445ns (49.742%)  route 0.450ns (50.258%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.632    -0.531    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X51Y124        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[478]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[478]/Q
                         net (fo=1, routed)           0.091    -0.299    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[478]
    SLICE_X50Y124        LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_24/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_24_n_0
    SLICE_X50Y124        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.192 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_21/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_21_n_0
    SLICE_X50Y124        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.173 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.359     0.185    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_8_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.113     0.298 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_3/O
                         net (fo=1, routed)           0.000     0.298    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[30]_i_3_n_0
    SLICE_X48Y111        MUXF7 (Prop_muxf7_I1_O)      0.065     0.363 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.363    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X48Y111        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.917    -0.754    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.382     0.183    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.105     0.288    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[310]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.447ns (49.018%)  route 0.465ns (50.982%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.633    -0.530    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X55Y124        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[310]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[310]/Q
                         net (fo=1, routed)           0.087    -0.302    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[310]
    SLICE_X54Y124        LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[22]_i_25/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[22]_i_25_n_0
    SLICE_X54Y124        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.193 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_21/O
                         net (fo=1, routed)           0.000    -0.193    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_21_n_0
    SLICE_X54Y124        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.174 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_8/O
                         net (fo=1, routed)           0.378     0.204    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_8_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I0_O)        0.113     0.317 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.000     0.317    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X49Y110        MUXF7 (Prop_muxf7_I1_O)      0.065     0.382 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.382    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X49Y110        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.917    -0.754    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y110        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.382     0.183    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.105     0.288    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[1173]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.461ns (50.957%)  route 0.444ns (49.043%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.644    -0.519    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X33Y100        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1173]/Q
                         net (fo=1, routed)           0.085    -0.306    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[1173]
    SLICE_X33Y100        LUT6 (Prop_lut6_I5_O)        0.098    -0.208 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_15/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_15_n_0
    SLICE_X33Y100        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.143 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_5/O
                         net (fo=1, routed)           0.358     0.215    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_5_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.108     0.323 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.000     0.323    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[21]_i_2_n_0
    SLICE_X48Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     0.385 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.385    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X48Y102        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.920    -0.751    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y102        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.555    -0.196    
                         clock uncertainty            0.382     0.186    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105     0.291    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[1157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.420ns (45.169%)  route 0.510ns (54.831%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.644    -0.519    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X31Y100        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1157]/Q
                         net (fo=1, routed)           0.141    -0.237    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[1157]
    SLICE_X30Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.192 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[5]_i_15_n_0
    SLICE_X30Y101        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.128 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           0.369     0.240    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_5_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.108     0.348 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.000     0.348    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I0_O)      0.062     0.410 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.410    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X49Y101        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.920    -0.751    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.555    -0.196    
                         clock uncertainty            0.382     0.186    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     0.291    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[947]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.478ns (47.368%)  route 0.531ns (52.632%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.564    -0.600    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X14Y94         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[947]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[947]/Q
                         net (fo=1, routed)           0.094    -0.358    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[947]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[19]_i_12/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[19]_i_12_n_0
    SLICE_X14Y94         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_4/O
                         net (fo=1, routed)           0.437     0.239    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_4_n_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.108     0.347 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.000     0.347    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[19]_i_2_n_0
    SLICE_X27Y105        MUXF7 (Prop_muxf7_I0_O)      0.062     0.409 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.409    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X27Y105        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.918    -0.753    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y105        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.555    -0.198    
                         clock uncertainty            0.382     0.184    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.105     0.289    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[1696]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.458ns (48.925%)  route 0.478ns (51.075%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.590    -0.574    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X7Y92          FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1696]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[1696]/Q
                         net (fo=1, routed)           0.138    -0.308    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[1696]
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.098    -0.210 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_18/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_18_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.148 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_7/O
                         net (fo=1, routed)           0.340     0.192    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_7_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.108     0.300 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     0.300    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.062     0.362 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X8Y90          FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.832    -0.838    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y90          FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.382     0.099    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.134     0.233    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[588]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.460ns (48.484%)  route 0.489ns (51.516%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.632    -0.531    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X37Y122        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[588]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[588]/Q
                         net (fo=1, routed)           0.119    -0.272    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[588]
    SLICE_X36Y124        LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[12]_i_23/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[12]_i_23_n_0
    SLICE_X36Y124        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.153 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_20/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_20_n_0
    SLICE_X36Y124        MUXF8 (Prop_muxf8_I0_O)      0.023    -0.130 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_8/O
                         net (fo=1, routed)           0.370     0.240    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_8_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.112     0.352 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.000     0.352    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[12]_i_3_n_0
    SLICE_X36Y113        MUXF7 (Prop_muxf7_I1_O)      0.065     0.417 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.417    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X36Y113        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.911    -0.760    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y113        FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.555    -0.205    
                         clock uncertainty            0.382     0.177    
    SLICE_X36Y113        FDRE (Hold_fdre_C_D)         0.105     0.282    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/data_s_reg[905]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk_out_156_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.491ns (50.432%)  route 0.483ns (49.568%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.675    -0.488    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X2Y106         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[905]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  design_1_i/manchester_rs_compos_0/U0/data_s_reg[905]/Q
                         net (fo=1, routed)           0.090    -0.250    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/DECODED_DATA_BUS_MM_IN[905]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.098    -0.152 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_13_n_0
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.088 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_4/O
                         net (fo=1, routed)           0.392     0.304    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_4_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.108     0.412 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.000     0.412    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X6Y102         MUXF7 (Prop_muxf7_I0_O)      0.073     0.485 r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.485    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X6Y102         FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.949    -0.722    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y102         FDRE                                         r  design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.382     0.215    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.134     0.349    design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_156_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_78_MHz_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns)
  Data Path Delay:        2.624ns  (logic 0.456ns (17.379%)  route 2.168ns (82.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 11.285 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 5.476 - 6.410 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     7.886 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.119    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     2.155 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.821    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.917 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.559     5.476    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X51Y55         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.932 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s_reg/Q
                         net (fo=1, routed)           2.168     8.100    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/recovered_clk_i
    SLICE_X51Y57         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.441    11.285    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X51Y57         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]/C
                         clock pessimism              0.398    11.684    
                         clock uncertainty           -0.382    11.302    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.067    11.235    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_data_bit_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@6.410ns)
  Data Path Delay:        2.641ns  (logic 0.456ns (17.263%)  route 2.185ns (82.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 11.283 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 5.476 - 6.410 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      6.410     6.410 r  
    L17                                               0.000     6.410 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.410    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     7.886 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.119    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     2.155 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.821    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.917 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.559     5.476    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X51Y55         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_data_bit_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.932 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_data_bit_s_reg/Q
                         net (fo=1, routed)           2.185     8.117    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_bit_i
    SLICE_X46Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.439    11.283    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X46Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]/C
                         clock pessimism              0.398    11.682    
                         clock uncertainty           -0.382    11.300    
    SLICE_X46Y50         FDRE (Setup_fdre_C_D)       -0.031    11.269    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.141ns (14.435%)  route 0.836ns (85.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.564    -0.600    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X51Y55         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s_reg/Q
                         net (fo=1, routed)           0.836     0.377    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/recovered_clk_i
    SLICE_X51Y57         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.833    -0.837    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X51Y57         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.382     0.100    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.070     0.170    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_data_bit_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_out_78_MHz_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_156_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.296%)  route 0.919ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.564    -0.600    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X51Y55         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_data_bit_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_data_bit_s_reg/Q
                         net (fo=1, routed)           0.919     0.461    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_bit_i
    SLICE_X46Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.833    -0.838    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/hs_clk_i
    SLICE_X46Y50         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.382     0.099    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.059     0.158    design_1_i/manchester_rs_compos_0/U0/uart_manchester_decoder_inst/recovered_data_shift_buff_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_78_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_78_MHz_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[1]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[2]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[1]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[6]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[6]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.456ns (10.092%)  route 4.062ns (89.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 11.290 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.062     3.584    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/rst_s
    SLICE_X31Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.445    11.290    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/hs_clk_i
    SLICE_X31Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[7]/C
                         clock pessimism              0.491    11.781    
                         clock uncertainty           -0.262    11.519    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.114    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[9].RS_SYNDROME_SUBUNIT_INST/OUTPUT_ASYNC_DFF/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.456ns (10.142%)  route 4.040ns (89.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 11.292 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.040     3.561    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/rst_s
    SLICE_X28Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.447    11.292    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/hs_clk_i
    SLICE_X28Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[3]/C
                         clock pessimism              0.491    11.783    
                         clock uncertainty           -0.262    11.521    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.116    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.456ns (10.142%)  route 4.040ns (89.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 11.292 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.040     3.561    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/rst_s
    SLICE_X28Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.447    11.292    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/hs_clk_i
    SLICE_X28Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[4]/C
                         clock pessimism              0.491    11.783    
                         clock uncertainty           -0.262    11.521    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.116    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@12.820ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.456ns (10.142%)  route 4.040ns (89.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 11.292 - 12.820 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.558    -0.935    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         4.040     3.561    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/rst_s
    SLICE_X28Y43         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                     12.820    12.820 r  
    L17                                               0.000    12.820 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.820    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    14.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.388    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.166 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.753    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.844 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.447    11.292    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/hs_clk_i
    SLICE_X28Y43         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]/C
                         clock pessimism              0.491    11.783    
                         clock uncertainty           -0.262    11.521    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.116    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_UNIT_INST/GEN_RS_SYNDROME_UNIT[10].RS_SYNDROME_SUBUNIT_INST/LOOP_ASYNC_DFF/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.839%)  route 0.222ns (61.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.222    -0.243    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/rst_s
    SLICE_X39Y34         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.826    -0.845    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/hs_clk_i
    SLICE_X39Y34         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[7]/C
                         clock pessimism              0.273    -0.572    
    SLICE_X39Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.960%)  route 0.230ns (62.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.230    -0.234    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/rst_s
    SLICE_X47Y32         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.826    -0.845    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/hs_clk_i
    SLICE_X47Y32         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[0]/C
                         clock pessimism              0.273    -0.572    
    SLICE_X47Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.960%)  route 0.230ns (62.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.230    -0.234    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/rst_s
    SLICE_X47Y32         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.826    -0.845    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/hs_clk_i
    SLICE_X47Y32         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[1]/C
                         clock pessimism              0.273    -0.572    
    SLICE_X47Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.407%)  route 0.414ns (74.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.414    -0.051    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/rst_s
    SLICE_X44Y36         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.829    -0.842    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/hs_clk_i
    SLICE_X44Y36         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[0]/C
                         clock pessimism              0.273    -0.569    
    SLICE_X44Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.407%)  route 0.414ns (74.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.414    -0.051    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/rst_s
    SLICE_X44Y36         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.829    -0.842    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/hs_clk_i
    SLICE_X44Y36         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[2]/C
                         clock pessimism              0.273    -0.569    
    SLICE_X44Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/INPUT_ASYNC_DFF/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.635%)  route 0.659ns (82.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.659     0.194    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/rst_s
    SLICE_X49Y35         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.831    -0.840    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/hs_clk_i
    SLICE_X49Y35         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[3]/C
                         clock pessimism              0.273    -0.567    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.635%)  route 0.659ns (82.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.659     0.194    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/rst_s
    SLICE_X49Y35         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.831    -0.840    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/hs_clk_i
    SLICE_X49Y35         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[5]/C
                         clock pessimism              0.273    -0.567    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.635%)  route 0.659ns (82.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.659     0.194    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/rst_s
    SLICE_X49Y35         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.831    -0.840    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/hs_clk_i
    SLICE_X49Y35         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[6]/C
                         clock pessimism              0.273    -0.567    
    SLICE_X49Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.540%)  route 0.663ns (82.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.663     0.198    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/rst_s
    SLICE_X48Y35         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.831    -0.840    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/hs_clk_i
    SLICE_X48Y35         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[7]/C
                         clock pessimism              0.273    -0.567    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns - clk_out_78_MHz_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.540%)  route 0.663ns (82.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.558    -0.606    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/hs_clk_i
    SLICE_X41Y33         FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s_reg/Q
                         net (fo=328, routed)         0.663     0.198    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/rst_s
    SLICE_X48Y35         FDCE                                         f  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       0.831    -0.840    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/hs_clk_i
    SLICE_X48Y35         FDCE                                         r  design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_state_reg[2]/C
                         clock pessimism              0.273    -0.567    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.551ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.447ns  (logic 0.676ns (27.629%)  route 1.771ns (72.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT2 (Prop_lut2_I1_O)        0.152    21.563 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.793    22.355    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_11
    SLICE_X32Y92         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434    36.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y92         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.327    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.607    35.907    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.907    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 13.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.641ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.871ns  (logic 0.211ns (24.232%)  route 0.660ns (75.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561    17.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.167    18.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.362    18.379    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT2 (Prop_lut2_I1_O)        0.044    18.423 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.298    18.720    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_11
    SLICE_X32Y92         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y92         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.356     1.198    
                         clock uncertainty            0.035     1.233    
    SLICE_X32Y92         FDCE (Remov_fdce_C_CLR)     -0.154     1.079    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                          18.720    
  -------------------------------------------------------------------
                         slack                                 17.641    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.288%)  route 3.540ns (70.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.540     5.006    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.431    -1.545    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.587ns (39.086%)  route 2.473ns (60.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.473     3.936    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X31Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.060 r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.060    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.436    -1.540    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.276ns (20.810%)  route 1.050ns (79.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.050     1.281    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X31Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.326 r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.830    -0.840    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.234ns (13.422%)  route 1.510ns (86.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.510     1.744    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.825    -0.845    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_156_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.296ns  (logic 1.214ns (52.870%)  route 1.082ns (47.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[14]
                         net (fo=4, routed)           1.082     1.337    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X34Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.423    -1.553    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.270ns  (logic 1.214ns (53.481%)  route 1.056ns (46.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[10]
                         net (fo=4, routed)           1.056     1.311    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X35Y70         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.423    -1.553    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y70         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.252ns  (logic 1.214ns (53.913%)  route 1.038ns (46.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[4]
                         net (fo=4, routed)           1.038     1.293    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y70         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.426    -1.550    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y70         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.248ns  (logic 1.214ns (54.006%)  route 1.034ns (45.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[11]
                         net (fo=4, routed)           1.034     1.289    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X32Y67         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.427    -1.549    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y67         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.091ns  (logic 1.214ns (58.051%)  route 0.877ns (41.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[13]
                         net (fo=4, routed)           0.877     1.132    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.426    -1.550    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 1.214ns (58.318%)  route 0.868ns (41.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[7]
                         net (fo=4, routed)           0.868     1.122    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X35Y72         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.420    -1.556    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y72         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.078ns  (logic 1.214ns (58.424%)  route 0.864ns (41.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[9]
                         net (fo=4, routed)           0.864     1.119    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X32Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.424    -1.552    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.073ns  (logic 1.214ns (58.576%)  route 0.859ns (41.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[6]
                         net (fo=4, routed)           0.859     1.113    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X33Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.424    -1.552    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 1.214ns (59.791%)  route 0.816ns (40.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[15]
                         net (fo=4, routed)           0.816     1.071    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X31Y72         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.421    -1.555    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y72         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 1.214ns (60.085%)  route 0.806ns (39.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     0.255 r  design_1_i/xadc_wiz_0/U0/DO[8]
                         net (fo=4, routed)           0.806     1.061    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X29Y71         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.425    -1.551    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y71         FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.367ns (57.732%)  route 0.269ns (42.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.425    -1.551    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X15Y73         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.184 r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[6]/Q
                         net (fo=2, routed)           0.269    -0.916    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X29Y73         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.536    -0.957    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y73         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.367ns (57.732%)  route 0.269ns (42.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.426    -1.550    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X15Y72         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.367    -1.183 r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[2]/Q
                         net (fo=2, routed)           0.269    -0.915    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X29Y72         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.537    -0.956    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y72         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.954%)  route 0.277ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.423    -1.553    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X15Y75         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.186 r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[14]/Q
                         net (fo=2, routed)           0.277    -0.909    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X28Y75         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.534    -0.959    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y75         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.367ns (56.026%)  route 0.288ns (43.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.423    -1.553    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X15Y74         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.186 r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[10]/Q
                         net (fo=2, routed)           0.288    -0.898    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X15Y76         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.539    -0.954    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y76         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.712%)  route 0.386ns (51.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.423    -1.553    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X15Y74         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.186 r  design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s_reg[8]/Q
                         net (fo=2, routed)           0.386    -0.800    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X12Y72         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.540    -0.953    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y72         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.844ns  (logic 0.367ns (43.498%)  route 0.477ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.430    -1.546    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X48Y69         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.179 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[15]/Q
                         net (fo=2, routed)           0.477    -0.703    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X45Y70         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.542    -0.951    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y70         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.367ns (43.667%)  route 0.473ns (56.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.434    -1.542    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X48Y66         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.175 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[3]/Q
                         net (fo=3, routed)           0.473    -0.702    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X47Y67         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.546    -0.947    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y67         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.848ns  (logic 0.367ns (43.284%)  route 0.481ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.430    -1.546    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X48Y69         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.179 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[13]/Q
                         net (fo=3, routed)           0.481    -0.698    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X46Y70         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.542    -0.951    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y70         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.367ns (43.164%)  route 0.483ns (56.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.431    -1.545    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X48Y68         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.178 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[9]/Q
                         net (fo=3, routed)           0.483    -0.695    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X44Y69         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.543    -0.950    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y69         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.367ns (42.437%)  route 0.498ns (57.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.433    -1.543    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/hs_clk_i
    SLICE_X48Y67         FDRE                                         r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s_reg[7]/Q
                         net (fo=3, routed)           0.498    -0.678    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X41Y68         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.543    -0.950    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y68         FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_78_MHz_design_1_clk_wiz_1
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/manchester_rs_compos_0/U0/target_detected_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.333ns  (logic 0.456ns (34.205%)  route 0.877ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.740    -0.753    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X22Y100        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/target_detected_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  design_1_i/manchester_rs_compos_0/U0/target_detected_s_reg/Q
                         net (fo=3, routed)           0.877     0.580    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X33Y97         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.436    -1.540    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/manchester_rs_compos_0/U0/target_detected_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_78_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.367ns (33.119%)  route 0.741ns (66.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.519ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_78_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_78_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=19839, routed)       1.614    -1.362    design_1_i/manchester_rs_compos_0/U0/hs_clk_i
    SLICE_X22Y100        FDRE                                         r  design_1_i/manchester_rs_compos_0/U0/target_detected_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.367    -0.995 r  design_1_i/manchester_rs_compos_0/U0/target_detected_s_reg/Q
                         net (fo=3, routed)           0.741    -0.254    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X33Y97         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.554    -0.939    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 3.505ns (64.646%)  route 1.917ns (35.354%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.542     3.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y77         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.167 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.626     5.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.653 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.422     7.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.373     7.854 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_3/O
                         net (fo=1, routed)           0.312     8.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X60Y81         LUT3 (Prop_lut3_I2_O)        0.124     8.290 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.557     8.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.972 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X61Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.496    -1.480    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 3.505ns (67.666%)  route 1.675ns (32.334%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.542     3.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y77         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.167 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.626     5.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.653 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.422     7.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.373     7.854 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_3/O
                         net (fo=1, routed)           0.312     8.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X60Y81         LUT3 (Prop_lut3_I2_O)        0.124     8.290 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.315     8.606    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.730 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.730    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X62Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.499    -1.477    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 1.133ns (31.501%)  route 2.464ns (68.499%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -5.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.478     4.109 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.276     5.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X52Y89         LUT5 (Prop_lut5_I1_O)        0.324     5.709 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.715     6.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Y[1]
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.331     6.754 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.473     7.227    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X52Y87         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.438    -1.538    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X52Y87         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.510ns  (logic 2.884ns (82.171%)  route 0.626ns (17.829%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.542     3.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y77         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     5.167 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.626     5.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.653 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     7.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X59Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.497    -1.479    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.368ns  (logic 1.285ns (38.152%)  route 2.083ns (61.848%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.419     4.050 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.197     5.247    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X55Y89         LUT5 (Prop_lut5_I1_O)        0.327     5.574 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.886     6.460    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/in[0]
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.327     6.787 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native_i_1__69/O
                         net (fo=1, routed)           0.000     6.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/I0141_out
    SLICE_X59Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     6.999 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X59Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.503    -1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.359ns  (logic 1.348ns (40.134%)  route 2.011ns (59.866%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.478     4.109 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.028     5.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.326     5.463 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.983     6.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/in[0]
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.332     6.778 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native_i_1__68/O
                         net (fo=1, routed)           0.000     6.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I0145_out
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     6.990 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.990    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X58Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.503    -1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X58Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 1.347ns (40.134%)  route 2.009ns (59.866%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.478     4.109 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.276     5.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X52Y89         LUT5 (Prop_lut5_I1_O)        0.324     5.709 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.733     6.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Y[1]
    SLICE_X54Y89         LUT5 (Prop_lut5_I2_O)        0.331     6.773 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native_i_2__130/O
                         net (fo=1, routed)           0.000     6.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I139_out
    SLICE_X54Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     6.987 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.987    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X54Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.440    -1.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.340ns  (logic 1.347ns (40.333%)  route 1.993ns (59.667%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.478     4.109 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.276     5.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X52Y89         LUT5 (Prop_lut5_I1_O)        0.324     5.709 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.717     6.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[28]
    SLICE_X56Y92         LUT3 (Prop_lut3_I0_O)        0.331     6.756 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__159/O
                         net (fo=1, routed)           0.000     6.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I1155_out
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.970 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X56Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.442    -1.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X56Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.271ns  (logic 0.916ns (28.007%)  route 2.355ns (71.993%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     4.087 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           1.286     5.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.497 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.069     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/in[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.689 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native_i_1__100/O
                         net (fo=1, routed)           0.000     6.689    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/I017_out
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     6.901 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/of_instr_ii_4
    SLICE_X62Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.504    -1.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Clk
    SLICE_X62Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.265ns (39.052%)  route 1.974ns (60.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.623     3.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.518     4.149 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.231     5.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X52Y89         LUT5 (Prop_lut5_I1_O)        0.152     5.532 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.743     6.275    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[30]
    SLICE_X56Y88         LUT3 (Prop_lut3_I0_O)        0.348     6.623 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__161/O
                         net (fo=1, routed)           0.000     6.623    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7/I1163_out
    SLICE_X56Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     6.870 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_instr_ii_41
    SLICE_X56Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.440    -1.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X56Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.996%)  route 0.128ns (50.004%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.128     1.464 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/Q
                         net (fo=2, routed)           0.128     1.592    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.821    -0.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.865%)  route 0.129ns (50.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.128     1.464 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/Q
                         net (fo=2, routed)           0.129     1.593    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X34Y83         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.822    -0.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X34Y83         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        -2.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.477 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/Q
                         net (fo=2, routed)           0.124     1.602    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X30Y84         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.823    -0.847    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X30Y84         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.035%)  route 0.192ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        -2.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.128     1.464 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/Q
                         net (fo=2, routed)           0.192     1.656    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X30Y84         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.823    -0.847    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X30Y84         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.778%)  route 0.181ns (56.222%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.477 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/Q
                         net (fo=2, routed)           0.181     1.659    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.821    -0.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.067%)  route 0.172ns (54.933%))
  Logic Levels:           0  
  Clock Path Skew:        -2.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.591     1.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.172     1.684    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X58Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.860    -0.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        -2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.566     1.346    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.487 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.206     1.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X57Y95         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.834    -0.836    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y95         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.453%)  route 0.246ns (63.547%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.477 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/Q
                         net (fo=2, routed)           0.246     1.723    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.821    -0.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.322%)  route 0.247ns (63.678%))
  Logic Levels:           0  
  Clock Path Skew:        -2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.555     1.335    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.476 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/Q
                         net (fo=1, routed)           0.247     1.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X34Y83         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.822    -0.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X34Y83         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.557%)  route 0.292ns (67.443%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.556     1.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.477 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/Q
                         net (fo=2, routed)           0.292     1.770    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.821    -0.849    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X30Y82         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.315ns  (logic 0.580ns (44.091%)  route 0.735ns (55.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553     3.242    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.735     4.434    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X31Y97         LUT2 (Prop_lut2_I1_O)        0.124     4.558 r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.558    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.436    -1.540    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.915ns  (logic 0.937ns (32.146%)  route 1.978ns (67.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459    20.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=15, routed)          1.003    21.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X32Y92         LUT2 (Prop_lut2_I0_O)        0.152    21.522 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_3/O
                         net (fo=5, routed)           0.975    22.497    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_3_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.326    22.823 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_i_1/O
                         net (fo=1, routed)           0.000    22.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read2_out
    SLICE_X31Y91         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.434    -1.542    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X31Y91         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.937ns (34.835%)  route 1.753ns (65.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.459    20.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=15, routed)          1.003    21.370    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X32Y92         LUT2 (Prop_lut2_I0_O)        0.152    21.522 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_3/O
                         net (fo=5, routed)           0.750    22.272    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_3_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.326    22.598 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_i_1/O
                         net (fo=1, routed)           0.000    22.598    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write4_out
    SLICE_X31Y91         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.434    -1.542    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X31Y91         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 2.126ns (49.258%)  route 2.190ns (50.742%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     3.830 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.899     4.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.309 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.716 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.422     6.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.373     6.511 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_3/O
                         net (fo=1, routed)           0.312     6.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X60Y81         LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.557     7.504    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.628 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     7.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X61Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.496    -1.480    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y78         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 2.126ns (52.184%)  route 1.948ns (47.816%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     3.830 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.899     4.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.309 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.716 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.422     6.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.373     6.511 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_3/O
                         net (fo=1, routed)           0.312     6.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X60Y81         LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.315     7.262    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.386 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     7.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X62Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.499    -1.477    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 0.766ns (25.339%)  route 2.257ns (74.661%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.558     3.247    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     3.765 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.803     4.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I2_O)        0.124     4.692 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3/O
                         net (fo=1, routed)           0.629     5.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.446 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=2, routed)           0.825     6.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X54Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.438    -1.538    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.404ns  (logic 1.505ns (62.606%)  route 0.899ns (37.394%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     3.830 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.899     4.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.309 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.716 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X59Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.497    -1.479    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.969ns (47.191%)  route 1.084ns (52.809%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     3.830 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.439     4.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X61Y89         LUT5 (Prop_lut5_I2_O)        0.119     4.389 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=1, routed)           0.645     5.034    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I1_O)        0.332     5.366 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.505    -1.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.899ns  (logic 0.766ns (40.340%)  route 1.133ns (59.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     3.830 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.840     4.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X61Y89         LUT5 (Prop_lut5_I3_O)        0.124     4.795 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_2/O
                         net (fo=1, routed)           0.292     5.087    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_2_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.211 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.505    -1.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y88         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 0.642ns (34.747%)  route 1.206ns (65.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     3.830 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           1.206     5.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.160 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.160    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X62Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.504    -1.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.517%)  route 0.251ns (57.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.251     1.575    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X31Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.620 r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.620    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.830    -0.840    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X31Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        -2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560     1.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y92         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/Q
                         net (fo=1, routed)           0.110     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute
    SLICE_X33Y91         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.828    -0.842    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X33Y91         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        -2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.377 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.485    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X61Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.860    -0.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X61Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.916%)  route 0.166ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     1.355 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.166     1.521    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X61Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.861    -0.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X61Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.067%)  route 0.172ns (54.933%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     1.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.172     1.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X58Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.860    -0.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X58Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.068%)  route 0.194ns (57.932%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     1.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.194     1.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X61Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.860    -0.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X61Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.156%)  route 0.229ns (61.844%))
  Logic Levels:           0  
  Clock Path Skew:        -2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     1.327 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.229     1.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.834    -0.836    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.458%)  route 0.257ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        -2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.257     1.581    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered
    SLICE_X31Y88         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.827    -0.843    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X31Y88         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.318%)  route 0.216ns (53.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.216     1.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X34Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.584 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X34Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.828    -0.842    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X34Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.495%)  route 0.251ns (60.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.251     1.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X58Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.861    -0.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X58Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 0.602ns (9.657%)  route 5.632ns (90.343%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.536     4.536    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.660 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.797     5.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I0_O)        0.152     5.609 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.299     5.908    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.326     6.234 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X31Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.435     3.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.190ns  (logic 0.276ns (4.459%)  route 5.914ns (95.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.394     6.038    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y91         LUT5 (Prop_lut5_I3_O)        0.152     6.190 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.190    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437     3.168    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 0.248ns (4.020%)  route 5.921ns (95.980%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.401     6.045    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.169 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437     3.168    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 0.248ns (4.025%)  route 5.914ns (95.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.394     6.038    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.162 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.162    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437     3.168    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 0.248ns (4.025%)  route 5.914ns (95.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.394     6.038    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.162 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.162    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437     3.168    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.160ns  (logic 0.248ns (4.026%)  route 5.912ns (95.974%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.392     6.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.160 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.160    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.437     3.168    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 0.248ns (4.134%)  route 5.751ns (95.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.231     5.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y89         LUT6 (Prop_lut6_I4_O)        0.124     5.999 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X44Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.436     3.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 0.248ns (4.232%)  route 5.612ns (95.768%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.092     5.736    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.860 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000     5.860    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X47Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.436     3.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.854ns  (logic 0.242ns (4.134%)  route 5.612ns (95.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.092     5.736    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.118     5.854 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000     5.854    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X47Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.436     3.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 0.124ns (2.177%)  route 5.571ns (97.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          4.520     4.520    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.644 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          1.051     5.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X35Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.427     3.158    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.039     1.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.816     1.719    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.039     1.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.816     1.719    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.039     1.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.816     1.719    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.039     1.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.816     1.719    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.000ns (0.000%)  route 1.039ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.039     1.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.816     1.719    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.000ns (0.000%)  route 1.218ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.218     1.218    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.822     1.726    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X46Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.818     1.722    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X46Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.818     1.722    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X46Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.818     1.722    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y72         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.000ns (0.000%)  route 1.305ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.305     1.305    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X45Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.826     1.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_156_MHz_design_1_clk_wiz_1
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.622ns (35.027%)  route 3.009ns (64.973%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        4.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.620    -0.873    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.294     0.877    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/of_valid
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.124     1.001 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__160/O
                         net (fo=1, routed)           0.000     1.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.399 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.399    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.714     3.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X56Y93         LUT5 (Prop_lut5_I1_O)        0.373     3.758 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     3.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X56Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.443     3.174    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.315ns  (logic 0.766ns (23.107%)  route 2.549ns (76.893%))
  Logic Levels:           2  (LUT4=1 SRL16E=1)
  Clock Path Skew:        4.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.730     1.299    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Addr_3
    SLICE_X34Y84         SRL16E (Prop_srl16e_A0_Q)    0.124     1.423 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.819     2.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Data_Out[1]
    SLICE_X32Y84         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_UART.tdo_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.367    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_8
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.429     3.160    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.152ns  (logic 1.002ns (31.791%)  route 2.150ns (68.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.187     0.757    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Addr_3
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/s_axi_rdata_i[3]_i_2/O
                         net (fo=3, routed)           0.962     1.872    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/tx_Buffer_Full
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.332     2.204 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.204    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_4
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.430     3.161    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.148ns  (logic 0.766ns (24.334%)  route 2.382ns (75.666%))
  Logic Levels:           2  (LUT4=1 SRL16E=1)
  Clock Path Skew:        4.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.565     1.135    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Addr_3
    SLICE_X34Y85         SRL16E (Prop_srl16e_A0_Q)    0.124     1.259 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.817     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Data_Out[3]
    SLICE_X32Y84         LUT4 (Prop_lut4_I0_O)        0.124     2.200 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.tdo_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.200    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_6
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.429     3.160    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 0.766ns (24.557%)  route 2.353ns (75.443%))
  Logic Levels:           2  (LUT4=1 SRL16E=1)
  Clock Path Skew:        4.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.531     1.100    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Addr_3
    SLICE_X34Y84         SRL16E (Prop_srl16e_A0_Q)    0.124     1.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.823     2.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Data_Out[2]
    SLICE_X32Y84         LUT4 (Prop_lut4_I0_O)        0.124     2.171 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_UART.tdo_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.171    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_7
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.429     3.160    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.020ns  (logic 0.766ns (25.365%)  route 2.254ns (74.635%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        4.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.738     1.307    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Addr_3
    SLICE_X34Y84         SRL16E (Prop_srl16e_A0_Q)    0.124     1.431 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.516     1.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Data_Out[0]
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.124     2.072 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_UART.tdo_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     2.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_9
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.429     3.160    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y84         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 0.766ns (25.775%)  route 2.206ns (74.225%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        4.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.545     1.114    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Addr_3
    SLICE_X34Y84         SRL16E (Prop_srl16e_A0_Q)    0.124     1.238 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.661     1.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Data_Out[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.024 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.024    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_10
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.430     3.161    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 0.766ns (27.462%)  route 2.023ns (72.538%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        4.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.372     0.942    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Addr_3
    SLICE_X34Y85         SRL16E (Prop_srl16e_A0_Q)    0.124     1.066 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.651     1.717    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Data_Out[7]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.841 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_UART.tdo_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_3
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.430     3.161    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.657ns  (logic 0.419ns (15.769%)  route 2.238ns (84.231%))
  Logic Levels:           0  
  Clock Path Skew:        4.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.554    -0.939    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X51Y85         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.520 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=712, routed)         2.238     1.718    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X47Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.438     3.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.633ns  (logic 0.766ns (29.096%)  route 1.867ns (70.904%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        4.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.545    -0.948    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X30Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.557     1.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Addr_3
    SLICE_X34Y85         SRL16E (Prop_srl16e_A0_Q)    0.124     1.251 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.310     1.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Data_Out[0]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.684 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Use_UART.tdo_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.684    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_9
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.430     3.161    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y85         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        5.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    -1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.436    -1.540    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.173 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.277    -0.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr
    SLICE_X45Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        5.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    -1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.436    -1.540    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.173 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.278    -0.895    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X45Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.717%)  route 0.280ns (43.283%))
  Logic Levels:           0  
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    -1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.439    -1.537    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.170 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.280    -0.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X48Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.557     3.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        5.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.443    -1.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y95         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDCE (Prop_fdce_C_Q)         0.367    -1.166 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.278    -0.888    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X57Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.559     3.567    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X57Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.418ns (60.667%)  route 0.271ns (39.333%))
  Logic Levels:           0  
  Clock Path Skew:        5.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.421    -1.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X46Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.271    -0.866    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.535     3.543    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.367ns (54.489%)  route 0.307ns (45.511%))
  Logic Levels:           0  
  Clock Path Skew:        5.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.441    -1.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.168 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.307    -0.862    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X48Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.557     3.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.418ns (60.667%)  route 0.271ns (39.333%))
  Logic Levels:           0  
  Clock Path Skew:        5.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.432    -1.544    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.126 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.271    -0.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X45Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.548     3.556    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.418ns (60.123%)  route 0.277ns (39.877%))
  Logic Levels:           0  
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.427    -1.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.277    -0.854    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X50Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.545     3.553    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.418ns (59.865%)  route 0.280ns (40.135%))
  Logic Levels:           0  
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.427    -1.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.280    -0.851    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X50Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.545     3.553    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.418ns (59.865%)  route 0.280ns (40.135%))
  Logic Levels:           0  
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.427    -1.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.418    -1.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.280    -0.851    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[30]
    SLICE_X50Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.545     3.553    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.306ns  (logic 1.494ns (20.450%)  route 5.812ns (79.550%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.306    24.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.146    24.474 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_7/O
                         net (fo=1, routed)           0.452    24.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Config_Reg_En
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.328    25.254 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.466    25.720    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I0_O)        0.124    25.844 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=7, routed)           1.246    27.090    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.124    27.214 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.214    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X31Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.435     3.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y95         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.046ns  (logic 1.494ns (21.202%)  route 5.552ns (78.798%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.306    24.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.146    24.474 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_7/O
                         net (fo=1, routed)           0.452    24.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Config_Reg_En
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.328    25.254 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.466    25.720    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I0_O)        0.124    25.844 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=7, routed)           0.987    26.831    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124    26.955 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.955    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.435     3.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 1.494ns (21.205%)  route 5.551ns (78.795%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.306    24.328    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.146    24.474 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_7/O
                         net (fo=1, routed)           0.452    24.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Config_Reg_En
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.328    25.254 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.466    25.720    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I0_O)        0.124    25.844 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=7, routed)           0.986    26.830    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124    26.954 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.435     3.166    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 1.129ns (20.466%)  route 4.387ns (79.534%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.535 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.154    22.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.466    22.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.327    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.278    25.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X60Y80         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.497     3.228    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X60Y80         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 1.129ns (20.518%)  route 4.373ns (79.482%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.535 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.154    22.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.466    22.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.327    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.264    25.411    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X60Y78         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.496     3.227    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X60Y78         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 1.129ns (21.053%)  route 4.234ns (78.947%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.535 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.154    22.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.466    22.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.327    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.124    25.271    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X60Y77         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.494     3.225    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X60Y77         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.020ns (19.039%)  route 4.337ns (80.961%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.533    21.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.089 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.809    22.898    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.022 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           0.967    23.989    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.124    24.113 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.030    25.142    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124    25.266 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    25.266    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X48Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.441     3.172    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.129ns (21.588%)  route 4.101ns (78.412%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.535 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.154    22.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.466    22.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.327    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.991    25.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc
    SLICE_X60Y82         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.500     3.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X60Y82         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.129ns (21.852%)  route 4.038ns (78.148%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.535 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.154    22.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.466    22.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.327    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.928    25.075    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc
    SLICE_X60Y79         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.497     3.228    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X60Y79         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 1.129ns (22.181%)  route 3.961ns (77.819%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.553    19.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X30Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    20.433 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.978    21.411    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.535 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.154    22.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.466    22.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.327    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.851    24.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc
    SLICE_X60Y81         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.641     1.641    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.732 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.498     3.229    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X60Y81         SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.152%)  route 0.200ns (51.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.200     1.524    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.569 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.569    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.829     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.191ns (52.361%)  route 0.174ns (47.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.174    18.168    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y92         LUT5 (Prop_lut5_I0_O)        0.045    18.213 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.213    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X28Y92         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.830     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y92         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.624%)  route 0.194ns (50.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.083    18.077    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X28Y91         LUT6 (Prop_lut6_I0_O)        0.045    18.122 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.111    18.233    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.830     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.624%)  route 0.194ns (50.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.083    18.077    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X28Y91         LUT6 (Prop_lut6_I0_O)        0.045    18.122 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.111    18.233    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.830     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.624%)  route 0.194ns (50.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.083    18.077    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X28Y91         LUT6 (Prop_lut6_I0_O)        0.045    18.122 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.111    18.233    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.830     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.624%)  route 0.194ns (50.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.083    18.077    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X28Y91         LUT6 (Prop_lut6_I0_O)        0.045    18.122 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.111    18.233    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.830     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.071ns (4.448%)  route 1.525ns (95.552%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.720    18.009    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.045    18.054 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.209    18.263    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X28Y92         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.830     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y92         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.268%)  route 0.366ns (65.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.158    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT6 (Prop_lut6_I2_O)        0.045    18.203 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.203    18.406    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.268%)  route 0.366ns (65.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.158    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT6 (Prop_lut6_I2_O)        0.045    18.203 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.203    18.406    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.268%)  route 0.366ns (65.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.560    17.848    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.163    18.158    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X29Y92         LUT6 (Prop_lut6_I2_O)        0.045    18.203 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.203    18.406    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.875     0.875    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 0.124ns (2.757%)  route 4.374ns (97.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.765     4.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.435    19.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 0.124ns (2.757%)  route 4.374ns (97.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.765     4.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.435    19.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 0.124ns (2.757%)  route 4.374ns (97.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.765     4.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.435    19.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 0.124ns (2.757%)  route 4.374ns (97.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.765     4.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.435    19.556    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y93         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 0.124ns (2.904%)  route 4.146ns (97.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.538     4.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434    19.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 0.124ns (2.904%)  route 4.146ns (97.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.538     4.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434    19.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 0.124ns (2.904%)  route 4.146ns (97.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.538     4.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434    19.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 0.124ns (2.904%)  route 4.146ns (97.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.608     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.538     4.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434    19.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 0.124ns (2.935%)  route 4.100ns (97.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.610     3.610    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X29Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.734 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.490     4.224    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434     2.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 0.124ns (2.935%)  route 4.100ns (97.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.610     3.610    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X29Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.734 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.490     4.224    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.434     2.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.031%)  route 1.440ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.129     1.485    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830    18.221    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.031%)  route 1.440ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.129     1.485    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830    18.221    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.031%)  route 1.440ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.129     1.485    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830    18.221    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.031%)  route 1.440ns (96.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.129     1.485    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830    18.221    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.133     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.133     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.133     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.045ns (3.022%)  route 1.444ns (96.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.311     1.311    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.356 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.133     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y91         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.044ns (2.676%)  route 1.600ns (97.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.486     1.486    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.044     1.530 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.114     1.644    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.044ns (2.676%)  route 1.600ns (97.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.486     1.486    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.044     1.530 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.114     1.644    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_156_MHz_design_1_clk_wiz_1
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.456ns (39.883%)  route 0.687ns (60.117%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.625    -0.868    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.412 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=8, routed)           0.687     0.275    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X63Y92         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.508     2.963    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.387%)  route 0.646ns (58.613%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.624    -0.869    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.413 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.646     0.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X59Y92         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.507     2.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.297%)  route 0.626ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.559    -0.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X56Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.416 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.626     0.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X54Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.297%)  route 0.626ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.559    -0.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X56Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.416 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.626     0.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X54Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.704%)  route 0.524ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.621    -0.872    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=7, routed)           0.524     0.170    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X61Y90         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506     2.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.782%)  route 0.411ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.559    -0.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.416 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.411    -0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X51Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.418ns (54.668%)  route 0.347ns (45.332%))
  Logic Levels:           0  
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.442    -1.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.418    -1.116 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.347    -0.770    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X51Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.559     3.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.418ns (48.426%)  route 0.445ns (51.574%))
  Logic Levels:           0  
  Clock Path Skew:        4.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.504    -1.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y87         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.054 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=7, routed)           0.445    -0.609    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X61Y90         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.623     3.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.418ns (44.395%)  route 0.524ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        4.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.443    -1.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X56Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.115 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.524    -0.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X54Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.559     3.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.418ns (44.395%)  route 0.524ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        4.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.443    -1.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X56Y94         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.418    -1.115 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.524    -0.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X54Y93         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.559     3.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.914ns  (logic 0.367ns (40.162%)  route 0.547ns (59.838%))
  Logic Levels:           0  
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    -1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.507    -1.469    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.367    -1.102 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.547    -0.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X59Y92         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.624     3.313    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.781%)  route 0.579ns (61.219%))
  Logic Levels:           0  
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    -1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.508    -1.468    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.367    -1.101 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=8, routed)           0.579    -0.522    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X63Y92         FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.625     3.314    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 0.856ns (15.667%)  route 4.608ns (84.333%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777     9.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506     2.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 0.856ns (15.667%)  route 4.608ns (84.333%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777     9.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506     2.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 0.856ns (15.667%)  route 4.608ns (84.333%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777     9.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506     2.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 0.856ns (15.667%)  route 4.608ns (84.333%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.777     9.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506     2.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 0.856ns (16.136%)  route 4.449ns (83.864%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.619     8.866    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.506     2.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 0.856ns (16.570%)  route 4.310ns (83.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.480     8.727    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.508     2.963    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.017ns  (logic 0.856ns (17.063%)  route 4.161ns (82.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.331     8.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.507     2.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 0.856ns (17.982%)  route 3.904ns (82.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.074     8.321    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.441     2.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 0.856ns (19.318%)  route 3.575ns (80.682%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.247 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.745     7.992    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.828ns (18.837%)  route 3.568ns (81.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.912     1.912    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.008 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.553     3.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y94         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y92         LUT3 (Prop_lut3_I0_O)        0.124     5.008 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665     5.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.797 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.298     7.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.219 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.737     7.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          1.442     2.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.121     1.603    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.125     1.606    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.601%)  route 0.127ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.609    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.453%)  route 0.128ns (47.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.128     1.609    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.286%)  route 0.129ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.129     1.610    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.555    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.481 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.129     1.610    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.148ns (51.042%)  route 0.142ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.148     1.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.142     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.536%)  route 0.126ns (43.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.504 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.126     1.631    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.592     1.372    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y93         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.122     1.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y92         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.828%)  route 0.141ns (46.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.755     0.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.560     1.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.504 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.141     1.645    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=42, routed)          0.828     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y92         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_156_MHz_design_1_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 3.981ns (49.684%)  route 4.031ns (50.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.551    -0.942    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X31Y89         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDSE (Prop_fdse_C_Q)         0.456    -0.486 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.031     3.545    usb_uart_txd_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.070 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.070    usb_uart_txd
    J18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.881ns  (logic 3.991ns (50.646%)  route 3.889ns (49.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.546    -0.947    design_1_i/mux_select_1_0/U0/clk_i
    SLICE_X47Y67         FDRE                                         r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[1]/Q
                         net (fo=2, routed)           3.889     3.398    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.933 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000     6.933    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 3.967ns (50.732%)  route 3.852ns (49.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.546    -0.947    design_1_i/mux_select_1_0/U0/clk_i
    SLICE_X47Y67         FDRE                                         r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[2]/Q
                         net (fo=2, routed)           3.852     3.361    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.872 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     6.872    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/led_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            pio26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.710ns  (logic 3.975ns (51.549%)  route 3.736ns (48.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.543    -0.950    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X13Y71         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/led_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  design_1_i/msg_detected_led_1_0/U0/led_s_reg/Q
                         net (fo=2, routed)           3.736     3.241    pio26_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         3.519     6.760 r  pio26_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.760    pio26[0]
    R3                                                                r  pio26[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/msg_detected_led_1_0/U0/led_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            pio26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.361ns (51.337%)  route 1.290ns (48.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.554    -0.610    design_1_i/msg_detected_led_1_0/U0/clk_i
    SLICE_X13Y71         FDRE                                         r  design_1_i/msg_detected_led_1_0/U0/led_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/msg_detected_led_1_0/U0/led_s_reg/Q
                         net (fo=2, routed)           1.290     0.821    pio26_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         1.220     2.041 r  pio26_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.041    pio26[0]
    R3                                                                r  pio26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.353ns (49.229%)  route 1.395ns (50.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.556    -0.608    design_1_i/mux_select_1_0/U0/clk_i
    SLICE_X47Y67         FDRE                                         r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[2]/Q
                         net (fo=2, routed)           1.395     0.928    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.140 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     2.140    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.377ns (49.597%)  route 1.399ns (50.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.556    -0.608    design_1_i/mux_select_1_0/U0/clk_i
    SLICE_X47Y67         FDRE                                         r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/mux_select_1_0/U0/mux_sel_abc_s_reg[1]/Q
                         net (fo=2, routed)           1.399     0.933    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.169 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000     2.169    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.367ns (49.108%)  route 1.416ns (50.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        0.559    -0.605    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X31Y89         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.416     0.953    usb_uart_txd_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.178 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.178    usb_uart_txd
    J18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.846ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.846ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_156_MHz_design_1_clk_wiz_1

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.124ns (2.777%)  route 4.340ns (97.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.340     4.340    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/dcm_locked
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.464 r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.464    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/lpf_int0__0
    SLICE_X28Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.438    -1.538    design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y97         FDRE                                         r  design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.531    -1.445    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_156_MHz_design_1_clk_wiz_1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_156_MHz_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz/inst/clk_out_156_MHz_design_1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6399, routed)        1.649    -0.845    design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y22          DSP48E1                                      r  design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_mult_gen_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





