
LTDC2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020e4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002290  08002290  00012290  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080022a0  080022a0  000122a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080022a8  080022a8  000122a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080022ac  080022ac  000122ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  080022b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  8 .bss          00000168  20000010  20000010  00020010  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000178  20000178  00020010  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000cc83  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001fe7  00000000  00000000  0002ccc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000051ac  00000000  00000000  0002ecaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008e8  00000000  00000000  00033e58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b48  00000000  00000000  00034740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00004a98  00000000  00000000  00035288  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000363b  00000000  00000000  00039d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0003d35b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001854  00000000  00000000  0003d3d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000010 	.word	0x20000010
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08002278 	.word	0x08002278

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000014 	.word	0x20000014
 80001e8:	08002278 	.word	0x08002278

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b97a 	b.w	80004f8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	468c      	mov	ip, r1
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	9e08      	ldr	r6, [sp, #32]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d151      	bne.n	80002d0 <__udivmoddi4+0xb4>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d96d      	bls.n	800030e <__udivmoddi4+0xf2>
 8000232:	fab2 fe82 	clz	lr, r2
 8000236:	f1be 0f00 	cmp.w	lr, #0
 800023a:	d00b      	beq.n	8000254 <__udivmoddi4+0x38>
 800023c:	f1ce 0c20 	rsb	ip, lr, #32
 8000240:	fa01 f50e 	lsl.w	r5, r1, lr
 8000244:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000248:	fa02 f70e 	lsl.w	r7, r2, lr
 800024c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000250:	fa00 f40e 	lsl.w	r4, r0, lr
 8000254:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000258:	0c25      	lsrs	r5, r4, #16
 800025a:	fbbc f8fa 	udiv	r8, ip, sl
 800025e:	fa1f f987 	uxth.w	r9, r7
 8000262:	fb0a cc18 	mls	ip, sl, r8, ip
 8000266:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026a:	fb08 f309 	mul.w	r3, r8, r9
 800026e:	42ab      	cmp	r3, r5
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x6c>
 8000272:	19ed      	adds	r5, r5, r7
 8000274:	f108 32ff 	add.w	r2, r8, #4294967295
 8000278:	f080 8123 	bcs.w	80004c2 <__udivmoddi4+0x2a6>
 800027c:	42ab      	cmp	r3, r5
 800027e:	f240 8120 	bls.w	80004c2 <__udivmoddi4+0x2a6>
 8000282:	f1a8 0802 	sub.w	r8, r8, #2
 8000286:	443d      	add	r5, r7
 8000288:	1aed      	subs	r5, r5, r3
 800028a:	b2a4      	uxth	r4, r4
 800028c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000290:	fb0a 5510 	mls	r5, sl, r0, r5
 8000294:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000298:	fb00 f909 	mul.w	r9, r0, r9
 800029c:	45a1      	cmp	r9, r4
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x98>
 80002a0:	19e4      	adds	r4, r4, r7
 80002a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a6:	f080 810a 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80002aa:	45a1      	cmp	r9, r4
 80002ac:	f240 8107 	bls.w	80004be <__udivmoddi4+0x2a2>
 80002b0:	3802      	subs	r0, #2
 80002b2:	443c      	add	r4, r7
 80002b4:	eba4 0409 	sub.w	r4, r4, r9
 80002b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002bc:	2100      	movs	r1, #0
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d061      	beq.n	8000386 <__udivmoddi4+0x16a>
 80002c2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002c6:	2300      	movs	r3, #0
 80002c8:	6034      	str	r4, [r6, #0]
 80002ca:	6073      	str	r3, [r6, #4]
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xc8>
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d054      	beq.n	8000382 <__udivmoddi4+0x166>
 80002d8:	2100      	movs	r1, #0
 80002da:	e886 0021 	stmia.w	r6, {r0, r5}
 80002de:	4608      	mov	r0, r1
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	fab3 f183 	clz	r1, r3
 80002e8:	2900      	cmp	r1, #0
 80002ea:	f040 808e 	bne.w	800040a <__udivmoddi4+0x1ee>
 80002ee:	42ab      	cmp	r3, r5
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xdc>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 80fa 	bhi.w	80004ec <__udivmoddi4+0x2d0>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb65 0503 	sbc.w	r5, r5, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	46ac      	mov	ip, r5
 8000302:	2e00      	cmp	r6, #0
 8000304:	d03f      	beq.n	8000386 <__udivmoddi4+0x16a>
 8000306:	e886 1010 	stmia.w	r6, {r4, ip}
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b912      	cbnz	r2, 8000316 <__udivmoddi4+0xfa>
 8000310:	2701      	movs	r7, #1
 8000312:	fbb7 f7f2 	udiv	r7, r7, r2
 8000316:	fab7 fe87 	clz	lr, r7
 800031a:	f1be 0f00 	cmp.w	lr, #0
 800031e:	d134      	bne.n	800038a <__udivmoddi4+0x16e>
 8000320:	1beb      	subs	r3, r5, r7
 8000322:	0c3a      	lsrs	r2, r7, #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb3 f8f2 	udiv	r8, r3, r2
 800032e:	0c25      	lsrs	r5, r4, #16
 8000330:	fb02 3318 	mls	r3, r2, r8, r3
 8000334:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000338:	fb0c f308 	mul.w	r3, ip, r8
 800033c:	42ab      	cmp	r3, r5
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x134>
 8000340:	19ed      	adds	r5, r5, r7
 8000342:	f108 30ff 	add.w	r0, r8, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x132>
 8000348:	42ab      	cmp	r3, r5
 800034a:	f200 80d1 	bhi.w	80004f0 <__udivmoddi4+0x2d4>
 800034e:	4680      	mov	r8, r0
 8000350:	1aed      	subs	r5, r5, r3
 8000352:	b2a3      	uxth	r3, r4
 8000354:	fbb5 f0f2 	udiv	r0, r5, r2
 8000358:	fb02 5510 	mls	r5, r2, r0, r5
 800035c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000360:	fb0c fc00 	mul.w	ip, ip, r0
 8000364:	45a4      	cmp	ip, r4
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x15c>
 8000368:	19e4      	adds	r4, r4, r7
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x15a>
 8000370:	45a4      	cmp	ip, r4
 8000372:	f200 80b8 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000376:	4618      	mov	r0, r3
 8000378:	eba4 040c 	sub.w	r4, r4, ip
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	e79d      	b.n	80002be <__udivmoddi4+0xa2>
 8000382:	4631      	mov	r1, r6
 8000384:	4630      	mov	r0, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	f1ce 0420 	rsb	r4, lr, #32
 800038e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000392:	fa07 f70e 	lsl.w	r7, r7, lr
 8000396:	fa20 f804 	lsr.w	r8, r0, r4
 800039a:	0c3a      	lsrs	r2, r7, #16
 800039c:	fa25 f404 	lsr.w	r4, r5, r4
 80003a0:	ea48 0803 	orr.w	r8, r8, r3
 80003a4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003ac:	fb02 4411 	mls	r4, r2, r1, r4
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b8:	fb01 f30c 	mul.w	r3, r1, ip
 80003bc:	42ab      	cmp	r3, r5
 80003be:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1bc>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ca:	f080 808a 	bcs.w	80004e2 <__udivmoddi4+0x2c6>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	f240 8087 	bls.w	80004e2 <__udivmoddi4+0x2c6>
 80003d4:	3902      	subs	r1, #2
 80003d6:	443d      	add	r5, r7
 80003d8:	1aeb      	subs	r3, r5, r3
 80003da:	fa1f f588 	uxth.w	r5, r8
 80003de:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e2:	fb02 3310 	mls	r3, r2, r0, r3
 80003e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ea:	fb00 f30c 	mul.w	r3, r0, ip
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1e6>
 80003f2:	19ed      	adds	r5, r5, r7
 80003f4:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f8:	d26f      	bcs.n	80004da <__udivmoddi4+0x2be>
 80003fa:	42ab      	cmp	r3, r5
 80003fc:	d96d      	bls.n	80004da <__udivmoddi4+0x2be>
 80003fe:	3802      	subs	r0, #2
 8000400:	443d      	add	r5, r7
 8000402:	1aeb      	subs	r3, r5, r3
 8000404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000408:	e78f      	b.n	800032a <__udivmoddi4+0x10e>
 800040a:	f1c1 0720 	rsb	r7, r1, #32
 800040e:	fa22 f807 	lsr.w	r8, r2, r7
 8000412:	408b      	lsls	r3, r1
 8000414:	fa05 f401 	lsl.w	r4, r5, r1
 8000418:	ea48 0303 	orr.w	r3, r8, r3
 800041c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000424:	40fd      	lsrs	r5, r7
 8000426:	ea4e 0e04 	orr.w	lr, lr, r4
 800042a:	fbb5 f9fc 	udiv	r9, r5, ip
 800042e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000432:	fb0c 5519 	mls	r5, ip, r9, r5
 8000436:	fa1f f883 	uxth.w	r8, r3
 800043a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800043e:	fb09 f408 	mul.w	r4, r9, r8
 8000442:	42ac      	cmp	r4, r5
 8000444:	fa02 f201 	lsl.w	r2, r2, r1
 8000448:	fa00 fa01 	lsl.w	sl, r0, r1
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x244>
 800044e:	18ed      	adds	r5, r5, r3
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d243      	bcs.n	80004de <__udivmoddi4+0x2c2>
 8000456:	42ac      	cmp	r4, r5
 8000458:	d941      	bls.n	80004de <__udivmoddi4+0x2c2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	441d      	add	r5, r3
 8000460:	1b2d      	subs	r5, r5, r4
 8000462:	fa1f fe8e 	uxth.w	lr, lr
 8000466:	fbb5 f0fc 	udiv	r0, r5, ip
 800046a:	fb0c 5510 	mls	r5, ip, r0, r5
 800046e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45a0      	cmp	r8, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x26e>
 800047a:	18e4      	adds	r4, r4, r3
 800047c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ba>
 8000482:	45a0      	cmp	r8, r4
 8000484:	d927      	bls.n	80004d6 <__udivmoddi4+0x2ba>
 8000486:	3802      	subs	r0, #2
 8000488:	441c      	add	r4, r3
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454c      	cmp	r4, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	464d      	mov	r5, r9
 800049c:	d315      	bcc.n	80004ca <__udivmoddi4+0x2ae>
 800049e:	d012      	beq.n	80004c6 <__udivmoddi4+0x2aa>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x29c>
 80004a2:	ebba 030e 	subs.w	r3, sl, lr
 80004a6:	eb64 0405 	sbc.w	r4, r4, r5
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431f      	orrs	r7, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	6037      	str	r7, [r6, #0]
 80004b6:	6074      	str	r4, [r6, #4]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	4618      	mov	r0, r3
 80004c0:	e6f8      	b.n	80002b4 <__udivmoddi4+0x98>
 80004c2:	4690      	mov	r8, r2
 80004c4:	e6e0      	b.n	8000288 <__udivmoddi4+0x6c>
 80004c6:	45c2      	cmp	sl, r8
 80004c8:	d2ea      	bcs.n	80004a0 <__udivmoddi4+0x284>
 80004ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ce:	eb69 0503 	sbc.w	r5, r9, r3
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7e4      	b.n	80004a0 <__udivmoddi4+0x284>
 80004d6:	4628      	mov	r0, r5
 80004d8:	e7d7      	b.n	800048a <__udivmoddi4+0x26e>
 80004da:	4640      	mov	r0, r8
 80004dc:	e791      	b.n	8000402 <__udivmoddi4+0x1e6>
 80004de:	4681      	mov	r9, r0
 80004e0:	e7be      	b.n	8000460 <__udivmoddi4+0x244>
 80004e2:	4601      	mov	r1, r0
 80004e4:	e778      	b.n	80003d8 <__udivmoddi4+0x1bc>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	e745      	b.n	8000378 <__udivmoddi4+0x15c>
 80004ec:	4608      	mov	r0, r1
 80004ee:	e708      	b.n	8000302 <__udivmoddi4+0xe6>
 80004f0:	f1a8 0802 	sub.w	r8, r8, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	e72b      	b.n	8000350 <__udivmoddi4+0x134>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fe:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <HAL_InitTick+0x3c>)
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <HAL_InitTick+0x40>)
{
 8000502:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	7818      	ldrb	r0, [r3, #0]
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	fbb3 f3f0 	udiv	r3, r3, r0
 800050e:	6810      	ldr	r0, [r2, #0]
 8000510:	fbb0 f0f3 	udiv	r0, r0, r3
 8000514:	f000 f89c 	bl	8000650 <HAL_SYSTICK_Config>
 8000518:	4604      	mov	r4, r0
 800051a:	b958      	cbnz	r0, 8000534 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051c:	2d0f      	cmp	r5, #15
 800051e:	d809      	bhi.n	8000534 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000520:	4602      	mov	r2, r0
 8000522:	4629      	mov	r1, r5
 8000524:	f04f 30ff 	mov.w	r0, #4294967295
 8000528:	f000 f85e 	bl	80005e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800052c:	4b04      	ldr	r3, [pc, #16]	; (8000540 <HAL_InitTick+0x44>)
 800052e:	4620      	mov	r0, r4
 8000530:	601d      	str	r5, [r3, #0]
 8000532:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000534:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}
 8000538:	2000000c 	.word	0x2000000c
 800053c:	20000000 	.word	0x20000000
 8000540:	20000004 	.word	0x20000004

08000544 <HAL_Init>:
{
 8000544:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <HAL_Init+0x30>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000556:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800055e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000560:	2003      	movs	r0, #3
 8000562:	f000 f82f 	bl	80005c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ffc8 	bl	80004fc <HAL_InitTick>
  HAL_MspInit();
 800056c:	f001 fc7e 	bl	8001e6c <HAL_MspInit>
}
 8000570:	2000      	movs	r0, #0
 8000572:	bd08      	pop	{r3, pc}
 8000574:	40023c00 	.word	0x40023c00

08000578 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <HAL_IncTick+0x10>)
 800057a:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_IncTick+0x14>)
 800057c:	6811      	ldr	r1, [r2, #0]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	440b      	add	r3, r1
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000040 	.word	0x20000040
 800058c:	20000000 	.word	0x20000000

08000590 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <HAL_GetTick+0x8>)
 8000592:	6818      	ldr	r0, [r3, #0]
}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000040 	.word	0x20000040

0800059c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800059c:	b538      	push	{r3, r4, r5, lr}
 800059e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005a0:	f7ff fff6 	bl	8000590 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005a6:	bf1c      	itt	ne
 80005a8:	4b05      	ldrne	r3, [pc, #20]	; (80005c0 <HAL_Delay+0x24>)
 80005aa:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005ac:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005ae:	bf18      	it	ne
 80005b0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005b2:	f7ff ffed 	bl	8000590 <HAL_GetTick>
 80005b6:	1b40      	subs	r0, r0, r5
 80005b8:	4284      	cmp	r4, r0
 80005ba:	d8fa      	bhi.n	80005b2 <HAL_Delay+0x16>
  {
  }
}
 80005bc:	bd38      	pop	{r3, r4, r5, pc}
 80005be:	bf00      	nop
 80005c0:	20000000 	.word	0x20000000

080005c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c4:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005cc:	041b      	lsls	r3, r3, #16
 80005ce:	0c1b      	lsrs	r3, r3, #16
 80005d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005d4:	0200      	lsls	r0, r0, #8
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005e0:	60d3      	str	r3, [r2, #12]
 80005e2:	4770      	bx	lr
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	68dc      	ldr	r4, [r3, #12]
 80005ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	bf28      	it	cs
 80005fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000600:	f04f 0501 	mov.w	r5, #1
 8000604:	fa05 f303 	lsl.w	r3, r5, r3
 8000608:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060c:	bf8c      	ite	hi
 800060e:	3c03      	subhi	r4, #3
 8000610:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000612:	4019      	ands	r1, r3
 8000614:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000616:	fa05 f404 	lsl.w	r4, r5, r4
 800061a:	3c01      	subs	r4, #1
 800061c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800061e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	ea42 0201 	orr.w	r2, r2, r1
 8000624:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	bfad      	iteet	ge
 800062a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062e:	f000 000f 	andlt.w	r0, r0, #15
 8000632:	4b06      	ldrlt	r3, [pc, #24]	; (800064c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	bfb5      	itete	lt
 800063a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	bf00      	nop
 8000648:	e000ed00 	.word	0xe000ed00
 800064c:	e000ed14 	.word	0xe000ed14

08000650 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000650:	3801      	subs	r0, #1
 8000652:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000656:	d20a      	bcs.n	800066e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800065c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	21f0      	movs	r1, #240	; 0xf0
 8000660:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000664:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000666:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000668:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800066e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	e000e010 	.word	0xe000e010
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800067c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000680:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000682:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000684:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 800084c <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000688:	4a6e      	ldr	r2, [pc, #440]	; (8000844 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800068a:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000850 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800068e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000690:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000692:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000696:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000698:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800069c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006a0:	45b6      	cmp	lr, r6
 80006a2:	f040 80b6 	bne.w	8000812 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006a6:	684c      	ldr	r4, [r1, #4]
 80006a8:	f024 0710 	bic.w	r7, r4, #16
 80006ac:	2f02      	cmp	r7, #2
 80006ae:	d116      	bne.n	80006de <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80006b0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006b4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006b8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006bc:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006c0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006c4:	f04f 0c0f 	mov.w	ip, #15
 80006c8:	fa0c fc0b 	lsl.w	ip, ip, fp
 80006cc:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006d0:	690d      	ldr	r5, [r1, #16]
 80006d2:	fa05 f50b 	lsl.w	r5, r5, fp
 80006d6:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80006da:	f8ca 5020 	str.w	r5, [sl, #32]
 80006de:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006e2:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006e4:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006e8:	fa05 f50a 	lsl.w	r5, r5, sl
 80006ec:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006ee:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006f2:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006f6:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006fa:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006fc:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000700:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000702:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000706:	d811      	bhi.n	800072c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000708:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800070a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800070e:	68cf      	ldr	r7, [r1, #12]
 8000710:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000714:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000718:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800071a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800071c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000720:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000724:	409f      	lsls	r7, r3
 8000726:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800072a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800072c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800072e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000730:	688f      	ldr	r7, [r1, #8]
 8000732:	fa07 f70a 	lsl.w	r7, r7, sl
 8000736:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000738:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800073a:	00e5      	lsls	r5, r4, #3
 800073c:	d569      	bpl.n	8000812 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	f04f 0b00 	mov.w	fp, #0
 8000742:	f8cd b00c 	str.w	fp, [sp, #12]
 8000746:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800074a:	4d3f      	ldr	r5, [pc, #252]	; (8000848 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000750:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000754:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000758:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800075c:	9703      	str	r7, [sp, #12]
 800075e:	9f03      	ldr	r7, [sp, #12]
 8000760:	f023 0703 	bic.w	r7, r3, #3
 8000764:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000768:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800076c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000770:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000774:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000778:	f04f 0e0f 	mov.w	lr, #15
 800077c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000780:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000782:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000786:	d04b      	beq.n	8000820 <HAL_GPIO_Init+0x1a4>
 8000788:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800078c:	42a8      	cmp	r0, r5
 800078e:	d049      	beq.n	8000824 <HAL_GPIO_Init+0x1a8>
 8000790:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000794:	42a8      	cmp	r0, r5
 8000796:	d047      	beq.n	8000828 <HAL_GPIO_Init+0x1ac>
 8000798:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800079c:	42a8      	cmp	r0, r5
 800079e:	d045      	beq.n	800082c <HAL_GPIO_Init+0x1b0>
 80007a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007a4:	42a8      	cmp	r0, r5
 80007a6:	d043      	beq.n	8000830 <HAL_GPIO_Init+0x1b4>
 80007a8:	4548      	cmp	r0, r9
 80007aa:	d043      	beq.n	8000834 <HAL_GPIO_Init+0x1b8>
 80007ac:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80007b0:	42a8      	cmp	r0, r5
 80007b2:	d041      	beq.n	8000838 <HAL_GPIO_Init+0x1bc>
 80007b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007b8:	42a8      	cmp	r0, r5
 80007ba:	d03f      	beq.n	800083c <HAL_GPIO_Init+0x1c0>
 80007bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c0:	42a8      	cmp	r0, r5
 80007c2:	d03d      	beq.n	8000840 <HAL_GPIO_Init+0x1c4>
 80007c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c8:	42a8      	cmp	r0, r5
 80007ca:	bf14      	ite	ne
 80007cc:	250a      	movne	r5, #10
 80007ce:	2509      	moveq	r5, #9
 80007d0:	fa05 f50c 	lsl.w	r5, r5, ip
 80007d4:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007d8:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80007da:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80007dc:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007de:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80007e2:	bf0c      	ite	eq
 80007e4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007e6:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80007e8:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80007ea:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007ec:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80007f0:	bf0c      	ite	eq
 80007f2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007f4:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80007f6:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007f8:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007fa:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80007fe:	bf0c      	ite	eq
 8000800:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000802:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000804:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000806:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000808:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800080a:	bf54      	ite	pl
 800080c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800080e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000810:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000812:	3301      	adds	r3, #1
 8000814:	2b10      	cmp	r3, #16
 8000816:	f47f af3c 	bne.w	8000692 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800081a:	b005      	add	sp, #20
 800081c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000820:	465d      	mov	r5, fp
 8000822:	e7d5      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000824:	2501      	movs	r5, #1
 8000826:	e7d3      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000828:	2502      	movs	r5, #2
 800082a:	e7d1      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 800082c:	2503      	movs	r5, #3
 800082e:	e7cf      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000830:	2504      	movs	r5, #4
 8000832:	e7cd      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000834:	2505      	movs	r5, #5
 8000836:	e7cb      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000838:	2506      	movs	r5, #6
 800083a:	e7c9      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 800083c:	2507      	movs	r5, #7
 800083e:	e7c7      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000840:	2508      	movs	r5, #8
 8000842:	e7c5      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000844:	40013c00 	.word	0x40013c00
 8000848:	40020000 	.word	0x40020000
 800084c:	40023800 	.word	0x40023800
 8000850:	40021400 	.word	0x40021400

08000854 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000854:	b10a      	cbz	r2, 800085a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000856:	6181      	str	r1, [r0, #24]
 8000858:	4770      	bx	lr
 800085a:	0409      	lsls	r1, r1, #16
 800085c:	e7fb      	b.n	8000856 <HAL_GPIO_WritePin+0x2>

0800085e <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800085e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000862:	01d2      	lsls	r2, r2, #7
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8000864:	6804      	ldr	r4, [r0, #0]
 8000866:	684f      	ldr	r7, [r1, #4]
 8000868:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800086a:	f8d1 e000 	ldr.w	lr, [r1]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800086e:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000872:	3284      	adds	r2, #132	; 0x84
 8000874:	18a3      	adds	r3, r4, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000876:	f10e 0601 	add.w	r6, lr, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800087a:	6858      	ldr	r0, [r3, #4]
 800087c:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8000880:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000882:	68e0      	ldr	r0, [r4, #12]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8000884:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000888:	f3c0 400b 	ubfx	r0, r0, #16, #12
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800088c:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800088e:	4430      	add	r0, r6
 8000890:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000894:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8000896:	68e0      	ldr	r0, [r4, #12]
 8000898:	68cd      	ldr	r5, [r1, #12]
 800089a:	f3c0 000a 	ubfx	r0, r0, #0, #11
 800089e:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80008a0:	6898      	ldr	r0, [r3, #8]
 80008a2:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 80008a6:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80008a8:	68e6      	ldr	r6, [r4, #12]
 80008aa:	6888      	ldr	r0, [r1, #8]
 80008ac:	f3c6 060a 	ubfx	r6, r6, #0, #11
 80008b0:	3001      	adds	r0, #1
 80008b2:	4430      	add	r0, r6
 80008b4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80008b8:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80008ba:	6918      	ldr	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80008bc:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80008be:	f020 0007 	bic.w	r0, r0, #7
 80008c2:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80008c4:	f04f 0c00 	mov.w	ip, #0
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80008c8:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80008ca:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80008cc:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80008d0:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80008d4:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80008d8:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 80008dc:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
 80008e0:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 80008e4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80008e8:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80008ea:	6958      	ldr	r0, [r3, #20]
 80008ec:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80008f0:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80008f2:	6948      	ldr	r0, [r1, #20]
 80008f4:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80008f6:	69d8      	ldr	r0, [r3, #28]
 80008f8:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80008fc:	f020 0007 	bic.w	r0, r0, #7
 8000900:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8000902:	6a08      	ldr	r0, [r1, #32]
 8000904:	69cd      	ldr	r5, [r1, #28]
 8000906:	4305      	orrs	r5, r0
 8000908:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800090a:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800090c:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800090e:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8000912:	6298      	str	r0, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8000914:	b31e      	cbz	r6, 800095e <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8000916:	2e01      	cmp	r6, #1
 8000918:	d023      	beq.n	8000962 <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800091a:	1eb0      	subs	r0, r6, #2
 800091c:	2802      	cmp	r0, #2
 800091e:	d922      	bls.n	8000966 <LTDC_SetConfig+0x108>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8000920:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8000922:	bf0c      	ite	eq
 8000924:	2002      	moveq	r0, #2
 8000926:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8000928:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800092a:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 800092e:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8000930:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8000932:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8000934:	eba7 070e 	sub.w	r7, r7, lr
 8000938:	4345      	muls	r5, r0
 800093a:	4378      	muls	r0, r7
 800093c:	3003      	adds	r0, #3
 800093e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000942:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8000944:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000946:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 800094a:	f020 0007 	bic.w	r0, r0, #7
 800094e:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8000950:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8000952:	58a3      	ldr	r3, [r4, r2]
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	50a3      	str	r3, [r4, r2]
 800095a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
 800095e:	2004      	movs	r0, #4
 8000960:	e7e2      	b.n	8000928 <LTDC_SetConfig+0xca>
    tmp = 3U;
 8000962:	2003      	movs	r0, #3
 8000964:	e7e0      	b.n	8000928 <LTDC_SetConfig+0xca>
    tmp = 2U;
 8000966:	2002      	movs	r0, #2
 8000968:	e7de      	b.n	8000928 <LTDC_SetConfig+0xca>
	...

0800096c <HAL_LTDC_Init>:
{
 800096c:	b538      	push	{r3, r4, r5, lr}
  if (hltdc == NULL)
 800096e:	4604      	mov	r4, r0
 8000970:	2800      	cmp	r0, #0
 8000972:	d063      	beq.n	8000a3c <HAL_LTDC_Init+0xd0>
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8000974:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8000978:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800097c:	b91b      	cbnz	r3, 8000986 <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
 800097e:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8000982:	f001 fa8f 	bl	8001ea4 <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000986:	2302      	movs	r3, #2
 8000988:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800098c:	6823      	ldr	r3, [r4, #0]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800098e:	68a0      	ldr	r0, [r4, #8]
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8000990:	699a      	ldr	r2, [r3, #24]
 8000992:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8000996:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8000998:	6862      	ldr	r2, [r4, #4]
 800099a:	6999      	ldr	r1, [r3, #24]
 800099c:	4302      	orrs	r2, r0
 800099e:	68e0      	ldr	r0, [r4, #12]
 80009a0:	4302      	orrs	r2, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80009a2:	6920      	ldr	r0, [r4, #16]
 80009a4:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80009a6:	430a      	orrs	r2, r1
 80009a8:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80009aa:	689a      	ldr	r2, [r3, #8]
 80009ac:	4924      	ldr	r1, [pc, #144]	; (8000a40 <HAL_LTDC_Init+0xd4>)
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80009ae:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80009b0:	400a      	ands	r2, r1
 80009b2:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80009b4:	689a      	ldr	r2, [r3, #8]
 80009b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80009ba:	69a0      	ldr	r0, [r4, #24]
 80009bc:	4302      	orrs	r2, r0
 80009be:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80009c0:	68da      	ldr	r2, [r3, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80009c2:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80009c4:	400a      	ands	r2, r1
 80009c6:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80009c8:	68da      	ldr	r2, [r3, #12]
 80009ca:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80009ce:	6a20      	ldr	r0, [r4, #32]
 80009d0:	4302      	orrs	r2, r0
 80009d2:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80009d4:	691a      	ldr	r2, [r3, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80009d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80009d8:	400a      	ands	r2, r1
 80009da:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80009dc:	691a      	ldr	r2, [r3, #16]
 80009de:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80009e2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80009e4:	4302      	orrs	r2, r0
 80009e6:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80009e8:	695a      	ldr	r2, [r3, #20]
 80009ea:	4011      	ands	r1, r2
 80009ec:	6159      	str	r1, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80009ee:	695a      	ldr	r2, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80009f0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80009f2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80009f8:	430a      	orrs	r2, r1
 80009fa:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80009fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80009fe:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8000a02:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8000a06:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 8000a0a:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8000a0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a0e:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8000a12:	430a      	orrs	r2, r1
 8000a14:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8000a18:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000a1c:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8000a1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a20:	f042 0206 	orr.w	r2, r2, #6
 8000a24:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8000a26:	699a      	ldr	r2, [r3, #24]
 8000a28:	f042 0201 	orr.w	r2, r2, #1
 8000a2c:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8000a2e:	2000      	movs	r0, #0
  hltdc->State = HAL_LTDC_STATE_READY;
 8000a30:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8000a32:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8000a36:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  return HAL_OK;
 8000a3a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000a3c:	2001      	movs	r0, #1
}
 8000a3e:	bd38      	pop	{r3, r4, r5, pc}
 8000a40:	f000f800 	.word	0xf000f800

08000a44 <HAL_LTDC_ConfigLayer>:
{
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 8000a46:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8000a4a:	2b01      	cmp	r3, #1
{
 8000a4c:	4606      	mov	r6, r0
 8000a4e:	468e      	mov	lr, r1
 8000a50:	4694      	mov	ip, r2
 8000a52:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hltdc);
 8000a56:	d01d      	beq.n	8000a94 <HAL_LTDC_ConfigLayer+0x50>
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000a58:	2434      	movs	r4, #52	; 0x34
 8000a5a:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000a5c:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000a60:	fb04 6402 	mla	r4, r4, r2, r6
 8000a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  __HAL_LOCK(hltdc);
 8000a66:	2701      	movs	r7, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000a68:	3438      	adds	r4, #56	; 0x38
  __HAL_LOCK(hltdc);
 8000a6a:	f886 70a0 	strb.w	r7, [r6, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000a6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a78:	682b      	ldr	r3, [r5, #0]
 8000a7a:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8000a7c:	4630      	mov	r0, r6
 8000a7e:	4662      	mov	r2, ip
 8000a80:	4671      	mov	r1, lr
 8000a82:	f7ff feec 	bl	800085e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000a86:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
 8000a88:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000a8a:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8000a8c:	f886 70a1 	strb.w	r7, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8000a90:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8000a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000a96 <HAL_LTDC_SetAddress>:
  __HAL_LOCK(hltdc);
 8000a96:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8000a9a:	2b01      	cmp	r3, #1
{
 8000a9c:	b570      	push	{r4, r5, r6, lr}
 8000a9e:	f04f 0302 	mov.w	r3, #2
 8000aa2:	4604      	mov	r4, r0
  __HAL_LOCK(hltdc);
 8000aa4:	d015      	beq.n	8000ad2 <HAL_LTDC_SetAddress+0x3c>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000aa6:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  pLayerCfg->FBStartAdress = Address;
 8000aaa:	2334      	movs	r3, #52	; 0x34
 8000aac:	4353      	muls	r3, r2
 8000aae:	18c6      	adds	r6, r0, r3
  __HAL_LOCK(hltdc);
 8000ab0:	2501      	movs	r5, #1
 8000ab2:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0
  pLayerCfg->FBStartAdress = Address;
 8000ab6:	65f1      	str	r1, [r6, #92]	; 0x5c
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8000ab8:	f103 0138 	add.w	r1, r3, #56	; 0x38
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8000abc:	4401      	add	r1, r0
 8000abe:	f7ff fece 	bl	800085e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000ac2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hltdc);
 8000ac4:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000ac6:	625d      	str	r5, [r3, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 8000ac8:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8000acc:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
  return HAL_OK;
 8000ad0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hltdc);
 8000ad2:	4618      	mov	r0, r3
}
 8000ad4:	bd70      	pop	{r4, r5, r6, pc}
	...

08000ad8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000ad8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	9301      	str	r3, [sp, #4]
 8000ade:	4b18      	ldr	r3, [pc, #96]	; (8000b40 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000ae0:	4c18      	ldr	r4, [pc, #96]	; (8000b44 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ae4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ae8:	641a      	str	r2, [r3, #64]	; 0x40
 8000aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af0:	9301      	str	r3, [sp, #4]
 8000af2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000af4:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <HAL_PWREx_EnableOverDrive+0x70>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000afa:	f7ff fd49 	bl	8000590 <HAL_GetTick>
 8000afe:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000b00:	6863      	ldr	r3, [r4, #4]
 8000b02:	03da      	lsls	r2, r3, #15
 8000b04:	d50b      	bpl.n	8000b1e <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000b06:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000b08:	4c0e      	ldr	r4, [pc, #56]	; (8000b44 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000b0e:	f7ff fd3f 	bl	8000590 <HAL_GetTick>
 8000b12:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000b14:	6863      	ldr	r3, [r4, #4]
 8000b16:	039b      	lsls	r3, r3, #14
 8000b18:	d50a      	bpl.n	8000b30 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	e006      	b.n	8000b2c <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000b1e:	f7ff fd37 	bl	8000590 <HAL_GetTick>
 8000b22:	1b40      	subs	r0, r0, r5
 8000b24:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000b28:	d9ea      	bls.n	8000b00 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8000b2a:	2003      	movs	r0, #3
}
 8000b2c:	b003      	add	sp, #12
 8000b2e:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000b30:	f7ff fd2e 	bl	8000590 <HAL_GetTick>
 8000b34:	1b40      	subs	r0, r0, r5
 8000b36:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000b3a:	d9eb      	bls.n	8000b14 <HAL_PWREx_EnableOverDrive+0x3c>
 8000b3c:	e7f5      	b.n	8000b2a <HAL_PWREx_EnableOverDrive+0x52>
 8000b3e:	bf00      	nop
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40007000 	.word	0x40007000
 8000b48:	420e0040 	.word	0x420e0040
 8000b4c:	420e0044 	.word	0x420e0044

08000b50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b54:	4604      	mov	r4, r0
 8000b56:	b918      	cbnz	r0, 8000b60 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000b58:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000b5a:	b002      	add	sp, #8
 8000b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b60:	6803      	ldr	r3, [r0, #0]
 8000b62:	07dd      	lsls	r5, r3, #31
 8000b64:	d410      	bmi.n	8000b88 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b66:	6823      	ldr	r3, [r4, #0]
 8000b68:	0798      	lsls	r0, r3, #30
 8000b6a:	d458      	bmi.n	8000c1e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b6c:	6823      	ldr	r3, [r4, #0]
 8000b6e:	071a      	lsls	r2, r3, #28
 8000b70:	f100 809a 	bmi.w	8000ca8 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b74:	6823      	ldr	r3, [r4, #0]
 8000b76:	075b      	lsls	r3, r3, #29
 8000b78:	f100 80b8 	bmi.w	8000cec <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b7c:	69a2      	ldr	r2, [r4, #24]
 8000b7e:	2a00      	cmp	r2, #0
 8000b80:	f040 8119 	bne.w	8000db6 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000b84:	2000      	movs	r0, #0
 8000b86:	e7e8      	b.n	8000b5a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b88:	4ba6      	ldr	r3, [pc, #664]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000b8a:	689a      	ldr	r2, [r3, #8]
 8000b8c:	f002 020c 	and.w	r2, r2, #12
 8000b90:	2a04      	cmp	r2, #4
 8000b92:	d007      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b9a:	2a08      	cmp	r2, #8
 8000b9c:	d10a      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	0259      	lsls	r1, r3, #9
 8000ba2:	d507      	bpl.n	8000bb4 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba4:	4b9f      	ldr	r3, [pc, #636]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	039a      	lsls	r2, r3, #14
 8000baa:	d5dc      	bpl.n	8000b66 <HAL_RCC_OscConfig+0x16>
 8000bac:	6863      	ldr	r3, [r4, #4]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d1d9      	bne.n	8000b66 <HAL_RCC_OscConfig+0x16>
 8000bb2:	e7d1      	b.n	8000b58 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb4:	6863      	ldr	r3, [r4, #4]
 8000bb6:	4d9b      	ldr	r5, [pc, #620]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bbc:	d111      	bne.n	8000be2 <HAL_RCC_OscConfig+0x92>
 8000bbe:	682b      	ldr	r3, [r5, #0]
 8000bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000bc6:	f7ff fce3 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bca:	4d96      	ldr	r5, [pc, #600]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000bcc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bce:	682b      	ldr	r3, [r5, #0]
 8000bd0:	039b      	lsls	r3, r3, #14
 8000bd2:	d4c8      	bmi.n	8000b66 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bd4:	f7ff fcdc 	bl	8000590 <HAL_GetTick>
 8000bd8:	1b80      	subs	r0, r0, r6
 8000bda:	2864      	cmp	r0, #100	; 0x64
 8000bdc:	d9f7      	bls.n	8000bce <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000bde:	2003      	movs	r0, #3
 8000be0:	e7bb      	b.n	8000b5a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000be2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000be6:	d104      	bne.n	8000bf2 <HAL_RCC_OscConfig+0xa2>
 8000be8:	682b      	ldr	r3, [r5, #0]
 8000bea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bee:	602b      	str	r3, [r5, #0]
 8000bf0:	e7e5      	b.n	8000bbe <HAL_RCC_OscConfig+0x6e>
 8000bf2:	682a      	ldr	r2, [r5, #0]
 8000bf4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000bf8:	602a      	str	r2, [r5, #0]
 8000bfa:	682a      	ldr	r2, [r5, #0]
 8000bfc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c00:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1df      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000c06:	f7ff fcc3 	bl	8000590 <HAL_GetTick>
 8000c0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c0c:	682b      	ldr	r3, [r5, #0]
 8000c0e:	039f      	lsls	r7, r3, #14
 8000c10:	d5a9      	bpl.n	8000b66 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c12:	f7ff fcbd 	bl	8000590 <HAL_GetTick>
 8000c16:	1b80      	subs	r0, r0, r6
 8000c18:	2864      	cmp	r0, #100	; 0x64
 8000c1a:	d9f7      	bls.n	8000c0c <HAL_RCC_OscConfig+0xbc>
 8000c1c:	e7df      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c1e:	4b81      	ldr	r3, [pc, #516]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000c20:	689a      	ldr	r2, [r3, #8]
 8000c22:	f012 0f0c 	tst.w	r2, #12
 8000c26:	d007      	beq.n	8000c38 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c28:	689a      	ldr	r2, [r3, #8]
 8000c2a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c2e:	2a08      	cmp	r2, #8
 8000c30:	d111      	bne.n	8000c56 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	025e      	lsls	r6, r3, #9
 8000c36:	d40e      	bmi.n	8000c56 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c38:	4b7a      	ldr	r3, [pc, #488]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	0795      	lsls	r5, r2, #30
 8000c3e:	d502      	bpl.n	8000c46 <HAL_RCC_OscConfig+0xf6>
 8000c40:	68e2      	ldr	r2, [r4, #12]
 8000c42:	2a01      	cmp	r2, #1
 8000c44:	d188      	bne.n	8000b58 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	6921      	ldr	r1, [r4, #16]
 8000c4a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000c4e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000c52:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c54:	e78a      	b.n	8000b6c <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c56:	68e2      	ldr	r2, [r4, #12]
 8000c58:	4b73      	ldr	r3, [pc, #460]	; (8000e28 <HAL_RCC_OscConfig+0x2d8>)
 8000c5a:	b1b2      	cbz	r2, 8000c8a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c60:	f7ff fc96 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c64:	4d6f      	ldr	r5, [pc, #444]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000c66:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c68:	682b      	ldr	r3, [r5, #0]
 8000c6a:	0798      	lsls	r0, r3, #30
 8000c6c:	d507      	bpl.n	8000c7e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c6e:	682b      	ldr	r3, [r5, #0]
 8000c70:	6922      	ldr	r2, [r4, #16]
 8000c72:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c76:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000c7a:	602b      	str	r3, [r5, #0]
 8000c7c:	e776      	b.n	8000b6c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c7e:	f7ff fc87 	bl	8000590 <HAL_GetTick>
 8000c82:	1b80      	subs	r0, r0, r6
 8000c84:	2802      	cmp	r0, #2
 8000c86:	d9ef      	bls.n	8000c68 <HAL_RCC_OscConfig+0x118>
 8000c88:	e7a9      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000c8a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fc80 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c90:	4d64      	ldr	r5, [pc, #400]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000c92:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c94:	682b      	ldr	r3, [r5, #0]
 8000c96:	0799      	lsls	r1, r3, #30
 8000c98:	f57f af68 	bpl.w	8000b6c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c9c:	f7ff fc78 	bl	8000590 <HAL_GetTick>
 8000ca0:	1b80      	subs	r0, r0, r6
 8000ca2:	2802      	cmp	r0, #2
 8000ca4:	d9f6      	bls.n	8000c94 <HAL_RCC_OscConfig+0x144>
 8000ca6:	e79a      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000ca8:	6962      	ldr	r2, [r4, #20]
 8000caa:	4b60      	ldr	r3, [pc, #384]	; (8000e2c <HAL_RCC_OscConfig+0x2dc>)
 8000cac:	b17a      	cbz	r2, 8000cce <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000cae:	2201      	movs	r2, #1
 8000cb0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cb2:	f7ff fc6d 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cb6:	4d5b      	ldr	r5, [pc, #364]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000cb8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cba:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000cbc:	079f      	lsls	r7, r3, #30
 8000cbe:	f53f af59 	bmi.w	8000b74 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cc2:	f7ff fc65 	bl	8000590 <HAL_GetTick>
 8000cc6:	1b80      	subs	r0, r0, r6
 8000cc8:	2802      	cmp	r0, #2
 8000cca:	d9f6      	bls.n	8000cba <HAL_RCC_OscConfig+0x16a>
 8000ccc:	e787      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000cce:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cd0:	f7ff fc5e 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cd4:	4d53      	ldr	r5, [pc, #332]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000cd6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cd8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000cda:	0798      	lsls	r0, r3, #30
 8000cdc:	f57f af4a 	bpl.w	8000b74 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ce0:	f7ff fc56 	bl	8000590 <HAL_GetTick>
 8000ce4:	1b80      	subs	r0, r0, r6
 8000ce6:	2802      	cmp	r0, #2
 8000ce8:	d9f6      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x188>
 8000cea:	e778      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cec:	4b4d      	ldr	r3, [pc, #308]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cf0:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000cf4:	d128      	bne.n	8000d48 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	9201      	str	r2, [sp, #4]
 8000cf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cfa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000cfe:	641a      	str	r2, [r3, #64]	; 0x40
 8000d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d06:	9301      	str	r3, [sp, #4]
 8000d08:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000d0a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d0c:	4d48      	ldr	r5, [pc, #288]	; (8000e30 <HAL_RCC_OscConfig+0x2e0>)
 8000d0e:	682b      	ldr	r3, [r5, #0]
 8000d10:	05d9      	lsls	r1, r3, #23
 8000d12:	d51b      	bpl.n	8000d4c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d14:	68a3      	ldr	r3, [r4, #8]
 8000d16:	4d43      	ldr	r5, [pc, #268]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d127      	bne.n	8000d6c <HAL_RCC_OscConfig+0x21c>
 8000d1c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000d24:	f7ff fc34 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d28:	4d3e      	ldr	r5, [pc, #248]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000d2a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d2c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d30:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d32:	079b      	lsls	r3, r3, #30
 8000d34:	d539      	bpl.n	8000daa <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000d36:	2e00      	cmp	r6, #0
 8000d38:	f43f af20 	beq.w	8000b7c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d3c:	4a39      	ldr	r2, [pc, #228]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000d3e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000d40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d44:	6413      	str	r3, [r2, #64]	; 0x40
 8000d46:	e719      	b.n	8000b7c <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e7df      	b.n	8000d0c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d4c:	682b      	ldr	r3, [r5, #0]
 8000d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d52:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000d54:	f7ff fc1c 	bl	8000590 <HAL_GetTick>
 8000d58:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d5a:	682b      	ldr	r3, [r5, #0]
 8000d5c:	05da      	lsls	r2, r3, #23
 8000d5e:	d4d9      	bmi.n	8000d14 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d60:	f7ff fc16 	bl	8000590 <HAL_GetTick>
 8000d64:	1bc0      	subs	r0, r0, r7
 8000d66:	2802      	cmp	r0, #2
 8000d68:	d9f7      	bls.n	8000d5a <HAL_RCC_OscConfig+0x20a>
 8000d6a:	e738      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d6c:	2b05      	cmp	r3, #5
 8000d6e:	d104      	bne.n	8000d7a <HAL_RCC_OscConfig+0x22a>
 8000d70:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d72:	f043 0304 	orr.w	r3, r3, #4
 8000d76:	672b      	str	r3, [r5, #112]	; 0x70
 8000d78:	e7d0      	b.n	8000d1c <HAL_RCC_OscConfig+0x1cc>
 8000d7a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000d7c:	f022 0201 	bic.w	r2, r2, #1
 8000d80:	672a      	str	r2, [r5, #112]	; 0x70
 8000d82:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000d84:	f022 0204 	bic.w	r2, r2, #4
 8000d88:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1ca      	bne.n	8000d24 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000d8e:	f7ff fbff 	bl	8000590 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d92:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d96:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d98:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d9a:	0798      	lsls	r0, r3, #30
 8000d9c:	d5cb      	bpl.n	8000d36 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d9e:	f7ff fbf7 	bl	8000590 <HAL_GetTick>
 8000da2:	1bc0      	subs	r0, r0, r7
 8000da4:	4540      	cmp	r0, r8
 8000da6:	d9f7      	bls.n	8000d98 <HAL_RCC_OscConfig+0x248>
 8000da8:	e719      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000daa:	f7ff fbf1 	bl	8000590 <HAL_GetTick>
 8000dae:	1bc0      	subs	r0, r0, r7
 8000db0:	4540      	cmp	r0, r8
 8000db2:	d9bd      	bls.n	8000d30 <HAL_RCC_OscConfig+0x1e0>
 8000db4:	e713      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000db6:	4d1b      	ldr	r5, [pc, #108]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
 8000db8:	68ab      	ldr	r3, [r5, #8]
 8000dba:	f003 030c 	and.w	r3, r3, #12
 8000dbe:	2b08      	cmp	r3, #8
 8000dc0:	f43f aeca 	beq.w	8000b58 <HAL_RCC_OscConfig+0x8>
 8000dc4:	4e1b      	ldr	r6, [pc, #108]	; (8000e34 <HAL_RCC_OscConfig+0x2e4>)
 8000dc6:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dc8:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000dca:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dcc:	d134      	bne.n	8000e38 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000dce:	f7ff fbdf 	bl	8000590 <HAL_GetTick>
 8000dd2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000dd4:	682b      	ldr	r3, [r5, #0]
 8000dd6:	0199      	lsls	r1, r3, #6
 8000dd8:	d41e      	bmi.n	8000e18 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000dda:	6a22      	ldr	r2, [r4, #32]
 8000ddc:	69e3      	ldr	r3, [r4, #28]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000de2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000de6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000de8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000dec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dee:	4c0d      	ldr	r4, [pc, #52]	; (8000e24 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000df0:	0852      	lsrs	r2, r2, #1
 8000df2:	3a01      	subs	r2, #1
 8000df4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000df8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000dfe:	f7ff fbc7 	bl	8000590 <HAL_GetTick>
 8000e02:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e04:	6823      	ldr	r3, [r4, #0]
 8000e06:	019a      	lsls	r2, r3, #6
 8000e08:	f53f aebc 	bmi.w	8000b84 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e0c:	f7ff fbc0 	bl	8000590 <HAL_GetTick>
 8000e10:	1b40      	subs	r0, r0, r5
 8000e12:	2802      	cmp	r0, #2
 8000e14:	d9f6      	bls.n	8000e04 <HAL_RCC_OscConfig+0x2b4>
 8000e16:	e6e2      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e18:	f7ff fbba 	bl	8000590 <HAL_GetTick>
 8000e1c:	1bc0      	subs	r0, r0, r7
 8000e1e:	2802      	cmp	r0, #2
 8000e20:	d9d8      	bls.n	8000dd4 <HAL_RCC_OscConfig+0x284>
 8000e22:	e6dc      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
 8000e24:	40023800 	.word	0x40023800
 8000e28:	42470000 	.word	0x42470000
 8000e2c:	42470e80 	.word	0x42470e80
 8000e30:	40007000 	.word	0x40007000
 8000e34:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000e38:	f7ff fbaa 	bl	8000590 <HAL_GetTick>
 8000e3c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e3e:	682b      	ldr	r3, [r5, #0]
 8000e40:	019b      	lsls	r3, r3, #6
 8000e42:	f57f ae9f 	bpl.w	8000b84 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e46:	f7ff fba3 	bl	8000590 <HAL_GetTick>
 8000e4a:	1b00      	subs	r0, r0, r4
 8000e4c:	2802      	cmp	r0, #2
 8000e4e:	d9f6      	bls.n	8000e3e <HAL_RCC_OscConfig+0x2ee>
 8000e50:	e6c5      	b.n	8000bde <HAL_RCC_OscConfig+0x8e>
 8000e52:	bf00      	nop

08000e54 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e54:	4913      	ldr	r1, [pc, #76]	; (8000ea4 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000e56:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e58:	688b      	ldr	r3, [r1, #8]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d003      	beq.n	8000e6a <HAL_RCC_GetSysClockFreq+0x16>
 8000e62:	2b08      	cmp	r3, #8
 8000e64:	d003      	beq.n	8000e6e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000e66:	4810      	ldr	r0, [pc, #64]	; (8000ea8 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000e68:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000e6a:	4810      	ldr	r0, [pc, #64]	; (8000eac <HAL_RCC_GetSysClockFreq+0x58>)
 8000e6c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e6e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e70:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e72:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e74:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e78:	bf14      	ite	ne
 8000e7a:	480c      	ldrne	r0, [pc, #48]	; (8000eac <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e7c:	480a      	ldreq	r0, [pc, #40]	; (8000ea8 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e7e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000e82:	bf18      	it	ne
 8000e84:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e86:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e8a:	fba1 0100 	umull	r0, r1, r1, r0
 8000e8e:	f7ff f9ad 	bl	80001ec <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000e92:	4b04      	ldr	r3, [pc, #16]	; (8000ea4 <HAL_RCC_GetSysClockFreq+0x50>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000e9e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ea2:	bd08      	pop	{r3, pc}
 8000ea4:	40023800 	.word	0x40023800
 8000ea8:	00f42400 	.word	0x00f42400
 8000eac:	007a1200 	.word	0x007a1200

08000eb0 <HAL_RCC_ClockConfig>:
{
 8000eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000eb4:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	b910      	cbnz	r0, 8000ec0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000eba:	2001      	movs	r0, #1
 8000ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000ec0:	4b44      	ldr	r3, [pc, #272]	; (8000fd4 <HAL_RCC_ClockConfig+0x124>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	f002 020f 	and.w	r2, r2, #15
 8000ec8:	428a      	cmp	r2, r1
 8000eca:	d328      	bcc.n	8000f1e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ecc:	6821      	ldr	r1, [r4, #0]
 8000ece:	078f      	lsls	r7, r1, #30
 8000ed0:	d42d      	bmi.n	8000f2e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ed2:	07c8      	lsls	r0, r1, #31
 8000ed4:	d440      	bmi.n	8000f58 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000ed6:	4b3f      	ldr	r3, [pc, #252]	; (8000fd4 <HAL_RCC_ClockConfig+0x124>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	f002 020f 	and.w	r2, r2, #15
 8000ede:	4295      	cmp	r5, r2
 8000ee0:	d366      	bcc.n	8000fb0 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ee2:	6822      	ldr	r2, [r4, #0]
 8000ee4:	0751      	lsls	r1, r2, #29
 8000ee6:	d46c      	bmi.n	8000fc2 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ee8:	0713      	lsls	r3, r2, #28
 8000eea:	d507      	bpl.n	8000efc <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000eec:	4a3a      	ldr	r2, [pc, #232]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000eee:	6921      	ldr	r1, [r4, #16]
 8000ef0:	6893      	ldr	r3, [r2, #8]
 8000ef2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000ef6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000efa:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000efc:	f7ff ffaa 	bl	8000e54 <HAL_RCC_GetSysClockFreq>
 8000f00:	4b35      	ldr	r3, [pc, #212]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000f02:	4a36      	ldr	r2, [pc, #216]	; (8000fdc <HAL_RCC_ClockConfig+0x12c>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f0a:	5cd3      	ldrb	r3, [r2, r3]
 8000f0c:	40d8      	lsrs	r0, r3
 8000f0e:	4b34      	ldr	r3, [pc, #208]	; (8000fe0 <HAL_RCC_ClockConfig+0x130>)
 8000f10:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f12:	2000      	movs	r0, #0
 8000f14:	f7ff faf2 	bl	80004fc <HAL_InitTick>
  return HAL_OK;
 8000f18:	2000      	movs	r0, #0
 8000f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f1e:	b2ca      	uxtb	r2, r1
 8000f20:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 030f 	and.w	r3, r3, #15
 8000f28:	4299      	cmp	r1, r3
 8000f2a:	d1c6      	bne.n	8000eba <HAL_RCC_ClockConfig+0xa>
 8000f2c:	e7ce      	b.n	8000ecc <HAL_RCC_ClockConfig+0x1c>
 8000f2e:	4b2a      	ldr	r3, [pc, #168]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f30:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f34:	bf1e      	ittt	ne
 8000f36:	689a      	ldrne	r2, [r3, #8]
 8000f38:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000f3c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f3e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f40:	bf42      	ittt	mi
 8000f42:	689a      	ldrmi	r2, [r3, #8]
 8000f44:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000f48:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	68a0      	ldr	r0, [r4, #8]
 8000f4e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f52:	4302      	orrs	r2, r0
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	e7bc      	b.n	8000ed2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f58:	6862      	ldr	r2, [r4, #4]
 8000f5a:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000f5c:	2a01      	cmp	r2, #1
 8000f5e:	d11d      	bne.n	8000f9c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f66:	d0a8      	beq.n	8000eba <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f68:	4e1b      	ldr	r6, [pc, #108]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000f6a:	68b3      	ldr	r3, [r6, #8]
 8000f6c:	f023 0303 	bic.w	r3, r3, #3
 8000f70:	4313      	orrs	r3, r2
 8000f72:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000f74:	f7ff fb0c 	bl	8000590 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f78:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000f7c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f7e:	68b3      	ldr	r3, [r6, #8]
 8000f80:	6862      	ldr	r2, [r4, #4]
 8000f82:	f003 030c 	and.w	r3, r3, #12
 8000f86:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f8a:	d0a4      	beq.n	8000ed6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f8c:	f7ff fb00 	bl	8000590 <HAL_GetTick>
 8000f90:	1bc0      	subs	r0, r0, r7
 8000f92:	4540      	cmp	r0, r8
 8000f94:	d9f3      	bls.n	8000f7e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000f96:	2003      	movs	r0, #3
}
 8000f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f9c:	1e91      	subs	r1, r2, #2
 8000f9e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fa0:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fa2:	d802      	bhi.n	8000faa <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fa4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000fa8:	e7dd      	b.n	8000f66 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000faa:	f013 0f02 	tst.w	r3, #2
 8000fae:	e7da      	b.n	8000f66 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fb0:	b2ea      	uxtb	r2, r5
 8000fb2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 030f 	and.w	r3, r3, #15
 8000fba:	429d      	cmp	r5, r3
 8000fbc:	f47f af7d 	bne.w	8000eba <HAL_RCC_ClockConfig+0xa>
 8000fc0:	e78f      	b.n	8000ee2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fc2:	4905      	ldr	r1, [pc, #20]	; (8000fd8 <HAL_RCC_ClockConfig+0x128>)
 8000fc4:	68e0      	ldr	r0, [r4, #12]
 8000fc6:	688b      	ldr	r3, [r1, #8]
 8000fc8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000fcc:	4303      	orrs	r3, r0
 8000fce:	608b      	str	r3, [r1, #8]
 8000fd0:	e78a      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x38>
 8000fd2:	bf00      	nop
 8000fd4:	40023c00 	.word	0x40023c00
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	08002290 	.word	0x08002290
 8000fe0:	2000000c 	.word	0x2000000c

08000fe4 <HAL_RCCEx_PeriphCLKConfig>:

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8000fe4:	6803      	ldr	r3, [r0, #0]
{
 8000fe6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8000fe8:	079a      	lsls	r2, r3, #30
{
 8000fea:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8000fec:	f040 8088 	bne.w	8001100 <HAL_RCCEx_PeriphCLKConfig+0x11c>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8000ff0:	6823      	ldr	r3, [r4, #0]
 8000ff2:	f013 0f0c 	tst.w	r3, #12
 8000ff6:	d044      	beq.n	8001082 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8000ff8:	4d80      	ldr	r5, [pc, #512]	; (80011fc <HAL_RCCEx_PeriphCLKConfig+0x218>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8000ffa:	4e81      	ldr	r6, [pc, #516]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLSAI_DISABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001000:	f7ff fac6 	bl	8000590 <HAL_GetTick>
 8001004:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001006:	6833      	ldr	r3, [r6, #0]
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	f100 80bd 	bmi.w	8001188 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800100e:	6821      	ldr	r1, [r4, #0]
 8001010:	074f      	lsls	r7, r1, #29
 8001012:	d515      	bpl.n	8001040 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001014:	6963      	ldr	r3, [r4, #20]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001016:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800101a:	6920      	ldr	r0, [r4, #16]
 800101c:	061b      	lsls	r3, r3, #24
 800101e:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001022:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001026:	4313      	orrs	r3, r2
 8001028:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800102c:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8001030:	6a22      	ldr	r2, [r4, #32]
 8001032:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001036:	3a01      	subs	r2, #1
 8001038:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800103c:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001040:	070e      	lsls	r6, r1, #28
 8001042:	d514      	bpl.n	800106e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001044:	4a6e      	ldr	r2, [pc, #440]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8001046:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001048:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800104c:	6920      	ldr	r0, [r4, #16]
 800104e:	071b      	lsls	r3, r3, #28
 8001050:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001054:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001058:	430b      	orrs	r3, r1
 800105a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800105e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001062:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001064:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001068:	430b      	orrs	r3, r1
 800106a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800106e:	2301      	movs	r3, #1
 8001070:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001072:	f7ff fa8d 	bl	8000590 <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001076:	4d62      	ldr	r5, [pc, #392]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8001078:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800107a:	682b      	ldr	r3, [r5, #0]
 800107c:	0098      	lsls	r0, r3, #2
 800107e:	f140 808a 	bpl.w	8001196 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001082:	6823      	ldr	r3, [r4, #0]
 8001084:	069a      	lsls	r2, r3, #26
 8001086:	d531      	bpl.n	80010ec <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001088:	2300      	movs	r3, #0
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	4b5c      	ldr	r3, [pc, #368]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800108e:	4d5d      	ldr	r5, [pc, #372]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x220>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001090:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001092:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001096:	641a      	str	r2, [r3, #64]	; 0x40
 8001098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80010a2:	682b      	ldr	r3, [r5, #0]
 80010a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a8:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80010aa:	f7ff fa71 	bl	8000590 <HAL_GetTick>
 80010ae:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80010b0:	682b      	ldr	r3, [r5, #0]
 80010b2:	05d9      	lsls	r1, r3, #23
 80010b4:	d576      	bpl.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010b6:	4d52      	ldr	r5, [pc, #328]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80010b8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010ba:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80010be:	d177      	bne.n	80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80010c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010c2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80010c6:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80010ca:	4a4d      	ldr	r2, [pc, #308]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80010cc:	f040 8091 	bne.w	80011f2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 80010d0:	6891      	ldr	r1, [r2, #8]
 80010d2:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80010d6:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80010da:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80010de:	4301      	orrs	r1, r0
 80010e0:	6091      	str	r1, [r2, #8]
 80010e2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80010e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010e8:	430b      	orrs	r3, r1
 80010ea:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80010ec:	6820      	ldr	r0, [r4, #0]
 80010ee:	f010 0010 	ands.w	r0, r0, #16
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80010f2:	bf1f      	itttt	ne
 80010f4:	4b44      	ldrne	r3, [pc, #272]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80010f6:	f894 202c 	ldrbne.w	r2, [r4, #44]	; 0x2c
 80010fa:	601a      	strne	r2, [r3, #0]
  }
  return HAL_OK;
 80010fc:	2000      	movne	r0, #0
 80010fe:	e041      	b.n	8001184 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_PLLI2S_DISABLE();
 8001100:	4d42      	ldr	r5, [pc, #264]	; (800120c <HAL_RCCEx_PeriphCLKConfig+0x228>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001102:	4e3f      	ldr	r6, [pc, #252]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001108:	f7ff fa42 	bl	8000590 <HAL_GetTick>
 800110c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800110e:	6833      	ldr	r3, [r6, #0]
 8001110:	011b      	lsls	r3, r3, #4
 8001112:	d431      	bmi.n	8001178 <HAL_RCCEx_PeriphCLKConfig+0x194>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001114:	6822      	ldr	r2, [r4, #0]
 8001116:	07d7      	lsls	r7, r2, #31
 8001118:	d506      	bpl.n	8001128 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800111a:	68a3      	ldr	r3, [r4, #8]
 800111c:	6861      	ldr	r1, [r4, #4]
 800111e:	071b      	lsls	r3, r3, #28
 8001120:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001124:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8001128:	0790      	lsls	r0, r2, #30
 800112a:	d515      	bpl.n	8001158 <HAL_RCCEx_PeriphCLKConfig+0x174>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800112c:	4a34      	ldr	r2, [pc, #208]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800112e:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001130:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8001134:	6860      	ldr	r0, [r4, #4]
 8001136:	061b      	lsls	r3, r3, #24
 8001138:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 800113c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001140:	430b      	orrs	r3, r1
 8001142:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001146:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800114a:	69e3      	ldr	r3, [r4, #28]
 800114c:	f021 011f 	bic.w	r1, r1, #31
 8001150:	3b01      	subs	r3, #1
 8001152:	430b      	orrs	r3, r1
 8001154:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLI2S_ENABLE();
 8001158:	2301      	movs	r3, #1
 800115a:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800115c:	f7ff fa18 	bl	8000590 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001160:	4d27      	ldr	r5, [pc, #156]	; (8001200 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8001162:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001164:	682b      	ldr	r3, [r5, #0]
 8001166:	0119      	lsls	r1, r3, #4
 8001168:	f53f af42 	bmi.w	8000ff0 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800116c:	f7ff fa10 	bl	8000590 <HAL_GetTick>
 8001170:	1b80      	subs	r0, r0, r6
 8001172:	2802      	cmp	r0, #2
 8001174:	d9f6      	bls.n	8001164 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8001176:	e004      	b.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001178:	f7ff fa0a 	bl	8000590 <HAL_GetTick>
 800117c:	1bc0      	subs	r0, r0, r7
 800117e:	2802      	cmp	r0, #2
 8001180:	d9c5      	bls.n	800110e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        return HAL_TIMEOUT;
 8001182:	2003      	movs	r0, #3
}
 8001184:	b003      	add	sp, #12
 8001186:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001188:	f7ff fa02 	bl	8000590 <HAL_GetTick>
 800118c:	1bc0      	subs	r0, r0, r7
 800118e:	2802      	cmp	r0, #2
 8001190:	f67f af39 	bls.w	8001006 <HAL_RCCEx_PeriphCLKConfig+0x22>
 8001194:	e7f5      	b.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001196:	f7ff f9fb 	bl	8000590 <HAL_GetTick>
 800119a:	1b80      	subs	r0, r0, r6
 800119c:	2802      	cmp	r0, #2
 800119e:	f67f af6c 	bls.w	800107a <HAL_RCCEx_PeriphCLKConfig+0x96>
 80011a2:	e7ee      	b.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80011a4:	f7ff f9f4 	bl	8000590 <HAL_GetTick>
 80011a8:	1b80      	subs	r0, r0, r6
 80011aa:	2802      	cmp	r0, #2
 80011ac:	d980      	bls.n	80010b0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80011ae:	e7e8      	b.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011b0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011b2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d082      	beq.n	80010c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011ba:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80011bc:	4a14      	ldr	r2, [pc, #80]	; (8001210 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80011be:	2101      	movs	r1, #1
 80011c0:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80011c6:	2100      	movs	r1, #0
 80011c8:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80011ca:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80011cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011ce:	07da      	lsls	r2, r3, #31
 80011d0:	f57f af76 	bpl.w	80010c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        tickstart = HAL_GetTick();
 80011d4:	f7ff f9dc 	bl	8000590 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011d8:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80011dc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011de:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011e0:	079b      	lsls	r3, r3, #30
 80011e2:	f53f af6d 	bmi.w	80010c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011e6:	f7ff f9d3 	bl	8000590 <HAL_GetTick>
 80011ea:	1b80      	subs	r0, r0, r6
 80011ec:	42b8      	cmp	r0, r7
 80011ee:	d9f6      	bls.n	80011de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80011f0:	e7c7      	b.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80011f2:	6891      	ldr	r1, [r2, #8]
 80011f4:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80011f8:	e772      	b.n	80010e0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 80011fa:	bf00      	nop
 80011fc:	42470070 	.word	0x42470070
 8001200:	40023800 	.word	0x40023800
 8001204:	40007000 	.word	0x40007000
 8001208:	424711e0 	.word	0x424711e0
 800120c:	42470068 	.word	0x42470068
 8001210:	42470e40 	.word	0x42470e40

08001214 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8001214:	b538      	push	{r3, r4, r5, lr}
 8001216:	460d      	mov	r5, r1
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8001218:	4604      	mov	r4, r0
 800121a:	b1c8      	cbz	r0, 8001250 <HAL_SDRAM_Init+0x3c>
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800121c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8001220:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001224:	b91b      	cbnz	r3, 800122e <HAL_SDRAM_Init+0x1a>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8001226:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800122a:	f000 ff2f 	bl	800208c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800122e:	2302      	movs	r3, #2
 8001230:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8001234:	1d21      	adds	r1, r4, #4
 8001236:	6820      	ldr	r0, [r4, #0]
 8001238:	f000 f9cb 	bl	80015d2 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800123c:	6862      	ldr	r2, [r4, #4]
 800123e:	6820      	ldr	r0, [r4, #0]
 8001240:	4629      	mov	r1, r5
 8001242:	f000 fa05 	bl	8001650 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8001246:	2301      	movs	r3, #1
 8001248:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 800124c:	2000      	movs	r0, #0
 800124e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001250:	2001      	movs	r0, #1
}
 8001252:	bd38      	pop	{r3, r4, r5, pc}

08001254 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8001254:	b538      	push	{r3, r4, r5, lr}
 8001256:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001258:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 800125c:	b2c0      	uxtb	r0, r0
 800125e:	2802      	cmp	r0, #2
{
 8001260:	460d      	mov	r5, r1
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001262:	d00d      	beq.n	8001280 <HAL_SDRAM_SendCommand+0x2c>
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001264:	2302      	movs	r3, #2
 8001266:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800126a:	6820      	ldr	r0, [r4, #0]
 800126c:	f000 fa38 	bl	80016e0 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8001270:	682b      	ldr	r3, [r5, #0]
 8001272:	2b02      	cmp	r3, #2
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8001274:	bf0c      	ite	eq
 8001276:	2305      	moveq	r3, #5
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8001278:	2301      	movne	r3, #1
 800127a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800127e:	2000      	movs	r0, #0
}
 8001280:	bd38      	pop	{r3, r4, r5, pc}

08001282 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8001282:	b510      	push	{r4, lr}
 8001284:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001286:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 800128a:	b2c0      	uxtb	r0, r0
 800128c:	2802      	cmp	r0, #2
 800128e:	d009      	beq.n	80012a4 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001290:	2302      	movs	r3, #2
 8001292:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8001296:	6820      	ldr	r0, [r4, #0]
 8001298:	f000 fa47 	bl	800172a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800129c:	2301      	movs	r3, #1
 800129e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 80012a2:	2000      	movs	r0, #0
}
 80012a4:	bd10      	pop	{r4, pc}

080012a6 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80012a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012a8:	4604      	mov	r4, r0
 80012aa:	460e      	mov	r6, r1
 80012ac:	4615      	mov	r5, r2
 80012ae:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80012b0:	6821      	ldr	r1, [r4, #0]
 80012b2:	688a      	ldr	r2, [r1, #8]
 80012b4:	ea36 0302 	bics.w	r3, r6, r2
 80012b8:	d001      	beq.n	80012be <SPI_WaitFlagStateUntilTimeout.constprop.9+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80012ba:	2000      	movs	r0, #0
}
 80012bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80012be:	1c6b      	adds	r3, r5, #1
 80012c0:	d0f7      	beq.n	80012b2 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80012c2:	f7ff f965 	bl	8000590 <HAL_GetTick>
 80012c6:	1bc0      	subs	r0, r0, r7
 80012c8:	4285      	cmp	r5, r0
 80012ca:	d8f1      	bhi.n	80012b0 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80012cc:	6823      	ldr	r3, [r4, #0]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80012d4:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80012d6:	6862      	ldr	r2, [r4, #4]
 80012d8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80012dc:	d10a      	bne.n	80012f4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
 80012de:	68a2      	ldr	r2, [r4, #8]
 80012e0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80012e4:	d002      	beq.n	80012ec <SPI_WaitFlagStateUntilTimeout.constprop.9+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80012e6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80012ea:	d103      	bne.n	80012f4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
          __HAL_SPI_DISABLE(hspi);
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012f2:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80012f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80012f6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80012fa:	d107      	bne.n	800130c <SPI_WaitFlagStateUntilTimeout.constprop.9+0x66>
          SPI_RESET_CRC(hspi);
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800130a:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800130c:	2301      	movs	r3, #1
 800130e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001312:	2300      	movs	r3, #0
 8001314:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001318:	2003      	movs	r0, #3
 800131a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800131c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800131c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800131e:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001320:	4a13      	ldr	r2, [pc, #76]	; (8001370 <SPI_EndRxTxTransaction+0x54>)
 8001322:	4e14      	ldr	r6, [pc, #80]	; (8001374 <SPI_EndRxTxTransaction+0x58>)
 8001324:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001326:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001328:	fbb5 f6f6 	udiv	r6, r5, r6
 800132c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001330:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001332:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8001336:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001338:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800133a:	d10d      	bne.n	8001358 <SPI_EndRxTxTransaction+0x3c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800133c:	460a      	mov	r2, r1
 800133e:	2180      	movs	r1, #128	; 0x80
 8001340:	f7ff ffb1 	bl	80012a6 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001344:	b910      	cbnz	r0, 800134c <SPI_EndRxTxTransaction+0x30>
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
 8001346:	2000      	movs	r0, #0
}
 8001348:	b002      	add	sp, #8
 800134a:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800134c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800134e:	f043 0320 	orr.w	r3, r3, #32
 8001352:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001354:	2003      	movs	r0, #3
 8001356:	e7f7      	b.n	8001348 <SPI_EndRxTxTransaction+0x2c>
      if (count == 0U)
 8001358:	9b01      	ldr	r3, [sp, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f3      	beq.n	8001346 <SPI_EndRxTxTransaction+0x2a>
      count--;
 800135e:	9b01      	ldr	r3, [sp, #4]
 8001360:	3b01      	subs	r3, #1
 8001362:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001364:	6823      	ldr	r3, [r4, #0]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	061b      	lsls	r3, r3, #24
 800136a:	d4f5      	bmi.n	8001358 <SPI_EndRxTxTransaction+0x3c>
 800136c:	e7eb      	b.n	8001346 <SPI_EndRxTxTransaction+0x2a>
 800136e:	bf00      	nop
 8001370:	2000000c 	.word	0x2000000c
 8001374:	016e3600 	.word	0x016e3600

08001378 <HAL_SPI_Init>:
{
 8001378:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800137a:	4604      	mov	r4, r0
 800137c:	2800      	cmp	r0, #0
 800137e:	d036      	beq.n	80013ee <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001384:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001388:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800138c:	b91b      	cbnz	r3, 8001396 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 800138e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001392:	f000 fe45 	bl	8002020 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8001396:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001398:	68a0      	ldr	r0, [r4, #8]
 800139a:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 800139c:	2302      	movs	r3, #2
 800139e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80013a2:	680b      	ldr	r3, [r1, #0]
 80013a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013a8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80013aa:	6863      	ldr	r3, [r4, #4]
 80013ac:	4303      	orrs	r3, r0
 80013ae:	68e0      	ldr	r0, [r4, #12]
 80013b0:	4303      	orrs	r3, r0
 80013b2:	6920      	ldr	r0, [r4, #16]
 80013b4:	4303      	orrs	r3, r0
 80013b6:	6960      	ldr	r0, [r4, #20]
 80013b8:	4303      	orrs	r3, r0
 80013ba:	69e0      	ldr	r0, [r4, #28]
 80013bc:	4303      	orrs	r3, r0
 80013be:	6a20      	ldr	r0, [r4, #32]
 80013c0:	4303      	orrs	r3, r0
 80013c2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80013c4:	4303      	orrs	r3, r0
 80013c6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80013ca:	4303      	orrs	r3, r0
 80013cc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80013ce:	0c12      	lsrs	r2, r2, #16
 80013d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013d2:	f002 0204 	and.w	r2, r2, #4
 80013d6:	431a      	orrs	r2, r3
 80013d8:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80013da:	69cb      	ldr	r3, [r1, #28]
 80013dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80013e0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80013e2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80013e4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80013e6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80013e8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 80013ec:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013ee:	2001      	movs	r0, #1
}
 80013f0:	bd10      	pop	{r4, pc}

080013f2 <HAL_SPI_TransmitReceive>:
{
 80013f2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80013f6:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80013f8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80013fc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80013fe:	2b01      	cmp	r3, #1
{
 8001400:	4604      	mov	r4, r0
 8001402:	460d      	mov	r5, r1
 8001404:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8001406:	f000 80e2 	beq.w	80015ce <HAL_SPI_TransmitReceive+0x1dc>
 800140a:	2301      	movs	r3, #1
 800140c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001410:	f7ff f8be 	bl	8000590 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001414:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8001418:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 800141a:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800141c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800141e:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001420:	d00a      	beq.n	8001438 <HAL_SPI_TransmitReceive+0x46>
 8001422:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001426:	f040 80d0 	bne.w	80015ca <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800142a:	68a0      	ldr	r0, [r4, #8]
 800142c:	2800      	cmp	r0, #0
 800142e:	f040 80cc 	bne.w	80015ca <HAL_SPI_TransmitReceive+0x1d8>
 8001432:	2b04      	cmp	r3, #4
 8001434:	f040 80c9 	bne.w	80015ca <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001438:	2d00      	cmp	r5, #0
 800143a:	f000 80c4 	beq.w	80015c6 <HAL_SPI_TransmitReceive+0x1d4>
 800143e:	f1b9 0f00 	cmp.w	r9, #0
 8001442:	f000 80c0 	beq.w	80015c6 <HAL_SPI_TransmitReceive+0x1d4>
 8001446:	2e00      	cmp	r6, #0
 8001448:	f000 80bd 	beq.w	80015c6 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800144c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001450:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001454:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001456:	bf1c      	itt	ne
 8001458:	2305      	movne	r3, #5
 800145a:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800145e:	2300      	movs	r3, #0
 8001460:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001462:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001464:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001466:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001468:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800146a:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800146c:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800146e:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001470:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001472:	bf58      	it	pl
 8001474:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001476:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001478:	bf58      	it	pl
 800147a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800147e:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001480:	bf58      	it	pl
 8001482:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001484:	68e2      	ldr	r2, [r4, #12]
 8001486:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800148a:	d158      	bne.n	800153e <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800148c:	b109      	cbz	r1, 8001492 <HAL_SPI_TransmitReceive+0xa0>
 800148e:	2e01      	cmp	r6, #1
 8001490:	d107      	bne.n	80014a2 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001492:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001496:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001498:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800149a:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800149c:	3b01      	subs	r3, #1
 800149e:	b29b      	uxth	r3, r3
 80014a0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80014a2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80014a4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	b9ab      	cbnz	r3, 80014d6 <HAL_SPI_TransmitReceive+0xe4>
 80014aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	b993      	cbnz	r3, 80014d6 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80014b0:	4642      	mov	r2, r8
 80014b2:	4639      	mov	r1, r7
 80014b4:	4620      	mov	r0, r4
 80014b6:	f7ff ff31 	bl	800131c <SPI_EndRxTxTransaction>
 80014ba:	2800      	cmp	r0, #0
 80014bc:	f040 8081 	bne.w	80015c2 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80014c0:	68a3      	ldr	r3, [r4, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d132      	bne.n	800152c <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	9001      	str	r0, [sp, #4]
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	9201      	str	r2, [sp, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	9b01      	ldr	r3, [sp, #4]
 80014d4:	e02a      	b.n	800152c <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80014d6:	6822      	ldr	r2, [r4, #0]
 80014d8:	6893      	ldr	r3, [r2, #8]
 80014da:	0799      	lsls	r1, r3, #30
 80014dc:	d50d      	bpl.n	80014fa <HAL_SPI_TransmitReceive+0x108>
 80014de:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	b153      	cbz	r3, 80014fa <HAL_SPI_TransmitReceive+0x108>
 80014e4:	b14d      	cbz	r5, 80014fa <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80014e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80014e8:	f833 1b02 	ldrh.w	r1, [r3], #2
 80014ec:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80014ee:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80014f0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80014f2:	3b01      	subs	r3, #1
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80014f8:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80014fa:	6893      	ldr	r3, [r2, #8]
 80014fc:	07db      	lsls	r3, r3, #31
 80014fe:	d50c      	bpl.n	800151a <HAL_SPI_TransmitReceive+0x128>
 8001500:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001502:	b29b      	uxth	r3, r3
 8001504:	b14b      	cbz	r3, 800151a <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001506:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001508:	68d2      	ldr	r2, [r2, #12]
 800150a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800150e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001510:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001512:	3b01      	subs	r3, #1
 8001514:	b29b      	uxth	r3, r3
 8001516:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001518:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800151a:	f7ff f839 	bl	8000590 <HAL_GetTick>
 800151e:	eba0 0008 	sub.w	r0, r0, r8
 8001522:	4287      	cmp	r7, r0
 8001524:	d8be      	bhi.n	80014a4 <HAL_SPI_TransmitReceive+0xb2>
 8001526:	1c7e      	adds	r6, r7, #1
 8001528:	d0bc      	beq.n	80014a4 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 800152a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800152c:	2301      	movs	r3, #1
 800152e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001532:	2300      	movs	r3, #0
 8001534:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001538:	b003      	add	sp, #12
 800153a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800153e:	b109      	cbz	r1, 8001544 <HAL_SPI_TransmitReceive+0x152>
 8001540:	2e01      	cmp	r6, #1
 8001542:	d108      	bne.n	8001556 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001544:	782a      	ldrb	r2, [r5, #0]
 8001546:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001548:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800154a:	3301      	adds	r3, #1
 800154c:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800154e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001550:	3b01      	subs	r3, #1
 8001552:	b29b      	uxth	r3, r3
 8001554:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001556:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001558:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800155a:	b29b      	uxth	r3, r3
 800155c:	b91b      	cbnz	r3, 8001566 <HAL_SPI_TransmitReceive+0x174>
 800155e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001560:	b29b      	uxth	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0a4      	beq.n	80014b0 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001566:	6822      	ldr	r2, [r4, #0]
 8001568:	6893      	ldr	r3, [r2, #8]
 800156a:	0798      	lsls	r0, r3, #30
 800156c:	d50e      	bpl.n	800158c <HAL_SPI_TransmitReceive+0x19a>
 800156e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001570:	b29b      	uxth	r3, r3
 8001572:	b15b      	cbz	r3, 800158c <HAL_SPI_TransmitReceive+0x19a>
 8001574:	b155      	cbz	r5, 800158c <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001576:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 800157c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800157e:	3301      	adds	r3, #1
 8001580:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001582:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001584:	3b01      	subs	r3, #1
 8001586:	b29b      	uxth	r3, r3
 8001588:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800158a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800158c:	6822      	ldr	r2, [r4, #0]
 800158e:	6893      	ldr	r3, [r2, #8]
 8001590:	07d9      	lsls	r1, r3, #31
 8001592:	d50d      	bpl.n	80015b0 <HAL_SPI_TransmitReceive+0x1be>
 8001594:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001596:	b29b      	uxth	r3, r3
 8001598:	b153      	cbz	r3, 80015b0 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800159a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800159c:	68d2      	ldr	r2, [r2, #12]
 800159e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80015a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80015a2:	3301      	adds	r3, #1
 80015a4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80015a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80015a8:	3b01      	subs	r3, #1
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80015ae:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80015b0:	f7fe ffee 	bl	8000590 <HAL_GetTick>
 80015b4:	eba0 0008 	sub.w	r0, r0, r8
 80015b8:	4287      	cmp	r7, r0
 80015ba:	d8cd      	bhi.n	8001558 <HAL_SPI_TransmitReceive+0x166>
 80015bc:	1c7b      	adds	r3, r7, #1
 80015be:	d0cb      	beq.n	8001558 <HAL_SPI_TransmitReceive+0x166>
 80015c0:	e7b3      	b.n	800152a <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80015c2:	2320      	movs	r3, #32
 80015c4:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80015c6:	2001      	movs	r0, #1
 80015c8:	e7b0      	b.n	800152c <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 80015ca:	2002      	movs	r0, #2
 80015cc:	e7ae      	b.n	800152c <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 80015ce:	2002      	movs	r0, #2
 80015d0:	e7b2      	b.n	8001538 <HAL_SPI_TransmitReceive+0x146>

080015d2 <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 80015d2:	680b      	ldr	r3, [r1, #0]
 80015d4:	684a      	ldr	r2, [r1, #4]
 80015d6:	f8d1 c010 	ldr.w	ip, [r1, #16]
 80015da:	2b01      	cmp	r3, #1
{
 80015dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80015e0:	6803      	ldr	r3, [r0, #0]
 80015e2:	f8d1 9008 	ldr.w	r9, [r1, #8]
 80015e6:	f8d1 800c 	ldr.w	r8, [r1, #12]
 80015ea:	694d      	ldr	r5, [r1, #20]
 80015ec:	698c      	ldr	r4, [r1, #24]
 80015ee:	f8d1 e01c 	ldr.w	lr, [r1, #28]
 80015f2:	6a0f      	ldr	r7, [r1, #32]
 80015f4:	6a4e      	ldr	r6, [r1, #36]	; 0x24
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 80015f6:	d014      	beq.n	8001622 <FMC_SDRAM_Init+0x50>
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80015f8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80015fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001600:	431a      	orrs	r2, r3
 8001602:	ea42 0209 	orr.w	r2, r2, r9
 8001606:	ea42 0208 	orr.w	r2, r2, r8
 800160a:	ea42 030c 	orr.w	r3, r2, ip
 800160e:	432b      	orrs	r3, r5
 8001610:	4323      	orrs	r3, r4
 8001612:	ea43 030e 	orr.w	r3, r3, lr
 8001616:	433b      	orrs	r3, r7
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8001618:	4333      	orrs	r3, r6
                                               Init->WriteProtection    |\
                                               Init->SDClockPeriod      |\
                                               Init->ReadBurst          |\
                                               Init->ReadPipeDelay
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800161a:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }  
  
  return HAL_OK;
}
 800161c:	2000      	movs	r0, #0
 800161e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8001622:	6841      	ldr	r1, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8001624:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8001628:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800162c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001630:	430a      	orrs	r2, r1
 8001632:	ea43 030e 	orr.w	r3, r3, lr
 8001636:	ea42 0209 	orr.w	r2, r2, r9
 800163a:	433b      	orrs	r3, r7
 800163c:	ea42 0208 	orr.w	r2, r2, r8
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8001640:	431e      	orrs	r6, r3
 8001642:	ea42 030c 	orr.w	r3, r2, ip
 8001646:	432b      	orrs	r3, r5
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8001648:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800164a:	6006      	str	r6, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800164c:	6043      	str	r3, [r0, #4]
 800164e:	e7e5      	b.n	800161c <FMC_SDRAM_Init+0x4a>

08001650 <FMC_SDRAM_Timing_Init>:
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8001650:	2a01      	cmp	r2, #1
{
 8001652:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001654:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8001658:	688f      	ldr	r7, [r1, #8]
 800165a:	690d      	ldr	r5, [r1, #16]
 800165c:	694e      	ldr	r6, [r1, #20]
 800165e:	e891 4008 	ldmia.w	r1, {r3, lr}
 8001662:	6989      	ldr	r1, [r1, #24]
  if (Bank != FMC_SDRAM_BANK2) 
 8001664:	d01b      	beq.n	800169e <FMC_SDRAM_Timing_Init+0x4e>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8001666:	6882      	ldr	r2, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8001668:	f10e 3eff 	add.w	lr, lr, #4294967295
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800166c:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8001670:	3b01      	subs	r3, #1
 8001672:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 8001676:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8001678:	1e7b      	subs	r3, r7, #1
 800167a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800167e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8001682:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8001686:	3d01      	subs	r5, #1
 8001688:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800168c:	3e01      	subs	r6, #1
 800168e:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
                       (((Timing->RCDDelay)-1U) << 24U));
 8001692:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8001694:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8001698:	6083      	str	r3, [r0, #8]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  return HAL_OK;
}
 800169a:	2000      	movs	r0, #0
 800169c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800169e:	6884      	ldr	r4, [r0, #8]
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80016a0:	68c2      	ldr	r2, [r0, #12]
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80016a2:	f10e 3eff 	add.w	lr, lr, #4294967295
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80016a6:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80016aa:	3b01      	subs	r3, #1
 80016ac:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 80016b0:	431a      	orrs	r2, r3
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80016b2:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80016b6:	1e7b      	subs	r3, r7, #1
 80016b8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80016bc:	f10c 3cff 	add.w	ip, ip, #4294967295
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80016c0:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80016c4:	1e6b      	subs	r3, r5, #1
 80016c6:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80016ca:	3e01      	subs	r6, #1
 80016cc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80016d0:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80016d2:	ea44 5606 	orr.w	r6, r4, r6, lsl #20
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80016d6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80016da:	6086      	str	r6, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80016dc:	60c3      	str	r3, [r0, #12]
 80016de:	e7dc      	b.n	800169a <FMC_SDRAM_Timing_Init+0x4a>

080016e0 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80016e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t tmpr = 0U;
 80016e2:	2300      	movs	r3, #0
 80016e4:	9301      	str	r3, [sp, #4]
{
 80016e6:	4615      	mov	r5, r2
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80016e8:	e891 000c 	ldmia.w	r1, {r2, r3}
 80016ec:	4313      	orrs	r3, r2
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
                    ((Command->ModeRegisterDefinition) << 9U)
 80016ee:	68ca      	ldr	r2, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80016f0:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 80016f4:	688a      	ldr	r2, [r1, #8]
 80016f6:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80016f8:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80016fc:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 80016fe:	9b01      	ldr	r3, [sp, #4]
 8001700:	6103      	str	r3, [r0, #16]
{
 8001702:	4604      	mov	r4, r0

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001704:	f7fe ff44 	bl	8000590 <HAL_GetTick>
 8001708:	4606      	mov	r6, r0

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800170a:	69a0      	ldr	r0, [r4, #24]
 800170c:	f010 0020 	ands.w	r0, r0, #32
 8001710:	d003      	beq.n	800171a <FMC_SDRAM_SendCommand+0x3a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001712:	1c6b      	adds	r3, r5, #1
 8001714:	d0f9      	beq.n	800170a <FMC_SDRAM_SendCommand+0x2a>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001716:	b915      	cbnz	r5, 800171e <FMC_SDRAM_SendCommand+0x3e>
      {
        return HAL_TIMEOUT;
 8001718:	2003      	movs	r0, #3
      }
    }
  }

  return HAL_OK;
}
 800171a:	b002      	add	sp, #8
 800171c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800171e:	f7fe ff37 	bl	8000590 <HAL_GetTick>
 8001722:	1b80      	subs	r0, r0, r6
 8001724:	4285      	cmp	r5, r0
 8001726:	d2f0      	bcs.n	800170a <FMC_SDRAM_SendCommand+0x2a>
 8001728:	e7f6      	b.n	8001718 <FMC_SDRAM_SendCommand+0x38>

0800172a <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800172a:	6943      	ldr	r3, [r0, #20]
 800172c:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 8001730:	6141      	str	r1, [r0, #20]
  
  return HAL_OK;   
}
 8001732:	2000      	movs	r0, #0
 8001734:	4770      	bx	lr
	...

08001738 <LCD_WriteCommand>:
#include "lcd_ili9341.h"

extern SPI_HandleTypeDef hspi5;

void LCD_WriteCommand(uint8_t command)
{
 8001738:	b510      	push	{r4, lr}
 800173a:	b086      	sub	sp, #24
  uint8_t dummy;

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);        //DCX LOW
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);         //CSX LOW
 800173c:	4c0f      	ldr	r4, [pc, #60]	; (800177c <LCD_WriteCommand+0x44>)
{
 800173e:	f88d 000f 	strb.w	r0, [sp, #15]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);        //DCX LOW
 8001742:	2200      	movs	r2, #0
 8001744:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <LCD_WriteCommand+0x48>)
 800174a:	f7ff f883 	bl	8000854 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);         //CSX LOW
 800174e:	4620      	mov	r0, r4
 8001750:	2200      	movs	r2, #0
 8001752:	2104      	movs	r1, #4
 8001754:	f7ff f87e 	bl	8000854 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi5, &command, &dummy, 1, 0xFFFF);
 8001758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	f10d 0217 	add.w	r2, sp, #23
 8001762:	2301      	movs	r3, #1
 8001764:	f10d 010f 	add.w	r1, sp, #15
 8001768:	4806      	ldr	r0, [pc, #24]	; (8001784 <LCD_WriteCommand+0x4c>)
 800176a:	f7ff fe42 	bl	80013f2 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);           //CSX HIGH
 800176e:	2201      	movs	r2, #1
 8001770:	2104      	movs	r1, #4
 8001772:	4620      	mov	r0, r4
 8001774:	f7ff f86e 	bl	8000854 <HAL_GPIO_WritePin>
}
 8001778:	b006      	add	sp, #24
 800177a:	bd10      	pop	{r4, pc}
 800177c:	40020800 	.word	0x40020800
 8001780:	40020c00 	.word	0x40020c00
 8001784:	20000044 	.word	0x20000044

08001788 <LCD_WriteData>:

void LCD_WriteData(uint8_t data)
{
 8001788:	b510      	push	{r4, lr}
 800178a:	b086      	sub	sp, #24
  uint8_t dummy;

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);          //DCX HIGH
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);         //CSX LOW
 800178c:	4c0f      	ldr	r4, [pc, #60]	; (80017cc <LCD_WriteData+0x44>)
{
 800178e:	f88d 000f 	strb.w	r0, [sp, #15]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);          //DCX HIGH
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001798:	480d      	ldr	r0, [pc, #52]	; (80017d0 <LCD_WriteData+0x48>)
 800179a:	f7ff f85b 	bl	8000854 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);         //CSX LOW
 800179e:	4620      	mov	r0, r4
 80017a0:	2200      	movs	r2, #0
 80017a2:	2104      	movs	r1, #4
 80017a4:	f7ff f856 	bl	8000854 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi5, &data, &dummy, 1, 50);
 80017a8:	2332      	movs	r3, #50	; 0x32
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	f10d 0217 	add.w	r2, sp, #23
 80017b0:	2301      	movs	r3, #1
 80017b2:	f10d 010f 	add.w	r1, sp, #15
 80017b6:	4807      	ldr	r0, [pc, #28]	; (80017d4 <LCD_WriteData+0x4c>)
 80017b8:	f7ff fe1b 	bl	80013f2 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);           //CSX HIGH
 80017bc:	2201      	movs	r2, #1
 80017be:	2104      	movs	r1, #4
 80017c0:	4620      	mov	r0, r4
 80017c2:	f7ff f847 	bl	8000854 <HAL_GPIO_WritePin>
}
 80017c6:	b006      	add	sp, #24
 80017c8:	bd10      	pop	{r4, pc}
 80017ca:	bf00      	nop
 80017cc:	40020800 	.word	0x40020800
 80017d0:	40020c00 	.word	0x40020c00
 80017d4:	20000044 	.word	0x20000044

080017d8 <LCD_PowerOn>:

void LCD_PowerOn(void)
{
 80017d8:	b508      	push	{r3, lr}
  LCD_WriteCommand(0xCA);
 80017da:	20ca      	movs	r0, #202	; 0xca
 80017dc:	f7ff ffac 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0xC3);
 80017e0:	20c3      	movs	r0, #195	; 0xc3
 80017e2:	f7ff ffd1 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x08);
 80017e6:	2008      	movs	r0, #8
 80017e8:	f7ff ffce 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x50);
 80017ec:	2050      	movs	r0, #80	; 0x50
 80017ee:	f7ff ffcb 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERB);
 80017f2:	20cf      	movs	r0, #207	; 0xcf
 80017f4:	f7ff ffa0 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff ffc5 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0xC1);
 80017fe:	20c1      	movs	r0, #193	; 0xc1
 8001800:	f7ff ffc2 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x30);
 8001804:	2030      	movs	r0, #48	; 0x30
 8001806:	f7ff ffbf 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER_SEQ);
 800180a:	20ed      	movs	r0, #237	; 0xed
 800180c:	f7ff ff94 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x64);
 8001810:	2064      	movs	r0, #100	; 0x64
 8001812:	f7ff ffb9 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x03);
 8001816:	2003      	movs	r0, #3
 8001818:	f7ff ffb6 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x12);
 800181c:	2012      	movs	r0, #18
 800181e:	f7ff ffb3 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x81);
 8001822:	2081      	movs	r0, #129	; 0x81
 8001824:	f7ff ffb0 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCA);
 8001828:	20e8      	movs	r0, #232	; 0xe8
 800182a:	f7ff ff85 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x85);
 800182e:	2085      	movs	r0, #133	; 0x85
 8001830:	f7ff ffaa 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001834:	2000      	movs	r0, #0
 8001836:	f7ff ffa7 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x78);
 800183a:	2078      	movs	r0, #120	; 0x78
 800183c:	f7ff ffa4 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERA);
 8001840:	20cb      	movs	r0, #203	; 0xcb
 8001842:	f7ff ff79 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x39);
 8001846:	2039      	movs	r0, #57	; 0x39
 8001848:	f7ff ff9e 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x2C);
 800184c:	202c      	movs	r0, #44	; 0x2c
 800184e:	f7ff ff9b 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001852:	2000      	movs	r0, #0
 8001854:	f7ff ff98 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x34);
 8001858:	2034      	movs	r0, #52	; 0x34
 800185a:	f7ff ff95 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x02);
 800185e:	2002      	movs	r0, #2
 8001860:	f7ff ff92 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_PRC);
 8001864:	20f7      	movs	r0, #247	; 0xf7
 8001866:	f7ff ff67 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x20);
 800186a:	2020      	movs	r0, #32
 800186c:	f7ff ff8c 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCB);
 8001870:	20ea      	movs	r0, #234	; 0xea
 8001872:	f7ff ff61 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8001876:	2000      	movs	r0, #0
 8001878:	f7ff ff86 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 800187c:	2000      	movs	r0, #0
 800187e:	f7ff ff83 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_FRC);
 8001882:	20b1      	movs	r0, #177	; 0xb1
 8001884:	f7ff ff58 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff ff7d 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x1B);
 800188e:	201b      	movs	r0, #27
 8001890:	f7ff ff7a 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 8001894:	20b6      	movs	r0, #182	; 0xb6
 8001896:	f7ff ff4f 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 800189a:	200a      	movs	r0, #10
 800189c:	f7ff ff74 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0xA2);
 80018a0:	20a2      	movs	r0, #162	; 0xa2
 80018a2:	f7ff ff71 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER1);
 80018a6:	20c0      	movs	r0, #192	; 0xc0
 80018a8:	f7ff ff46 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x10);
 80018ac:	2010      	movs	r0, #16
 80018ae:	f7ff ff6b 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER2);
 80018b2:	20c1      	movs	r0, #193	; 0xc1
 80018b4:	f7ff ff40 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x10);
 80018b8:	2010      	movs	r0, #16
 80018ba:	f7ff ff65 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM1);
 80018be:	20c5      	movs	r0, #197	; 0xc5
 80018c0:	f7ff ff3a 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x45);
 80018c4:	2045      	movs	r0, #69	; 0x45
 80018c6:	f7ff ff5f 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x15);
 80018ca:	2015      	movs	r0, #21
 80018cc:	f7ff ff5c 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM2);
 80018d0:	20c7      	movs	r0, #199	; 0xc7
 80018d2:	f7ff ff31 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x90);
 80018d6:	2090      	movs	r0, #144	; 0x90
 80018d8:	f7ff ff56 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_MAC);
 80018dc:	2036      	movs	r0, #54	; 0x36
 80018de:	f7ff ff2b 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0xC8);
 80018e2:	20c8      	movs	r0, #200	; 0xc8
 80018e4:	f7ff ff50 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_3GAMMA_EN);
 80018e8:	20f2      	movs	r0, #242	; 0xf2
 80018ea:	f7ff ff25 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80018ee:	2000      	movs	r0, #0
 80018f0:	f7ff ff4a 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_RGB_INTERFACE);
 80018f4:	20b0      	movs	r0, #176	; 0xb0
 80018f6:	f7ff ff1f 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0xC2);
 80018fa:	20c2      	movs	r0, #194	; 0xc2
 80018fc:	f7ff ff44 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 8001900:	20b6      	movs	r0, #182	; 0xb6
 8001902:	f7ff ff19 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 8001906:	200a      	movs	r0, #10
 8001908:	f7ff ff3e 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0xA7);
 800190c:	20a7      	movs	r0, #167	; 0xa7
 800190e:	f7ff ff3b 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x27);
 8001912:	2027      	movs	r0, #39	; 0x27
 8001914:	f7ff ff38 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x04);
 8001918:	2004      	movs	r0, #4
 800191a:	f7ff ff35 	bl	8001788 <LCD_WriteData>

  /* colomn address set */
  LCD_WriteCommand(LCD_COLUMN_ADDR);
 800191e:	202a      	movs	r0, #42	; 0x2a
 8001920:	f7ff ff0a 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8001924:	2000      	movs	r0, #0
 8001926:	f7ff ff2f 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 800192a:	2000      	movs	r0, #0
 800192c:	f7ff ff2c 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001930:	2000      	movs	r0, #0
 8001932:	f7ff ff29 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0xEF);
 8001936:	20ef      	movs	r0, #239	; 0xef
 8001938:	f7ff ff26 	bl	8001788 <LCD_WriteData>
  /* Page Address Set */
  LCD_WriteCommand(LCD_PAGE_ADDR);
 800193c:	202b      	movs	r0, #43	; 0x2b
 800193e:	f7ff fefb 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8001942:	2000      	movs	r0, #0
 8001944:	f7ff ff20 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001948:	2000      	movs	r0, #0
 800194a:	f7ff ff1d 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x01);
 800194e:	2001      	movs	r0, #1
 8001950:	f7ff ff1a 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x3F);
 8001954:	203f      	movs	r0, #63	; 0x3f
 8001956:	f7ff ff17 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_INTERFACE);
 800195a:	20f6      	movs	r0, #246	; 0xf6
 800195c:	f7ff feec 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x01);
 8001960:	2001      	movs	r0, #1
 8001962:	f7ff ff11 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 8001966:	2000      	movs	r0, #0
 8001968:	f7ff ff0e 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x06);
 800196c:	2006      	movs	r0, #6
 800196e:	f7ff ff0b 	bl	8001788 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_GRAM);
 8001972:	202c      	movs	r0, #44	; 0x2c
 8001974:	f7ff fee0 	bl	8001738 <LCD_WriteCommand>
  HAL_Delay(200);
 8001978:	20c8      	movs	r0, #200	; 0xc8
 800197a:	f7fe fe0f 	bl	800059c <HAL_Delay>
  
  LCD_WriteCommand(LCD_GAMMA);
 800197e:	2026      	movs	r0, #38	; 0x26
 8001980:	f7ff feda 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x01);
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff feff 	bl	8001788 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_PGAMMA);
 800198a:	20e0      	movs	r0, #224	; 0xe0
 800198c:	f7ff fed4 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x0F);
 8001990:	200f      	movs	r0, #15
 8001992:	f7ff fef9 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x29);
 8001996:	2029      	movs	r0, #41	; 0x29
 8001998:	f7ff fef6 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x24);
 800199c:	2024      	movs	r0, #36	; 0x24
 800199e:	f7ff fef3 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x0C);
 80019a2:	200c      	movs	r0, #12
 80019a4:	f7ff fef0 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x0E);
 80019a8:	200e      	movs	r0, #14
 80019aa:	f7ff feed 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x09);
 80019ae:	2009      	movs	r0, #9
 80019b0:	f7ff feea 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x4E);
 80019b4:	204e      	movs	r0, #78	; 0x4e
 80019b6:	f7ff fee7 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x78);
 80019ba:	2078      	movs	r0, #120	; 0x78
 80019bc:	f7ff fee4 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x3C);
 80019c0:	203c      	movs	r0, #60	; 0x3c
 80019c2:	f7ff fee1 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x09);
 80019c6:	2009      	movs	r0, #9
 80019c8:	f7ff fede 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x13);
 80019cc:	2013      	movs	r0, #19
 80019ce:	f7ff fedb 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x05);
 80019d2:	2005      	movs	r0, #5
 80019d4:	f7ff fed8 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x17);
 80019d8:	2017      	movs	r0, #23
 80019da:	f7ff fed5 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x11);
 80019de:	2011      	movs	r0, #17
 80019e0:	f7ff fed2 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x00);
 80019e4:	2000      	movs	r0, #0
 80019e6:	f7ff fecf 	bl	8001788 <LCD_WriteData>
  LCD_WriteCommand(LCD_NGAMMA);
 80019ea:	20e1      	movs	r0, #225	; 0xe1
 80019ec:	f7ff fea4 	bl	8001738 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 80019f0:	2000      	movs	r0, #0
 80019f2:	f7ff fec9 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x16);
 80019f6:	2016      	movs	r0, #22
 80019f8:	f7ff fec6 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x1B);
 80019fc:	201b      	movs	r0, #27
 80019fe:	f7ff fec3 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x04);
 8001a02:	2004      	movs	r0, #4
 8001a04:	f7ff fec0 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x11);
 8001a08:	2011      	movs	r0, #17
 8001a0a:	f7ff febd 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x07);
 8001a0e:	2007      	movs	r0, #7
 8001a10:	f7ff feba 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x31);
 8001a14:	2031      	movs	r0, #49	; 0x31
 8001a16:	f7ff feb7 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x33);
 8001a1a:	2033      	movs	r0, #51	; 0x33
 8001a1c:	f7ff feb4 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x42);
 8001a20:	2042      	movs	r0, #66	; 0x42
 8001a22:	f7ff feb1 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x05);
 8001a26:	2005      	movs	r0, #5
 8001a28:	f7ff feae 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x0C);
 8001a2c:	200c      	movs	r0, #12
 8001a2e:	f7ff feab 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x0A);
 8001a32:	200a      	movs	r0, #10
 8001a34:	f7ff fea8 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x28);
 8001a38:	2028      	movs	r0, #40	; 0x28
 8001a3a:	f7ff fea5 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x2F);
 8001a3e:	202f      	movs	r0, #47	; 0x2f
 8001a40:	f7ff fea2 	bl	8001788 <LCD_WriteData>
  LCD_WriteData(0x0F);
 8001a44:	200f      	movs	r0, #15
 8001a46:	f7ff fe9f 	bl	8001788 <LCD_WriteData>
  
  LCD_WriteCommand(LCD_SLEEP_OUT);
 8001a4a:	2011      	movs	r0, #17
 8001a4c:	f7ff fe74 	bl	8001738 <LCD_WriteCommand>
  HAL_Delay(200);
 8001a50:	20c8      	movs	r0, #200	; 0xc8
 8001a52:	f7fe fda3 	bl	800059c <HAL_Delay>
  LCD_WriteCommand(LCD_DISPLAY_ON);
 8001a56:	2029      	movs	r0, #41	; 0x29
 8001a58:	f7ff fe6e 	bl	8001738 <LCD_WriteCommand>
  /* GRAM start writing */
  LCD_WriteCommand(LCD_GRAM);
 8001a5c:	202c      	movs	r0, #44	; 0x2c
}
 8001a5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LCD_WriteCommand(LCD_GRAM);
 8001a62:	f7ff be69 	b.w	8001738 <LCD_WriteCommand>
	...

08001a68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a68:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a6a:	2430      	movs	r4, #48	; 0x30
{
 8001a6c:	b0a1      	sub	sp, #132	; 0x84
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a6e:	4622      	mov	r2, r4
 8001a70:	2100      	movs	r1, #0
 8001a72:	a808      	add	r0, sp, #32
 8001a74:	f000 fbf8 	bl	8002268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a78:	2214      	movs	r2, #20
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	a803      	add	r0, sp, #12
 8001a7e:	f000 fbf3 	bl	8002268 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a82:	2100      	movs	r1, #0
 8001a84:	4622      	mov	r2, r4
 8001a86:	a814      	add	r0, sp, #80	; 0x50
 8001a88:	f000 fbee 	bl	8002268 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8c:	2400      	movs	r4, #0
 8001a8e:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <SystemClock_Config+0xb4>)
 8001a90:	9401      	str	r4, [sp, #4]
 8001a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a98:	641a      	str	r2, [r3, #64]	; 0x40
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa0:	9301      	str	r3, [sp, #4]
 8001aa2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aa4:	4b1e      	ldr	r3, [pc, #120]	; (8001b20 <SystemClock_Config+0xb8>)
 8001aa6:	9402      	str	r4, [sp, #8]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ab6:	9302      	str	r3, [sp, #8]
 8001ab8:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aba:	2301      	movs	r3, #1
 8001abc:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001abe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ac2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ac4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001ac8:	22b4      	movs	r2, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aca:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001acc:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ace:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ad0:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001ad2:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ad4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ad6:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ad8:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ada:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001adc:	f7ff f838 	bl	8000b50 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ae0:	f7fe fffa 	bl	8000ad8 <HAL_PWREx_EnableOverDrive>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae4:	230f      	movs	r3, #15
 8001ae6:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ae8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001aec:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001aee:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001af4:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001af6:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af8:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001afa:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001afc:	f7ff f9d8 	bl	8000eb0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001b00:	2308      	movs	r3, #8
 8001b02:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 127;
 8001b04:	237f      	movs	r3, #127	; 0x7f
 8001b06:	9318      	str	r3, [sp, #96]	; 0x60
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001b08:	2305      	movs	r3, #5
 8001b0a:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b0c:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001b0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b12:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b14:	f7ff fa66 	bl	8000fe4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001b18:	b021      	add	sp, #132	; 0x84
 8001b1a:	bd30      	pop	{r4, r5, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40007000 	.word	0x40007000

08001b24 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001b24:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t tmpmrd =0;

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8001b28:	4c23      	ldr	r4, [pc, #140]	; (8001bb8 <BSP_SDRAM_Initialization_sequence+0x94>)
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  //HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b2a:	4d24      	ldr	r5, [pc, #144]	; (8001bbc <BSP_SDRAM_Initialization_sequence+0x98>)
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b2c:	2601      	movs	r6, #1
  __IO uint32_t tmpmrd =0;
 8001b2e:	f04f 0800 	mov.w	r8, #0
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b32:	2708      	movs	r7, #8
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b34:	4621      	mov	r1, r4
{
 8001b36:	4682      	mov	sl, r0
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b3c:	4628      	mov	r0, r5
  __IO uint32_t tmpmrd =0;
 8001b3e:	f8cd 8004 	str.w	r8, [sp, #4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b42:	e884 00c0 	stmia.w	r4, {r6, r7}
  Command.AutoRefreshNumber       = 1;
 8001b46:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 8001b48:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b4c:	f7ff fb82 	bl	8001254 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8001b50:	4630      	mov	r0, r6
 8001b52:	f7fe fd23 	bl	800059c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8001b56:	2302      	movs	r3, #2
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b58:	4621      	mov	r1, r4
 8001b5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b5e:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b60:	e884 0088 	stmia.w	r4, {r3, r7}

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 4;
 8001b64:	f04f 0904 	mov.w	r9, #4
  Command.AutoRefreshNumber       = 1;
 8001b68:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 8001b6a:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b6e:	f7ff fb71 	bl	8001254 <HAL_SDRAM_SendCommand>
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001b72:	2303      	movs	r3, #3
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b74:	4621      	mov	r1, r4
 8001b76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b7a:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b7c:	e884 0088 	stmia.w	r4, {r3, r7}
  Command.AutoRefreshNumber       = 4;
 8001b80:	f8c4 9008 	str.w	r9, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 8001b84:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b88:	f7ff fb64 	bl	8001254 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8001b8c:	f44f 730c 	mov.w	r3, #560	; 0x230
 8001b90:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = tmpmrd;
 8001b92:	9b01      	ldr	r3, [sp, #4]
 8001b94:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001b96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b9a:	4621      	mov	r1, r4
 8001b9c:	4628      	mov	r0, r5
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8001b9e:	f8c4 9000 	str.w	r9, [r4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001ba2:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
 8001ba4:	60a6      	str	r6, [r4, #8]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001ba6:	f7ff fb55 	bl	8001254 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&hsdram1, RefreshCount);
 8001baa:	4651      	mov	r1, sl
 8001bac:	4628      	mov	r0, r5
 8001bae:	f7ff fb68 	bl	8001282 <HAL_SDRAM_ProgramRefreshRate>
}
 8001bb2:	b002      	add	sp, #8
 8001bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bb8:	2000002c 	.word	0x2000002c
 8001bbc:	20000144 	.word	0x20000144

08001bc0 <main>:
{
 8001bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bc4:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8001bc6:	f7fe fcbd 	bl	8000544 <HAL_Init>
  SystemClock_Config();
 8001bca:	f7ff ff4d 	bl	8001a68 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bce:	2214      	movs	r2, #20
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	a809      	add	r0, sp, #36	; 0x24
 8001bd4:	f000 fb48 	bl	8002268 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bd8:	2400      	movs	r4, #0
 8001bda:	4b9a      	ldr	r3, [pc, #616]	; (8001e44 <main+0x284>)
 8001bdc:	9401      	str	r4, [sp, #4]
 8001bde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001be0:	4899      	ldr	r0, [pc, #612]	; (8001e48 <main+0x288>)
  hltdc.Instance = LTDC;
 8001be2:	4d9a      	ldr	r5, [pc, #616]	; (8001e4c <main+0x28c>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001be4:	f042 0220 	orr.w	r2, r2, #32
 8001be8:	631a      	str	r2, [r3, #48]	; 0x30
 8001bea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bec:	f002 0220 	and.w	r2, r2, #32
 8001bf0:	9201      	str	r2, [sp, #4]
 8001bf2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bf4:	9402      	str	r4, [sp, #8]
 8001bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bf8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bfc:	631a      	str	r2, [r3, #48]	; 0x30
 8001bfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c00:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001c04:	9202      	str	r2, [sp, #8]
 8001c06:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c08:	9403      	str	r4, [sp, #12]
 8001c0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c0c:	f042 0204 	orr.w	r2, r2, #4
 8001c10:	631a      	str	r2, [r3, #48]	; 0x30
 8001c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c14:	f002 0204 	and.w	r2, r2, #4
 8001c18:	9203      	str	r2, [sp, #12]
 8001c1a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1c:	9404      	str	r4, [sp, #16]
 8001c1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c20:	f042 0201 	orr.w	r2, r2, #1
 8001c24:	631a      	str	r2, [r3, #48]	; 0x30
 8001c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c28:	f002 0201 	and.w	r2, r2, #1
 8001c2c:	9204      	str	r2, [sp, #16]
 8001c2e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c30:	9405      	str	r4, [sp, #20]
 8001c32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c34:	f042 0202 	orr.w	r2, r2, #2
 8001c38:	631a      	str	r2, [r3, #48]	; 0x30
 8001c3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c3c:	f002 0202 	and.w	r2, r2, #2
 8001c40:	9205      	str	r2, [sp, #20]
 8001c42:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c44:	9406      	str	r4, [sp, #24]
 8001c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c4c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c50:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8001c54:	9206      	str	r2, [sp, #24]
 8001c56:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c58:	9407      	str	r4, [sp, #28]
 8001c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c5c:	f042 0210 	orr.w	r2, r2, #16
 8001c60:	631a      	str	r2, [r3, #48]	; 0x30
 8001c62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c64:	f002 0210 	and.w	r2, r2, #16
 8001c68:	9207      	str	r2, [sp, #28]
 8001c6a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c6c:	9408      	str	r4, [sp, #32]
 8001c6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c70:	f042 0208 	orr.w	r2, r2, #8
 8001c74:	631a      	str	r2, [r3, #48]	; 0x30
 8001c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c78:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c7c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c7e:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c80:	2104      	movs	r1, #4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c82:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c84:	f7fe fde6 	bl	8000854 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001c88:	4622      	mov	r2, r4
 8001c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c8e:	4870      	ldr	r0, [pc, #448]	; (8001e50 <main+0x290>)
 8001c90:	f7fe fde0 	bl	8000854 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c94:	2701      	movs	r7, #1
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c96:	f04f 0804 	mov.w	r8, #4
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9a:	a909      	add	r1, sp, #36	; 0x24
 8001c9c:	486a      	ldr	r0, [pc, #424]	; (8001e48 <main+0x288>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ca2:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca8:	f7fe fce8 	bl	800067c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cb0:	a909      	add	r1, sp, #36	; 0x24
 8001cb2:	4867      	ldr	r0, [pc, #412]	; (8001e50 <main+0x290>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cb4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cba:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cbc:	f7fe fcde 	bl	800067c <HAL_GPIO_Init>
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001cc0:	4621      	mov	r1, r4
 8001cc2:	2234      	movs	r2, #52	; 0x34
 8001cc4:	a809      	add	r0, sp, #36	; 0x24
 8001cc6:	f000 facf 	bl	8002268 <memset>
  hltdc.Instance = LTDC;
 8001cca:	4b62      	ldr	r3, [pc, #392]	; (8001e54 <main+0x294>)
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001ccc:	60ac      	str	r4, [r5, #8]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001cce:	e885 0018 	stmia.w	r5, {r3, r4}
  hltdc.Init.HorizontalSync = 9;
 8001cd2:	2309      	movs	r3, #9
 8001cd4:	616b      	str	r3, [r5, #20]
  hltdc.Init.AccumulatedHBP = 29;
 8001cd6:	231d      	movs	r3, #29
 8001cd8:	61eb      	str	r3, [r5, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	622b      	str	r3, [r5, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001cde:	f240 130d 	movw	r3, #269	; 0x10d
 8001ce2:	626b      	str	r3, [r5, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8001ce4:	f240 1343 	movw	r3, #323	; 0x143
 8001ce8:	62ab      	str	r3, [r5, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8001cea:	f240 1317 	movw	r3, #279	; 0x117
 8001cee:	62eb      	str	r3, [r5, #44]	; 0x2c
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001cf0:	4628      	mov	r0, r5
  hltdc.Init.TotalHeigh = 327;
 8001cf2:	f240 1347 	movw	r3, #327	; 0x147
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001cf6:	60ec      	str	r4, [r5, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001cf8:	612c      	str	r4, [r5, #16]
  hltdc.Init.TotalHeigh = 327;
 8001cfa:	632b      	str	r3, [r5, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001cfc:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001d00:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001d04:	f885 4036 	strb.w	r4, [r5, #54]	; 0x36
  hltdc.Init.VerticalSync = 1;
 8001d08:	61af      	str	r7, [r5, #24]
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001d0a:	f7fe fe2f 	bl	800096c <HAL_LTDC_Init>
  pLayerCfg.Alpha = 255;
 8001d0e:	21ff      	movs	r1, #255	; 0xff
 8001d10:	910e      	str	r1, [sp, #56]	; 0x38
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001d12:	f44f 6180 	mov.w	r1, #1024	; 0x400
  pLayerCfg.WindowX1 = 240;
 8001d16:	22f0      	movs	r2, #240	; 0xf0
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001d18:	9110      	str	r1, [sp, #64]	; 0x40
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001d1a:	2105      	movs	r1, #5
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001d1c:	2602      	movs	r6, #2
  pLayerCfg.WindowY1 = 320;
 8001d1e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  pLayerCfg.WindowX1 = 240;
 8001d22:	920a      	str	r2, [sp, #40]	; 0x28
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001d24:	9111      	str	r1, [sp, #68]	; 0x44
  pLayerCfg.ImageWidth = 240;
 8001d26:	9213      	str	r2, [sp, #76]	; 0x4c
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001d28:	a909      	add	r1, sp, #36	; 0x24
 8001d2a:	4622      	mov	r2, r4
 8001d2c:	4628      	mov	r0, r5
  pLayerCfg.WindowX0 = 0;
 8001d2e:	9409      	str	r4, [sp, #36]	; 0x24
  pLayerCfg.WindowY0 = 0;
 8001d30:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.WindowY1 = 320;
 8001d32:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001d34:	960d      	str	r6, [sp, #52]	; 0x34
  pLayerCfg.Alpha0 = 0;
 8001d36:	940f      	str	r4, [sp, #60]	; 0x3c
  pLayerCfg.FBStartAdress = 0;
 8001d38:	9412      	str	r4, [sp, #72]	; 0x48
  pLayerCfg.ImageHeight = 320;
 8001d3a:	9314      	str	r3, [sp, #80]	; 0x50
  pLayerCfg.Backcolor.Blue = 0;
 8001d3c:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
  pLayerCfg.Backcolor.Green = 0;
 8001d40:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55
  pLayerCfg.Backcolor.Red = 0;
 8001d44:	f88d 4056 	strb.w	r4, [sp, #86]	; 0x56
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001d48:	f7fe fe7c 	bl	8000a44 <HAL_LTDC_ConfigLayer>
  hspi5.Instance = SPI5;
 8001d4c:	4842      	ldr	r0, [pc, #264]	; (8001e58 <main+0x298>)
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001d4e:	4a43      	ldr	r2, [pc, #268]	; (8001e5c <main+0x29c>)
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001d50:	6084      	str	r4, [r0, #8]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001d52:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001d56:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001d5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d5e:	6183      	str	r3, [r0, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d60:	2318      	movs	r3, #24
 8001d62:	61c3      	str	r3, [r0, #28]
  hspi5.Init.CRCPolynomial = 10;
 8001d64:	230a      	movs	r3, #10
 8001d66:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d68:	60c4      	str	r4, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d6a:	6104      	str	r4, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d6c:	6144      	str	r4, [r0, #20]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d6e:	6204      	str	r4, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d70:	6244      	str	r4, [r0, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d72:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001d74:	f7ff fb00 	bl	8001378 <HAL_SPI_Init>
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001d78:	221c      	movs	r2, #28
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	a809      	add	r0, sp, #36	; 0x24
 8001d7e:	f000 fa73 	bl	8002268 <memset>
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001d82:	4837      	ldr	r0, [pc, #220]	; (8001e60 <main+0x2a0>)
 8001d84:	4b37      	ldr	r3, [pc, #220]	; (8001e64 <main+0x2a4>)
  SdramTiming.LoadToActiveDelay = 2;
 8001d86:	9609      	str	r6, [sp, #36]	; 0x24
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001d88:	e880 0088 	stmia.w	r0, {r3, r7}
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001d8c:	2310      	movs	r3, #16
 8001d8e:	6103      	str	r3, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001d90:	2340      	movs	r3, #64	; 0x40
 8001d92:	6143      	str	r3, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001d94:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d98:	6183      	str	r3, [r0, #24]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d9e:	6203      	str	r3, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da4:	6243      	str	r3, [r0, #36]	; 0x24
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001da6:	2307      	movs	r3, #7
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001da8:	a909      	add	r1, sp, #36	; 0x24
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001daa:	930a      	str	r3, [sp, #40]	; 0x28
  SdramTiming.WriteRecoveryTime = 2;
 8001dac:	960d      	str	r6, [sp, #52]	; 0x34
  SdramTiming.RowCycleDelay = 6;
 8001dae:	2306      	movs	r3, #6
  SdramTiming.RPDelay = 2;
 8001db0:	960e      	str	r6, [sp, #56]	; 0x38
  SdramTiming.RCDDelay = 2;
 8001db2:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_LTDC_SetAddress(&hltdc, (uint32_t)pFrameBuffer, LTDC_LAYER_1);
 8001db4:	4e2c      	ldr	r6, [pc, #176]	; (8001e68 <main+0x2a8>)
  SdramTiming.RowCycleDelay = 6;
 8001db6:	930c      	str	r3, [sp, #48]	; 0x30
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001db8:	6084      	str	r4, [r0, #8]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001dba:	61c4      	str	r4, [r0, #28]
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001dbc:	6284      	str	r4, [r0, #40]	; 0x28
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001dbe:	f8c0 800c 	str.w	r8, [r0, #12]
  SdramTiming.SelfRefreshTime = 4;
 8001dc2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001dc6:	f7ff fa25 	bl	8001214 <HAL_SDRAM_Init>
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);	// SDARM initialize
 8001dca:	f240 506a 	movw	r0, #1386	; 0x56a
 8001dce:	f7ff fea9 	bl	8001b24 <BSP_SDRAM_Initialization_sequence>
  LCD_PowerOn();
 8001dd2:	f7ff fd01 	bl	80017d8 <LCD_PowerOn>
  HAL_LTDC_SetAddress(&hltdc, (uint32_t)pFrameBuffer, LTDC_LAYER_1);
 8001dd6:	4622      	mov	r2, r4
 8001dd8:	6831      	ldr	r1, [r6, #0]
 8001dda:	4628      	mov	r0, r5
 8001ddc:	f7fe fe5b 	bl	8000a96 <HAL_LTDC_SetAddress>
 8001de0:	4634      	mov	r4, r6
  		pFrameBuffer[i] = LCD_COLOR_BLUE;
 8001de2:	251f      	movs	r5, #31
			pFrameBuffer[i] = LCD_COLOR_RED;
 8001de4:	f44f 4678 	mov.w	r6, #63488	; 0xf800
  		pFrameBuffer[i] = LCD_COLOR_BLUE;
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	1e9a      	subs	r2, r3, #2
 8001dec:	f503 3315 	add.w	r3, r3, #152576	; 0x25400
 8001df0:	f203 33fe 	addw	r3, r3, #1022	; 0x3fe
 8001df4:	f822 5f02 	strh.w	r5, [r2, #2]!
  	for(int i=0; i<LCD_FRAME_BUFFER_SIZE; i++)
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d1fb      	bne.n	8001df4 <main+0x234>
  	HAL_Delay(1000);
 8001dfc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e00:	f7fe fbcc 	bl	800059c <HAL_Delay>
			pFrameBuffer[i] = LCD_COLOR_RED;
 8001e04:	6823      	ldr	r3, [r4, #0]
 8001e06:	1e9a      	subs	r2, r3, #2
 8001e08:	f503 3315 	add.w	r3, r3, #152576	; 0x25400
 8001e0c:	f203 33fe 	addw	r3, r3, #1022	; 0x3fe
 8001e10:	f822 6f02 	strh.w	r6, [r2, #2]!
  	for(int i=0; i<LCD_FRAME_BUFFER_SIZE; i++)
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d1fb      	bne.n	8001e10 <main+0x250>
  	HAL_Delay(1000);
 8001e18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e1c:	f7fe fbbe 	bl	800059c <HAL_Delay>
			pFrameBuffer[i] = LCD_COLOR_YELLOW;
 8001e20:	6823      	ldr	r3, [r4, #0]
 8001e22:	1e9a      	subs	r2, r3, #2
 8001e24:	f503 3315 	add.w	r3, r3, #152576	; 0x25400
 8001e28:	f203 33fe 	addw	r3, r3, #1022	; 0x3fe
 8001e2c:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 8001e30:	f822 1f02 	strh.w	r1, [r2, #2]!
  	for(int i=0; i<LCD_FRAME_BUFFER_SIZE; i++)
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d1fb      	bne.n	8001e30 <main+0x270>
		HAL_Delay(1000);
 8001e38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e3c:	f7fe fbae 	bl	800059c <HAL_Delay>
  	for(int i=0; i<LCD_FRAME_BUFFER_SIZE; i++)
 8001e40:	e7d2      	b.n	8001de8 <main+0x228>
 8001e42:	bf00      	nop
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	2000009c 	.word	0x2000009c
 8001e50:	40020c00 	.word	0x40020c00
 8001e54:	40016800 	.word	0x40016800
 8001e58:	20000044 	.word	0x20000044
 8001e5c:	40015000 	.word	0x40015000
 8001e60:	20000144 	.word	0x20000144
 8001e64:	a0000140 	.word	0xa0000140
 8001e68:	20000008 	.word	0x20000008

08001e6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e6c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <HAL_MspInit+0x34>)
 8001e70:	2100      	movs	r1, #0
 8001e72:	9100      	str	r1, [sp, #0]
 8001e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e7a:	645a      	str	r2, [r3, #68]	; 0x44
 8001e7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e7e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001e82:	9200      	str	r2, [sp, #0]
 8001e84:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	9101      	str	r1, [sp, #4]
 8001e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e8a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e8e:	641a      	str	r2, [r3, #64]	; 0x40
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e9a:	b002      	add	sp, #8
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800

08001ea4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea6:	4604      	mov	r4, r0
 8001ea8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eaa:	2214      	movs	r2, #20
 8001eac:	2100      	movs	r1, #0
 8001eae:	a807      	add	r0, sp, #28
 8001eb0:	f000 f9da 	bl	8002268 <memset>
  if(hltdc->Instance==LTDC)
 8001eb4:	6822      	ldr	r2, [r4, #0]
 8001eb6:	4b53      	ldr	r3, [pc, #332]	; (8002004 <HAL_LTDC_MspInit+0x160>)
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	f040 80a0 	bne.w	8001ffe <HAL_LTDC_MspInit+0x15a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001ebe:	2400      	movs	r4, #0
 8001ec0:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8001ec4:	9400      	str	r4, [sp, #0]
 8001ec6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ec8:	484f      	ldr	r0, [pc, #316]	; (8002008 <HAL_LTDC_MspInit+0x164>)
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001eca:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001ece:	645a      	str	r2, [r3, #68]	; 0x44
 8001ed0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ed2:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8001ed6:	9200      	str	r2, [sp, #0]
 8001ed8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001eda:	9401      	str	r4, [sp, #4]
 8001edc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ede:	f042 0220 	orr.w	r2, r2, #32
 8001ee2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ee4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee6:	f002 0220 	and.w	r2, r2, #32
 8001eea:	9201      	str	r2, [sp, #4]
 8001eec:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	9402      	str	r4, [sp, #8]
 8001ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ef2:	f042 0201 	orr.w	r2, r2, #1
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
 8001ef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001efa:	f002 0201 	and.w	r2, r2, #1
 8001efe:	9202      	str	r2, [sp, #8]
 8001f00:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f02:	9403      	str	r4, [sp, #12]
 8001f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f06:	f042 0202 	orr.w	r2, r2, #2
 8001f0a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f0e:	f002 0202 	and.w	r2, r2, #2
 8001f12:	9203      	str	r2, [sp, #12]
 8001f14:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f16:	9404      	str	r4, [sp, #16]
 8001f18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f1e:	631a      	str	r2, [r3, #48]	; 0x30
 8001f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f22:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8001f26:	9204      	str	r2, [sp, #16]
 8001f28:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f2a:	9405      	str	r4, [sp, #20]
 8001f2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f2e:	f042 0204 	orr.w	r2, r2, #4
 8001f32:	631a      	str	r2, [r3, #48]	; 0x30
 8001f34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f36:	f002 0204 	and.w	r2, r2, #4
 8001f3a:	9205      	str	r2, [sp, #20]
 8001f3c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f3e:	9406      	str	r4, [sp, #24]
 8001f40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f42:	f042 0208 	orr.w	r2, r2, #8
 8001f46:	631a      	str	r2, [r3, #48]	; 0x30
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001f52:	260e      	movs	r6, #14
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f54:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f56:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f58:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f5c:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f5e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001f60:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f62:	f7fe fb8b 	bl	800067c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8001f66:	f641 0358 	movw	r3, #6232	; 0x1858
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6a:	a907      	add	r1, sp, #28
 8001f6c:	4827      	ldr	r0, [pc, #156]	; (800200c <HAL_LTDC_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8001f6e:	9307      	str	r3, [sp, #28]

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001f70:	2709      	movs	r7, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f72:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f76:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001f78:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7a:	f7fe fb7f 	bl	800067c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f7e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f80:	a907      	add	r1, sp, #28
 8001f82:	4823      	ldr	r0, [pc, #140]	; (8002010 <HAL_LTDC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f84:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001f8c:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f8e:	f7fe fb75 	bl	800067c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8001f92:	f44f 6370 	mov.w	r3, #3840	; 0xf00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f96:	a907      	add	r1, sp, #28
 8001f98:	481d      	ldr	r0, [pc, #116]	; (8002010 <HAL_LTDC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8001f9a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa0:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fa2:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa4:	f7fe fb6a 	bl	800067c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8001fa8:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fac:	a907      	add	r1, sp, #28
 8001fae:	4819      	ldr	r0, [pc, #100]	; (8002014 <HAL_LTDC_MspInit+0x170>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8001fb0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fb8:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fba:	f7fe fb5f 	bl	800067c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001fbe:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc2:	a907      	add	r1, sp, #28
 8001fc4:	4814      	ldr	r0, [pc, #80]	; (8002018 <HAL_LTDC_MspInit+0x174>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001fc6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fcc:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fce:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd0:	f7fe fb54 	bl	800067c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001fd4:	2348      	movs	r3, #72	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd6:	a907      	add	r1, sp, #28
 8001fd8:	4810      	ldr	r0, [pc, #64]	; (800201c <HAL_LTDC_MspInit+0x178>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001fda:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe0:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fe2:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fe4:	f7fe fb4a 	bl	800067c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001fe8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fec:	a907      	add	r1, sp, #28
 8001fee:	4809      	ldr	r0, [pc, #36]	; (8002014 <HAL_LTDC_MspInit+0x170>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001ff0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001ff8:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ffa:	f7fe fb3f 	bl	800067c <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001ffe:	b00d      	add	sp, #52	; 0x34
 8002000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002002:	bf00      	nop
 8002004:	40016800 	.word	0x40016800
 8002008:	40021400 	.word	0x40021400
 800200c:	40020000 	.word	0x40020000
 8002010:	40020400 	.word	0x40020400
 8002014:	40021800 	.word	0x40021800
 8002018:	40020800 	.word	0x40020800
 800201c:	40020c00 	.word	0x40020c00

08002020 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002020:	b510      	push	{r4, lr}
 8002022:	4604      	mov	r4, r0
 8002024:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002026:	2214      	movs	r2, #20
 8002028:	2100      	movs	r1, #0
 800202a:	a803      	add	r0, sp, #12
 800202c:	f000 f91c 	bl	8002268 <memset>
  if(hspi->Instance==SPI5)
 8002030:	6822      	ldr	r2, [r4, #0]
 8002032:	4b14      	ldr	r3, [pc, #80]	; (8002084 <HAL_SPI_MspInit+0x64>)
 8002034:	429a      	cmp	r2, r3
 8002036:	d123      	bne.n	8002080 <HAL_SPI_MspInit+0x60>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002038:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800203c:	2100      	movs	r1, #0
 800203e:	9101      	str	r1, [sp, #4]
 8002040:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002042:	4811      	ldr	r0, [pc, #68]	; (8002088 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002044:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002048:	645a      	str	r2, [r3, #68]	; 0x44
 800204a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800204c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002050:	9201      	str	r2, [sp, #4]
 8002052:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002054:	9102      	str	r1, [sp, #8]
 8002056:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002058:	f042 0220 	orr.w	r2, r2, #32
 800205c:	631a      	str	r2, [r3, #48]	; 0x30
 800205e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002060:	f003 0320 	and.w	r3, r3, #32
 8002064:	9302      	str	r3, [sp, #8]
 8002066:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002068:	f44f 7360 	mov.w	r3, #896	; 0x380
 800206c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206e:	2302      	movs	r3, #2
 8002070:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002072:	2303      	movs	r3, #3
 8002074:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002076:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002078:	2305      	movs	r3, #5
 800207a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800207c:	f7fe fafe 	bl	800067c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002080:	b008      	add	sp, #32
 8002082:	bd10      	pop	{r4, pc}
 8002084:	40015000 	.word	0x40015000
 8002088:	40021400 	.word	0x40021400

0800208c <HAL_SDRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800208c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002090:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002092:	2214      	movs	r2, #20
 8002094:	2100      	movs	r1, #0
 8002096:	a801      	add	r0, sp, #4
 8002098:	f000 f8e6 	bl	8002268 <memset>
  if (FMC_Initialized) {
 800209c:	4b2b      	ldr	r3, [pc, #172]	; (800214c <HAL_SDRAM_MspInit+0xc0>)
 800209e:	681c      	ldr	r4, [r3, #0]
 80020a0:	2c00      	cmp	r4, #0
 80020a2:	d150      	bne.n	8002146 <HAL_SDRAM_MspInit+0xba>
  FMC_Initialized = 1;
 80020a4:	f04f 0801 	mov.w	r8, #1
 80020a8:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 80020ac:	4b28      	ldr	r3, [pc, #160]	; (8002150 <HAL_SDRAM_MspInit+0xc4>)
 80020ae:	9400      	str	r4, [sp, #0]
 80020b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020b2:	4828      	ldr	r0, [pc, #160]	; (8002154 <HAL_SDRAM_MspInit+0xc8>)
  __HAL_RCC_FMC_CLK_ENABLE();
 80020b4:	ea42 0208 	orr.w	r2, r2, r8
 80020b8:	639a      	str	r2, [r3, #56]	; 0x38
 80020ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020bc:	ea03 0308 	and.w	r3, r3, r8
 80020c0:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020c6:	250c      	movs	r5, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 80020c8:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80020cc:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020d0:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80020d2:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d4:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020d6:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020d8:	f7fe fad0 	bl	800067c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020dc:	a901      	add	r1, sp, #4
 80020de:	481e      	ldr	r0, [pc, #120]	; (8002158 <HAL_SDRAM_MspInit+0xcc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020e0:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e4:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020ea:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ec:	f7fe fac6 	bl	800067c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80020f0:	f248 1333 	movw	r3, #33075	; 0x8133
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020f4:	a901      	add	r1, sp, #4
 80020f6:	4819      	ldr	r0, [pc, #100]	; (800215c <HAL_SDRAM_MspInit+0xd0>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80020f8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fa:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fe:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002100:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002102:	f7fe fabb 	bl	800067c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002106:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800210a:	a901      	add	r1, sp, #4
 800210c:	4814      	ldr	r0, [pc, #80]	; (8002160 <HAL_SDRAM_MspInit+0xd4>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800210e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002114:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002116:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002118:	f7fe fab0 	bl	800067c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 800211c:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002120:	a901      	add	r1, sp, #4
 8002122:	4810      	ldr	r0, [pc, #64]	; (8002164 <HAL_SDRAM_MspInit+0xd8>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8002124:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800212c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800212e:	f7fe faa5 	bl	800067c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002132:	2360      	movs	r3, #96	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002134:	a901      	add	r1, sp, #4
 8002136:	480c      	ldr	r0, [pc, #48]	; (8002168 <HAL_SDRAM_MspInit+0xdc>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002138:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213e:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002140:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002142:	f7fe fa9b 	bl	800067c <HAL_GPIO_Init>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002146:	b006      	add	sp, #24
 8002148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800214c:	2000003c 	.word	0x2000003c
 8002150:	40023800 	.word	0x40023800
 8002154:	40021400 	.word	0x40021400
 8002158:	40020800 	.word	0x40020800
 800215c:	40021800 	.word	0x40021800
 8002160:	40021000 	.word	0x40021000
 8002164:	40020c00 	.word	0x40020c00
 8002168:	40020400 	.word	0x40020400

0800216c <NMI_Handler>:
 800216c:	4770      	bx	lr

0800216e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216e:	e7fe      	b.n	800216e <HardFault_Handler>

08002170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002170:	e7fe      	b.n	8002170 <MemManage_Handler>

08002172 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002172:	e7fe      	b.n	8002172 <BusFault_Handler>

08002174 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002174:	e7fe      	b.n	8002174 <UsageFault_Handler>

08002176 <SVC_Handler>:
 8002176:	4770      	bx	lr

08002178 <DebugMon_Handler>:
 8002178:	4770      	bx	lr

0800217a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800217a:	4770      	bx	lr

0800217c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800217c:	f7fe b9fc 	b.w	8000578 <HAL_IncTick>

08002180 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002180:	490f      	ldr	r1, [pc, #60]	; (80021c0 <SystemInit+0x40>)
 8002182:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002186:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800218a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <SystemInit+0x44>)
 8002190:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002192:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002194:	f042 0201 	orr.w	r2, r2, #1
 8002198:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800219a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80021a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021a6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80021a8:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <SystemInit+0x48>)
 80021aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021b2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80021b4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80021ba:	608b      	str	r3, [r1, #8]
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000ed00 	.word	0xe000ed00
 80021c4:	40023800 	.word	0x40023800
 80021c8:	24003010 	.word	0x24003010

080021cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80021cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002204 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021d2:	e003      	b.n	80021dc <LoopCopyDataInit>

080021d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021d4:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021da:	3104      	adds	r1, #4

080021dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021dc:	480b      	ldr	r0, [pc, #44]	; (800220c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021de:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021e4:	d3f6      	bcc.n	80021d4 <CopyDataInit>
  ldr  r2, =_sbss
 80021e6:	4a0b      	ldr	r2, [pc, #44]	; (8002214 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021e8:	e002      	b.n	80021f0 <LoopFillZerobss>

080021ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021ec:	f842 3b04 	str.w	r3, [r2], #4

080021f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021f0:	4b09      	ldr	r3, [pc, #36]	; (8002218 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021f4:	d3f9      	bcc.n	80021ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021f6:	f7ff ffc3 	bl	8002180 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021fa:	f000 f811 	bl	8002220 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021fe:	f7ff fcdf 	bl	8001bc0 <main>
  bx  lr    
 8002202:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002204:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002208:	080022b0 	.word	0x080022b0
  ldr  r0, =_sdata
 800220c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002210:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8002214:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002218:	20000178 	.word	0x20000178

0800221c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800221c:	e7fe      	b.n	800221c <ADC_IRQHandler>
	...

08002220 <__libc_init_array>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	4e0d      	ldr	r6, [pc, #52]	; (8002258 <__libc_init_array+0x38>)
 8002224:	4c0d      	ldr	r4, [pc, #52]	; (800225c <__libc_init_array+0x3c>)
 8002226:	1ba4      	subs	r4, r4, r6
 8002228:	10a4      	asrs	r4, r4, #2
 800222a:	2500      	movs	r5, #0
 800222c:	42a5      	cmp	r5, r4
 800222e:	d109      	bne.n	8002244 <__libc_init_array+0x24>
 8002230:	4e0b      	ldr	r6, [pc, #44]	; (8002260 <__libc_init_array+0x40>)
 8002232:	4c0c      	ldr	r4, [pc, #48]	; (8002264 <__libc_init_array+0x44>)
 8002234:	f000 f820 	bl	8002278 <_init>
 8002238:	1ba4      	subs	r4, r4, r6
 800223a:	10a4      	asrs	r4, r4, #2
 800223c:	2500      	movs	r5, #0
 800223e:	42a5      	cmp	r5, r4
 8002240:	d105      	bne.n	800224e <__libc_init_array+0x2e>
 8002242:	bd70      	pop	{r4, r5, r6, pc}
 8002244:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002248:	4798      	blx	r3
 800224a:	3501      	adds	r5, #1
 800224c:	e7ee      	b.n	800222c <__libc_init_array+0xc>
 800224e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002252:	4798      	blx	r3
 8002254:	3501      	adds	r5, #1
 8002256:	e7f2      	b.n	800223e <__libc_init_array+0x1e>
 8002258:	080022a8 	.word	0x080022a8
 800225c:	080022a8 	.word	0x080022a8
 8002260:	080022a8 	.word	0x080022a8
 8002264:	080022ac 	.word	0x080022ac

08002268 <memset>:
 8002268:	4402      	add	r2, r0
 800226a:	4603      	mov	r3, r0
 800226c:	4293      	cmp	r3, r2
 800226e:	d100      	bne.n	8002272 <memset+0xa>
 8002270:	4770      	bx	lr
 8002272:	f803 1b01 	strb.w	r1, [r3], #1
 8002276:	e7f9      	b.n	800226c <memset+0x4>

08002278 <_init>:
 8002278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800227a:	bf00      	nop
 800227c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800227e:	bc08      	pop	{r3}
 8002280:	469e      	mov	lr, r3
 8002282:	4770      	bx	lr

08002284 <_fini>:
 8002284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002286:	bf00      	nop
 8002288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800228a:	bc08      	pop	{r3}
 800228c:	469e      	mov	lr, r3
 800228e:	4770      	bx	lr
